
---------- Begin Simulation Statistics ----------
final_tick                               205712044000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91542                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    91879                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3117.26                       # Real time elapsed on the host
host_tick_rate                               65991252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285361201                       # Number of instructions simulated
sim_ops                                     286410603                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.205712                       # Number of seconds simulated
sim_ticks                                205712044000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.506012                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               52805001                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            61755893                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13091128                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         57883684                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           4291596                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        4303030                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11434                       # Number of indirect misses.
system.cpu0.branchPred.lookups               71782819                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6907                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262443                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7038262                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37550862                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1705830                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787814                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       98185668                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243874701                       # Number of instructions committed
system.cpu0.commit.committedOps             244137122                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    395584152                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.617156                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.094514                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    258598248     65.37%     65.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     72031709     18.21%     83.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40813725     10.32%     93.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     16986968      4.29%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2533764      0.64%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2253580      0.57%     99.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       154833      0.04%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       505495      0.13%     99.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1705830      0.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    395584152                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7441068                       # Number of function calls committed.
system.cpu0.commit.int_insts                231997322                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23477931                       # Number of loads committed
system.cpu0.commit.membars                     524896                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524905      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184472522     75.56%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23478208      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9395766      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244137122                       # Class of committed instruction
system.cpu0.commit.refs                      33136169                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243874701                       # Number of Instructions Simulated
system.cpu0.committedOps                    244137122                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.686135                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.686135                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            118671109                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6053928                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            46792079                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             371069230                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                72067868                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                208372338                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7038957                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11863759                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4210594                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   71782819                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 51597644                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    337288540                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               483062                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     417567934                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          128                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26183688                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.174567                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          59980115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          57096597                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.015472                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         410360866                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.018203                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.292213                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               176353769     42.98%     42.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               138214993     33.68%     76.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                52121226     12.70%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                21575501      5.26%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7738480      1.89%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6467308      1.58%     98.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7879411      1.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1685      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8493      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           410360866                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 52694338                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                16368423                       # number of floating regfile writes
system.cpu0.idleCycles                         844783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7586794                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                51299166                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.777531                       # Inst execution rate
system.cpu0.iew.exec_refs                    47999791                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12331135                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              107171481                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             36713487                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263240                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1965012                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14998223                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          342320684                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             35668656                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6988863                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            319725244                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                286297                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               434819                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7038957                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1426392                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        21226                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          924392                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7632                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1104                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          280                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13235556                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5339985                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1104                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       317376                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7269418                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                244425405                       # num instructions consuming a value
system.cpu0.iew.wb_count                    317033342                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.822295                       # average fanout of values written-back
system.cpu0.iew.wb_producers                200989747                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.770985                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     317309202                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               367784992                       # number of integer regfile reads
system.cpu0.int_regfile_writes              241741370                       # number of integer regfile writes
system.cpu0.ipc                              0.593072                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.593072                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525073      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            246522607     75.46%     75.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18574      0.01%     75.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33053      0.01%     75.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            7869413      2.41%     78.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           14567546      4.46%     82.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4512904      1.38%     83.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           3926768      1.20%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            36042788     11.03%     96.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12371470      3.79%     99.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         323875      0.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             326714108                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               31200949                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           62401492                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     30935903                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          36585313                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1288212                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003943                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1156493     89.78%     89.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8707      0.68%     90.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  17856      1.39%     91.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   94      0.01%     91.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  283      0.02%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   23      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     91.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 93656      7.27%     99.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11094      0.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             296276298                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1003450609                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    286097439                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        403919596                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 341532432                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                326714108                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788252                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       98183558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           774808                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           438                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27998836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    410360866                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.796163                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.134767                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          218506158     53.25%     53.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          110455532     26.92%     80.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           54410825     13.26%     93.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           11749898      2.86%     96.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7424321      1.81%     98.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5599675      1.36%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1272341      0.31%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             679401      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             262715      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      410360866                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.794527                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2322302                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          781764                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            36713487                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14998223                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               46336754                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       411205649                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      218441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              114310734                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200385992                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2874676                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                84633276                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                804689                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                45461                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            472649044                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             359540983                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          290450070                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                199113461                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                500606                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7038957                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              5240590                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                90064073                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         54609874                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       418039170                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         23848                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               583                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7312667                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           580                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   736199292                       # The number of ROB reads
system.cpu0.rob.rob_writes                  699423469                       # The number of ROB writes
system.cpu0.timesIdled                          14934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  147                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.470296                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3735463                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3872138                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           644678                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4931181                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             42522                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          49701                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7179                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5978455                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4813                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262256                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           616581                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3410101                       # Number of branches committed
system.cpu1.commit.bw_lim_events                85825                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787018                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5708247                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14275285                       # Number of instructions committed
system.cpu1.commit.committedOps              14537602                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112688494                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.129007                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.581107                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    105120590     93.28%     93.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3960211      3.51%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1493725      1.33%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1407776      1.25%     99.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       469532      0.42%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114431      0.10%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        25098      0.02%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11306      0.01%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        85825      0.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112688494                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60576                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13493805                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3737254                       # Number of loads committed
system.cpu1.commit.membars                     524533                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524533      3.61%      3.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8692752     59.79%     63.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3999504     27.51%     90.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1320121      9.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14537602                       # Class of committed instruction
system.cpu1.commit.refs                       5319649                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14275285                       # Number of Instructions Simulated
system.cpu1.committedOps                     14537602                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.977641                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.977641                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             96944961                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                28834                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3448026                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22661803                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3587915                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11787817                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                616969                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                52860                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               792672                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5978455                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2784763                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109969151                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               187152                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23735150                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1290132                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052496                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3116116                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3777985                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208417                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         113730334                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211006                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.609566                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                97258958     85.52%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11597481     10.20%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3236266      2.85%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  996211      0.88%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  342578      0.30%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  238299      0.21%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52878      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1243      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6420      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           113730334                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu1.idleCycles                         152767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              641146                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4078339                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.159220                       # Inst execution rate
system.cpu1.iew.exec_refs                     6378343                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1953953                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               89411833                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4958398                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262732                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           566799                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2305269                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20243817                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4424390                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           767723                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18132475                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                121207                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               269874                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                616969                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               794159                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12903                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          152138                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6556                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          793                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          243                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1221144                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       722874                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           793                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       296774                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        344372                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8499153                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17731659                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778697                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6618264                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.155701                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17753758                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22796164                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11495139                       # number of integer regfile writes
system.cpu1.ipc                              0.125350                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125350                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524616      2.78%      2.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11719208     62.01%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 646      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4884501     25.84%     90.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1771156      9.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             23      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18900198                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     47                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 88                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     135388                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007163                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  44864     33.14%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 85239     62.96%     96.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5279      3.90%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18510923                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         151712858                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17731630                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25950412                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19456502                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18900198                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787315                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5706214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            46828                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           297                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2981348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    113730334                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.166184                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.554953                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101057562     88.86%     88.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8701165      7.65%     96.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2479452      2.18%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             970500      0.85%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             386602      0.34%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              57248      0.05%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              56896      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12667      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               8242      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      113730334                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.165961                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2267077                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          743828                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4958398                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2305269                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     83                       # number of misc regfile reads
system.cpu1.numCycles                       113883101                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   297537517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               94237510                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9312752                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2258051                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4221974                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                195533                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1619                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             27893106                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21765685                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13683454                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11703320                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                263631                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                616969                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2941216                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4370702                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        27893088                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          9345                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               302                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3950394                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           297                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   132847985                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41534603                       # The number of ROB writes
system.cpu1.timesIdled                           6596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.649782                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3455638                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3650973                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           608712                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4594331                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             43431                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          50605                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7174                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5564897                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4604                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262265                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           578973                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3220282                       # Number of branches committed
system.cpu2.commit.bw_lim_events                82969                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787039                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5213709                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13662523                       # Number of instructions committed
system.cpu2.commit.committedOps              13924863                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    111138991                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.125292                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.573438                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103890667     93.48%     93.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3800945      3.42%     96.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1420603      1.28%     98.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1346682      1.21%     99.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       450843      0.41%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       112705      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        23022      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10555      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        82969      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    111138991                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               59021                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12919338                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3591820                       # Number of loads committed
system.cpu2.commit.membars                     524564                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524564      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8293345     59.56%     63.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3854079     27.68%     91.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1252183      8.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13924863                       # Class of committed instruction
system.cpu2.commit.refs                       5106286                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13662523                       # Number of Instructions Simulated
system.cpu2.committedOps                     13924863                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.215755                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.215755                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             96402729                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                30450                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3199039                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21405275                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3385571                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10959716                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                579348                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                54823                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               772332                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5564897                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2620511                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    108543619                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               173624                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22362858                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1218174                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.049577                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2946960                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3499069                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.199227                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         112099696                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.201834                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.599651                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                96628396     86.20%     86.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10841193      9.67%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3089779      2.76%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  922431      0.82%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  327827      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  228838      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53399      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1101      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6732      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           112099696                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu2.idleCycles                         148251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              601290                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3826592                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.153330                       # Inst execution rate
system.cpu2.iew.exec_refs                     6087507                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1863170                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               89075093                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4691178                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262710                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           535118                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2183216                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19136785                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4224337                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           717977                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17210941                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108436                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               239836                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                579348                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               748549                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12796                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          145434                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6353                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          279                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1099358                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       668750                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           861                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       277563                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        323727                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8183240                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16838187                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.781430                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6394630                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.150009                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16856778                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21644611                       # number of integer regfile reads
system.cpu2.int_regfile_writes               10940596                       # number of integer regfile writes
system.cpu2.ipc                              0.121717                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.121717                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524632      2.93%      2.93% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11061021     61.69%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 645      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4667177     26.03%     90.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1675378      9.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17928918                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     41                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     130664                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007288                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  43235     33.09%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 82353     63.03%     96.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 5070      3.88%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17534909                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         148129560                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16838160                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24349066                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18349464                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 17928918                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787321                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5211921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41440                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           282                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2702596                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    112099696                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.159937                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.546230                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          100104203     89.30%     89.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8221869      7.33%     96.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2347848      2.09%     98.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             920028      0.82%     99.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             379218      0.34%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              52521      0.05%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              54011      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              12258      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7740      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      112099696                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.159726                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2152661                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          684950                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4691178                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2183216                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     68                       # number of misc regfile reads
system.cpu2.numCycles                       112247947                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   299170565                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93879503                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8956966                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2145084                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3961964                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                162328                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  970                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26345346                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20567299                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12978557                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10875806                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                225569                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                579348                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2795986                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4021591                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26345328                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7089                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               275                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3896961                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           273                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   130194282                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39238868                       # The number of ROB writes
system.cpu2.timesIdled                           6701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.667889                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3402185                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3593811                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           595792                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4530714                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             41822                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          48762                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6940                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5479633                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4625                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262267                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           568233                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3184654                       # Number of branches committed
system.cpu3.commit.bw_lim_events                80377                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787033                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5108931                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13548692                       # Number of instructions committed
system.cpu3.commit.committedOps              13811016                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    110844070                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.124599                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.571358                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    103648175     93.51%     93.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3776710      3.41%     96.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1408228      1.27%     98.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1339044      1.21%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       445080      0.40%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       112325      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        23160      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        10971      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        80377      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    110844070                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               59016                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12814521                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3568041                       # Number of loads committed
system.cpu3.commit.membars                     524545                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524545      3.80%      3.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8218262     59.51%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3830302     27.73%     91.04% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1237215      8.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13811016                       # Class of committed instruction
system.cpu3.commit.refs                       5067541                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13548692                       # Number of Instructions Simulated
system.cpu3.committedOps                     13811016                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.262483                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.262483                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96338428                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                28192                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3151950                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21147205                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3325340                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10784601                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                568639                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                50317                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               769180                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5479633                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2574417                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    108290387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               170090                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22078292                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1192396                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.048949                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2899602                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3444007                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.197223                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         111786188                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.199854                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.597743                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                96527126     86.35%     86.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10681199      9.56%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3055108      2.73%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  908379      0.81%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  324365      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  228193      0.20%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53687      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1269      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6862      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           111786188                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu3.idleCycles                         159646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              589951                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3775964                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.152099                       # Inst execution rate
system.cpu3.iew.exec_refs                     6026566                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1842624                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               89025658                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4646153                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262715                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           523793                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2157451                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18918262                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4183942                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           704649                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17026802                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                108590                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               210734                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                568639                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               719203                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11684                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          144462                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         5892                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          870                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          292                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1078112                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       657951                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           870                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       273213                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        316738                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8128426                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16663743                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.781772                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6354576                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.148855                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16681822                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21419804                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10836726                       # number of integer regfile writes
system.cpu3.ipc                              0.121029                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.121029                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524626      2.96%      2.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10927600     61.63%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 643      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4624874     26.08%     90.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1653639      9.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             21      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17731451                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     45                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 84                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     127545                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007193                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  41704     32.70%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 81799     64.13%     96.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 4036      3.16%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17334325                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         147416974                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16663714                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24025897                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18130957                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17731451                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787305                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5107245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            40423                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           272                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2651609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    111786188                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.158619                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.544107                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           99927197     89.39%     89.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8122728      7.27%     96.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2323224      2.08%     98.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             911791      0.82%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             378303      0.34%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              51469      0.05%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              51672      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              12119      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               7685      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      111786188                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.158393                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2148976                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          687531                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4646153                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2157451                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     81                       # number of misc regfile reads
system.cpu3.numCycles                       111945834                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   299474318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               93802476                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8893746                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2137095                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3889015                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                164289                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1829                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26037925                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20325819                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12837677                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10711016                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                243560                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                568639                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2808055                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3943931                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26037907                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          6987                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               285                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3883868                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           277                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   129683146                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38782953                       # The number of ROB writes
system.cpu3.timesIdled                           6853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2372666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4670860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       290957                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        79044                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3777835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2258094                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7579093                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2337138                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1017715                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1617870                       # Transaction distribution
system.membus.trans_dist::CleanEvict           680126                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              417                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            227                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1354482                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1354465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1017715                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            23                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7043040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7043040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    255363200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               255363200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              569                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2372864                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2372864    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2372864                       # Request fanout histogram
system.membus.respLayer1.occupancy        12621950000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11913367001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 87                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3391459159.090909                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22091342289.866520                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           43     97.73%     97.73% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      2.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        59000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 146591225000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56487841000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 149224203000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2608845                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2608845                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2608845                       # number of overall hits
system.cpu2.icache.overall_hits::total        2608845                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        11666                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         11666                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        11666                       # number of overall misses
system.cpu2.icache.overall_misses::total        11666                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    230825500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    230825500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    230825500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    230825500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2620511                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2620511                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2620511                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2620511                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004452                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004452                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004452                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004452                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19786.173496                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19786.173496                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19786.173496                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19786.173496                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    60.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9918                       # number of writebacks
system.cpu2.icache.writebacks::total             9918                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1716                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1716                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1716                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1716                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         9950                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9950                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         9950                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9950                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    199308000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    199308000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    199308000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    199308000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003797                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003797                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003797                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003797                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20030.954774                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20030.954774                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20030.954774                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20030.954774                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9918                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2608845                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2608845                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        11666                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        11666                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    230825500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    230825500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2620511                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2620511                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004452                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004452                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19786.173496                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19786.173496                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1716                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1716                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         9950                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9950                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    199308000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    199308000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20030.954774                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20030.954774                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.230372                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2562013                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9918                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           258.319520                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        363904000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.230372                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.975949                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975949                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5250972                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5250972                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4583817                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4583817                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4583817                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4583817                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       681844                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        681844                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       681844                       # number of overall misses
system.cpu2.dcache.overall_misses::total       681844                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  60384412788                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  60384412788                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  60384412788                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  60384412788                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5265661                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5265661                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5265661                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5265661                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.129489                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.129489                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.129489                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.129489                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 88560.451933                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88560.451933                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 88560.451933                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88560.451933                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       794657                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       303142                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            11462                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2068                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.329698                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   146.587041                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       554113                       # number of writebacks
system.cpu2.dcache.writebacks::total           554113                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       345718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       345718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       345718                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       345718                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336126                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336126                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336126                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336126                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  30186342950                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30186342950                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  30186342950                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30186342950                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063834                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063834                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063834                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063834                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89806.628913                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89806.628913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89806.628913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89806.628913                       # average overall mshr miss latency
system.cpu2.dcache.replacements                554113                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3543389                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3543389                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       470213                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       470213                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  38675992500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38675992500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4013602                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4013602                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117155                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117155                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82252.069807                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82252.069807                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       275714                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       275714                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194499                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194499                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  14917898500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14917898500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 76699.101281                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76699.101281                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1040428                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1040428                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       211631                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       211631                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21708420288                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21708420288                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1252059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1252059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.169026                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.169026                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102576.750514                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102576.750514                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        70004                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        70004                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141627                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141627                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15268444450                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15268444450                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.113115                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.113115                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107807.441025                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107807.441025                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          134                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           60                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2042500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2042500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.309278                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.309278                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34041.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34041.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           34                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           26                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       289500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       289500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.134021                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.134021                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 11134.615385                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11134.615385                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           71                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           57                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       326500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       326500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.445312                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.445312                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5728.070175                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5728.070175                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           54                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       281500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       281500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.421875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.421875                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5212.962963                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5212.962963                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        81500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        81500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        72500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        72500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9087                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9087                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253178                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253178                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  22172205500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  22172205500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262265                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262265                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965352                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965352                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 87575.561463                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 87575.561463                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253178                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253178                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  21919027500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  21919027500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965352                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965352                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 86575.561463                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 86575.561463                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.179241                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5182223                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589231                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.794892                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        363915500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.179241                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.943101                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.943101                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11645754                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11645754                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 85                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3473690232.558139                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22346009466.020885                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           42     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      2.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        56500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 146590599000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    56343364000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 149368680000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2562595                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2562595                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2562595                       # number of overall hits
system.cpu3.icache.overall_hits::total        2562595                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        11822                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11822                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        11822                       # number of overall misses
system.cpu3.icache.overall_misses::total        11822                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    242926500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    242926500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    242926500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    242926500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2574417                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2574417                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2574417                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2574417                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004592                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004592                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004592                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004592                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20548.680426                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20548.680426                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20548.680426                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20548.680426                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          265                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           53                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        10063                       # number of writebacks
system.cpu3.icache.writebacks::total            10063                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1727                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1727                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1727                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1727                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        10095                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10095                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        10095                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10095                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    207234500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    207234500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    207234500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    207234500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003921                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003921                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003921                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003921                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20528.429916                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20528.429916                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20528.429916                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20528.429916                       # average overall mshr miss latency
system.cpu3.icache.replacements                 10063                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2562595                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2562595                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        11822                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11822                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    242926500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    242926500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2574417                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2574417                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004592                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004592                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20548.680426                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20548.680426                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1727                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1727                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        10095                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10095                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    207234500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    207234500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20528.429916                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20528.429916                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.942160                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2520137                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10063                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           250.435953                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        370483000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.942160                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998192                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998192                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5158929                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5158929                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4545356                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4545356                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4545356                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4545356                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       669843                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        669843                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       669843                       # number of overall misses
system.cpu3.dcache.overall_misses::total       669843                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  59021061357                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  59021061357                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  59021061357                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  59021061357                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5215199                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5215199                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5215199                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5215199                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.128441                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.128441                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.128441                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.128441                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 88111.783443                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 88111.783443                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 88111.783443                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 88111.783443                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       779775                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       187022                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11041                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1336                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.625396                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   139.986527                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       553797                       # number of writebacks
system.cpu3.dcache.writebacks::total           553797                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       334021                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       334021                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       334021                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       334021                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       335822                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       335822                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       335822                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       335822                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  30097429494                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  30097429494                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  30097429494                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  30097429494                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064393                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064393                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064393                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064393                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89623.161955                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89623.161955                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89623.161955                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89623.161955                       # average overall mshr miss latency
system.cpu3.dcache.replacements                553797                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3518681                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3518681                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       459425                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       459425                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  37649304500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  37649304500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      3978106                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3978106                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.115488                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.115488                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 81948.750068                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81948.750068                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       265188                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       265188                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194237                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194237                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  14896584500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14896584500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048827                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048827                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 76692.826290                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76692.826290                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1026675                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1026675                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       210418                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       210418                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21371756857                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21371756857                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1237093                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1237093                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.170091                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.170091                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101568.101859                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101568.101859                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        68833                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        68833                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141585                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141585                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15200844994                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15200844994                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114450                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114450                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 107361.973331                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107361.973331                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          127                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          127                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           54                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1018000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1018000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.298343                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.298343                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18851.851852                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18851.851852                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       125500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       125500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.104972                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.104972                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6605.263158                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6605.263158                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           71                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           61                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       458000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       458000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.462121                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.462121                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7508.196721                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7508.196721                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           59                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       401000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       401000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.446970                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.446970                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6796.610169                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6796.610169                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        39000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        39000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9066                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9066                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253201                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253201                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  22180180000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  22180180000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262267                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262267                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965432                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965432                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 87599.101109                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 87599.101109                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253201                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253201                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  21926979000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  21926979000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965432                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965432                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 86599.101109                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 86599.101109                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.620282                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5143499                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           588904                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.734019                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        370494500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.620282                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.988134                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988134                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11544491                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11544491                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13653062.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21150224.987722                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     47957000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   205602819500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    109224500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     51576204                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        51576204                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     51576204                       # number of overall hits
system.cpu0.icache.overall_hits::total       51576204                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        21439                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21439                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        21439                       # number of overall misses
system.cpu0.icache.overall_misses::total        21439                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    830022995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    830022995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    830022995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    830022995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     51597643                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     51597643                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     51597643                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     51597643                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000416                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000416                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000416                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000416                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 38715.564858                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38715.564858                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 38715.564858                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38715.564858                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3912                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.388060                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18741                       # number of writebacks
system.cpu0.icache.writebacks::total            18741                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2664                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2664                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2664                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2664                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18775                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18775                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18775                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18775                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    746796497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    746796497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    746796497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    746796497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 39776.111691                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 39776.111691                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 39776.111691                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 39776.111691                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18741                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     51576204                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       51576204                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        21439                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21439                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    830022995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    830022995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     51597643                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     51597643                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 38715.564858                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38715.564858                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2664                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2664                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18775                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18775                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    746796497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    746796497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 39776.111691                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 39776.111691                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999701                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           51576807                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18741                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2752.084040                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999701                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        103214059                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       103214059                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38365026                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38365026                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38365026                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38365026                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5679395                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5679395                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5679395                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5679395                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 188899139079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 188899139079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 188899139079                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 188899139079                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     44044421                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     44044421                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     44044421                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     44044421                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.128947                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.128947                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.128947                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.128947                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33260.433388                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33260.433388                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33260.433388                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33260.433388                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1165489                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       356941                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            20854                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2549                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.888031                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   140.031777                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2003401                       # number of writebacks
system.cpu0.dcache.writebacks::total          2003401                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3893945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3893945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3893945                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3893945                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785450                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  68981379802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  68981379802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  68981379802                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  68981379802                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040537                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040537                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040537                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040537                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 38635.290712                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38635.290712                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 38635.290712                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38635.290712                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2003401                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     29317081                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       29317081                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5331864                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5331864                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 157975759000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 157975759000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     34648945                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     34648945                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.153882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.153882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29628.617497                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29628.617497                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3741101                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3741101                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1590763                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1590763                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  50052949000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  50052949000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.045911                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045911                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 31464.743020                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31464.743020                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9047945                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9047945                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       347531                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       347531                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  30923380079                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30923380079                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9395476                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9395476                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036989                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036989                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88980.206310                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88980.206310                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       152844                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       152844                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194687                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194687                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  18928430802                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18928430802                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020721                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020721                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 97224.934392                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97224.934392                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          284                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          284                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           70                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1604000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1604000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.197740                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.197740                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22914.285714                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22914.285714                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           51                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           51                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       734500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       734500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.053672                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.053672                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38657.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38657.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          242                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          242                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           76                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       530500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       530500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          318                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          318                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.238994                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.238994                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6980.263158                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6980.263158                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           75                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       455500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       455500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.235849                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.235849                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6073.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6073.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9438                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9438                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       253005                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       253005                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  22141017500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  22141017500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262443                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262443                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.964038                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.964038                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87512.173672                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87512.173672                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       253005                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       253005                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  21888012500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  21888012500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.964038                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.964038                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86512.173672                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86512.173672                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.734403                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           40413276                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2038289                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.827059                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.734403                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991700                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991700                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90653392                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90653392                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11775                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1053481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8932                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               83254                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               83203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                9161                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               83330                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1342249                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11775                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1053481                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8932                       # number of overall hits
system.l2.overall_hits::.cpu1.data              83254                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9113                       # number of overall hits
system.l2.overall_hits::.cpu2.data              83203                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               9161                       # number of overall hits
system.l2.overall_hits::.cpu3.data              83330                       # number of overall hits
system.l2.overall_hits::total                 1342249                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6999                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            949465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               912                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            476191                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            471203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               934                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            470332                       # number of demand (read+write) misses
system.l2.demand_misses::total                2376873                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6999                       # number of overall misses
system.l2.overall_misses::.cpu0.data           949465                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              912                       # number of overall misses
system.l2.overall_misses::.cpu1.data           476191                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              837                       # number of overall misses
system.l2.overall_misses::.cpu2.data           471203                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              934                       # number of overall misses
system.l2.overall_misses::.cpu3.data           470332                       # number of overall misses
system.l2.overall_misses::total               2376873                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    584214500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  76395075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     83947000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50527063498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     79018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50100947500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     86142500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50009188500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     227865596498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    584214500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  76395075000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     83947000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50527063498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     79018000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50100947500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     86142500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50009188500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    227865596498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2002946                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          559445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            9950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          554406                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           10095                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          553662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3719122                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2002946                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         559445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           9950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         554406                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          10095                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         553662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3719122                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.372803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.474034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.092645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.851185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.084121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.849924                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.092521                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.849493                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.639095                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.372803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.474034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.092645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.851185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.084121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.849924                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.092521                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.849493                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.639095                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83471.138734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80461.180770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92047.149123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106106.716628                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94406.212664                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 106325.612316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92229.657388                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 106327.420843                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95867.804674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83471.138734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80461.180770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92047.149123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106106.716628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94406.212664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 106325.612316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92229.657388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 106327.420843                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95867.804674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1617869                       # number of writebacks
system.l2.writebacks::total                   1617869                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           1051                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1061                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            129                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1076                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4690                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          1051                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1061                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           129                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1076                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4690                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         6983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       948414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       475130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       470076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       469256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2372183                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       948414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       475130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       470076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       469256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2372183                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    513816000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  66857086504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     67687001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45720530999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     62624500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45341563500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     69760500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  45260044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 203893113004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    513816000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  66857086504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     67687001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45720530999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     62624500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45341563500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     69760500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  45260044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 203893113004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.371951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.473510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.080658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.849288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.071156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.847891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.081426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.847550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.637834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.371951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.473510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.080658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.849288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.071156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.847891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.081426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.847550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.637834                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73580.982386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70493.567687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85248.112091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96227.413548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88452.683616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 96455.814592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84866.788321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 96450.645277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85951.679531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73580.982386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70493.567687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85248.112091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96227.413548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88452.683616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 96455.814592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84866.788321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 96450.645277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85951.679531                       # average overall mshr miss latency
system.l2.replacements                        4631138                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2707885                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2707885                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2707886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2707886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       813871                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           813871                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       813871                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       813871                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 63                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.695652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.759036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8571.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2857.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       418500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       281000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       239000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       322000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1260500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.695652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.759036                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19916.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20007.936508                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       150500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       150500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.545455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.729730                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        15050                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5574.074074                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       144000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       324000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       125500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       673500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.545455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.702703                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20571.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        36000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 25903.846154                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            41470                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            32677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            32411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                138714                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         371061                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         328666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         327452                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         327288                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1354467                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  39500351500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  36164125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  36100945500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  36036605500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147802027500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       360129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       359699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1493181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.899474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.910881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.909263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.909894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.907102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106452.447172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110033.057876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 110248.053150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 110106.711826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109121.911054                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       371061                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       328666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       327452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       327288                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1354467                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  35789741001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  32877465000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  32826425500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  32763725500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 134257357001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.899474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.910881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.909263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.909894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.907102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96452.445827                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100033.057876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 100248.053150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 100106.711826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99121.910686                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11775                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          9161                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              38981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6999                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    584214500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     83947000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     79018000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     86142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    833322000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         9950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        10095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          48663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.372803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.092645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.084121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.092521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.198960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83471.138734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92047.149123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94406.212664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92229.657388                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86069.200578                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           375                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    513816000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     67687001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     62624500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     69760500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    713888001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.371951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.080658                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.071156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.081426                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.191254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73580.982386                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85248.112091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88452.683616                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84866.788321                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76704.416138                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1012011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        51098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        50526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        50919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1164554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       578404                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       147525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       143751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       143044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1012724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  36894723500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14362938498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  14000002000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  13972583000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  79230246998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       193963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2177278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.363681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.742739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.739928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.737481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.465133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 63787.116790                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97359.352639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 97390.640761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 97680.315148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78234.787561                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1051                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1061                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1127                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1076                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4315                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       577353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       146464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       142624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       141968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1008409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  31067345503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12843065999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  12515138000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  12496318500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68921868002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.363020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.737397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.734127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.731933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.463151                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 53809.966352                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87687.527304                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 87749.172650                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 88022.078919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68347.136928                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              23                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.920000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       152500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       157000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       100000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       448000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19062.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19478.260870                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999535                       # Cycle average of tags in use
system.l2.tags.total_refs                     7217256                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4631140                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.558419                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.283646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.107999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.807643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.892977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.074529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.856446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.060331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.880337                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.598182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.309494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.029007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.029380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62559396                       # Number of tag accesses
system.l2.tags.data_accesses                 62559396                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        446848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      60698368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         50816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30408320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         45312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30084864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         52608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      30032384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          151819520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       446848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        50816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        52608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        595584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103543680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103543680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         948412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         475130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         470076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         469256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2372180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1617870                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1617870                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2172201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        295064726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           247025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        147819833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           220269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        146247460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           255736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        145992346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             738019598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2172201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       247025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       220269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       255736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2895232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      503342818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            503342818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      503342818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2172201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       295064726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          247025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       147819833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          220269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       146247460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          255736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       145992346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1241362416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1536127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    631523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    465168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    460413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    459644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001964433250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94808                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94808                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4739435                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1445582                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2372180                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1617870                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2372180                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1617870                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 346126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 81743                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             75514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             78913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            165229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            168720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            178404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            174951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            215255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            222025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            184679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            79977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            80242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            71873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            76809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            75092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             65929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             70080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            100888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            120151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            140325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            162349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            160015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            151943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            70831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            63535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            67888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66282                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70854311000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10130270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            108842823500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34971.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53721.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   883047                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  943719                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2372180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1617870                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  610092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  607979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  460806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  239336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   53295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   18594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 103226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 112570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 112377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 111428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 110310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 110368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 107417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 102028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1735374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.369473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.583438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.366732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1236292     71.24%     71.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       322297     18.57%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        66640      3.84%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24774      1.43%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15872      0.91%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11879      0.68%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7982      0.46%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5536      0.32%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        44102      2.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1735374                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.369241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.081661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    108.938402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        94807    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94808                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.202209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.189510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.671114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            86068     90.78%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              659      0.70%     91.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6398      6.75%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1204      1.27%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              341      0.36%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              100      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               30      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94808                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              129667456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                22152064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98310336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               151819520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103543680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       630.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       477.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    738.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    503.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  205711940500                       # Total gap between requests
system.mem_ctrls.avgGap                      51556.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       446848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     40417472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        50816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     29770752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        45312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29466432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        52608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29417216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98310336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2172201.448739675805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 196475963.264455229044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 247024.914107605669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 144720510.384895116091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 220269.066987638304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 143241160.930762022734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 255736.120146664820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 143001913.879189282656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 477902674.478311002254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       948412                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       475130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       470076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       469256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1617870                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    225248000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30851915500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     34285500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26019287250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     32830250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25845493750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     35065250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25798698000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5261707783750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32261.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32530.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43180.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54762.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46370.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     54981.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42658.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     54977.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3252243.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5932718820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3153292065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6386580060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3869314560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      16238174160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      72972758880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17542680960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       126095519505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        612.971011                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44909641000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6868940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 153933463000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6457944360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3432452265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8079445500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4149122220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      16238174160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      63605786430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25430657760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       127393582695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.281109                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  65492907750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6868940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 133350196250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3533654357.142857                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22613537722.792870                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           41     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      2.38%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 146591902000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57298561000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 148413483000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2773219                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2773219                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2773219                       # number of overall hits
system.cpu1.icache.overall_hits::total        2773219                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11544                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11544                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11544                       # number of overall misses
system.cpu1.icache.overall_misses::total        11544                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    236994000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    236994000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    236994000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    236994000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2784763                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2784763                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2784763                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2784763                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004145                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004145                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004145                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004145                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20529.625780                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20529.625780                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20529.625780                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20529.625780                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           86                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9812                       # number of writebacks
system.cpu1.icache.writebacks::total             9812                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1700                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1700                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1700                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1700                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9844                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9844                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9844                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9844                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    201986000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    201986000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    201986000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    201986000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003535                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003535                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003535                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003535                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20518.691589                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20518.691589                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20518.691589                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20518.691589                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9812                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2773219                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2773219                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11544                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11544                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    236994000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    236994000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2784763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2784763                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20529.625780                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20529.625780                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1700                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1700                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9844                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9844                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    201986000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    201986000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003535                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003535                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20518.691589                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20518.691589                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.231269                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2727425                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9812                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           277.968304                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357046000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.231269                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5579370                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5579370                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4815962                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4815962                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4815962                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4815962                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       706442                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        706442                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       706442                       # number of overall misses
system.cpu1.dcache.overall_misses::total       706442                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  62438578708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  62438578708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  62438578708                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  62438578708                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5522404                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5522404                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5522404                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5522404                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.127923                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.127923                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.127923                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.127923                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88384.578929                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88384.578929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88384.578929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88384.578929                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       779485                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       332771                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            11053                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2405                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.522483                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   138.366320                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       559196                       # number of writebacks
system.cpu1.dcache.writebacks::total           559196                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       365279                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       365279                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       365279                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       365279                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       341163                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       341163                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       341163                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       341163                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  30553261522                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  30553261522                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  30553261522                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  30553261522                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061778                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061778                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061778                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061778                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89556.199008                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89556.199008                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89556.199008                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89556.199008                       # average overall mshr miss latency
system.cpu1.dcache.replacements                559196                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3709252                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3709252                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       493159                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       493159                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  40941571000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40941571000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4202411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4202411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117351                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117351                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83019.008068                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83019.008068                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       294308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       294308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       198851                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       198851                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  15296545500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15296545500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047318                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047318                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76924.659670                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76924.659670                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1106710                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1106710                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       213283                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       213283                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21497007708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21497007708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1319993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1319993                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.161579                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.161579                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100791.004009                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100791.004009                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        70971                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        70971                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142312                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142312                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15256716022                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15256716022                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107206.110672                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107206.110672                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          135                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          135                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           59                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       942000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       942000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.304124                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.304124                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 15966.101695                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15966.101695                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           24                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.123711                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.123711                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9458.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9458.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           74                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       658000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       658000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.467626                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.467626                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10123.076923                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10123.076923                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           64                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       598000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       598000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.460432                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.460432                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9343.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9343.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        42000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        42000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9047                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9047                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  22242762500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  22242762500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262256                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262256                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965503                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965503                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87843.490950                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87843.490950                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253209                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253209                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  21989553500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  21989553500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965503                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965503                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86843.490950                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86843.490950                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.169510                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5419466                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594286                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.119289                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357057500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.169510                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942797                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942797                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12164303                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12164303                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 205712044000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2226890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4325755                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1011039                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3013269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             435                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            672                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632560                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632560                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         48663                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178228                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           25                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           25                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        56288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6044911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1713110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1697909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        30253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1696565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11298354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2400896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256404096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1257984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71591424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1271552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70943744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1290112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70875136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              476034944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4772034                       # Total snoops (count)
system.tol2bus.snoopTraffic                 112525632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8491304                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.346158                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.559052                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5804361     68.36%     68.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2526361     29.75%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  90585      1.07%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  48188      0.57%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  21809      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8491304                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7508476989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885275312                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14999318                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         884760902                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          15208830                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3058882882                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28180953                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         892820399                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14836824                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               589314960500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68266                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    68362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11518.35                       # Real time elapsed on the host
host_tick_rate                               33303640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786312271                       # Number of instructions simulated
sim_ops                                     787415319                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.383603                       # Number of seconds simulated
sim_ticks                                383602916500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.557518                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21552531                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21648321                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           720714                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22173987                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             37279                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          47068                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9789                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22527788                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7340                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12715                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           712984                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17518054                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1368581                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14551465                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125372377                       # Number of instructions committed
system.cpu0.commit.committedOps             125385169                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    749544117                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.167282                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.960188                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    716898557     95.64%     95.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13575528      1.81%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1585717      0.21%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       633246      0.08%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       501199      0.07%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       404119      0.05%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10275760      1.37%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4301410      0.57%     99.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1368581      0.18%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    749544117                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38122600                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               80493                       # Number of function calls committed.
system.cpu0.commit.int_insts                105960328                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34839354                       # Number of loads committed
system.cpu0.commit.membars                      23805                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24288      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68622078     54.73%     54.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17031467     13.58%     68.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1769513      1.41%     69.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       452441      0.36%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       589420      0.47%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18408036     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        200871      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16444033     13.11%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1245387      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125385169                       # Class of committed instruction
system.cpu0.commit.refs                      36298327                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125372377                       # Number of Instructions Simulated
system.cpu0.committedOps                    125385169                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.063688                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.063688                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            712776615                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7811                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19260775                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             145628810                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8406659                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17891231                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                738861                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                12321                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11991732                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22527788                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2346662                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    746747066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                25440                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     161771844                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          128                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1493222                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.029633                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4311102                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21589810                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.212796                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         751805098                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.215204                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.634484                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               640888309     85.25%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86468644     11.50%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3420527      0.45%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                18935397      2.52%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  487796      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25172      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1464306      0.19%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  106850      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8097      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           751805098                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39456959                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37350910                       # number of floating regfile writes
system.cpu0.idleCycles                        8413914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              737771                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18588602                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.357875                       # Inst execution rate
system.cpu0.iew.exec_refs                   179598169                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1486354                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              294702024                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             38975423                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22823                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           357967                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1604104                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          139764520                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            178111815                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           639844                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            272063424                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2332881                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            247189191                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                738861                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            252360524                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13583191                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           25080                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25519                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4136069                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       145131                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25519                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       203152                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        534619                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106455340                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129318968                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.877318                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93395182                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.170108                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129444811                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               286852403                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72065869                       # number of integer regfile writes
system.cpu0.ipc                              0.164916                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.164916                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26784      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             71895306     26.36%     26.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6540      0.00%     26.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  798      0.00%     26.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17142634      6.29%     32.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                468      0.00%     32.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2075084      0.76%     33.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            453292      0.17%     33.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     33.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.22%     33.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            606623      0.22%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     34.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           107709029     39.50%     73.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             206436      0.08%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       70720525     25.93%     99.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1269875      0.47%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             272703267                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              104574630                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          197509716                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38619620                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46930612                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   39787873                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.145902                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1384458      3.48%      3.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   91      0.00%      3.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1863      0.00%      3.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  14      0.00%      3.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2839512      7.14%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 684      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              26679722     67.05%     77.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7436      0.02%     77.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          8874006     22.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              86      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             207889726                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1140048907                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90699348                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107238777                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 139713113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                272703267                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              51407                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14379354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           559117                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7716                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14381258                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    751805098                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.362731                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.155993                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          661680249     88.01%     88.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           26660800      3.55%     91.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13532441      1.80%     93.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8857237      1.18%     94.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22961618      3.05%     97.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           12816958      1.70%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2349901      0.31%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1191946      0.16%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1753948      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      751805098                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.358717                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           635942                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          401761                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            38975423                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1604104                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39627635                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20433180                       # number of misc regfile writes
system.cpu0.numCycles                       760219012                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6986946                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              571769095                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            106446815                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37488370                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12891967                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             124042419                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               716700                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202037141                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142342137                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121064665                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 23112522                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                500197                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                738861                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            143015164                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14617855                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44494673                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       157542468                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        277489                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8072                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 79329483                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7876                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   888084220                       # The number of ROB reads
system.cpu0.rob.rob_writes                  282136188                       # The number of ROB writes
system.cpu0.timesIdled                          79895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2475                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.755607                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21588514                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21641404                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           709944                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22139986                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             22100                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          23625                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1525                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22445636                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1206                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12149                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           704930                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17424854                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1355136                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          41824                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14546530                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           124979933                       # Number of instructions committed
system.cpu1.commit.committedOps             124993640                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    747482499                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167219                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.961716                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    715174879     95.68%     95.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13341115      1.78%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1529796      0.20%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       590026      0.08%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       471819      0.06%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       398866      0.05%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     10245873      1.37%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4374989      0.59%     99.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1355136      0.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    747482499                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38256093                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45494                       # Number of function calls committed.
system.cpu1.commit.int_insts                105500237                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34789114                       # Number of loads committed
system.cpu1.commit.membars                      25022                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        25022      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68361659     54.69%     54.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            224      0.00%     54.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17095153     13.68%     68.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1775842      1.42%     69.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       453913      0.36%     70.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       592793      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18301280     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49042      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16499983     13.20%     99.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1248585      1.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        124993640                       # Class of committed instruction
system.cpu1.commit.refs                      36098890                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  124979933                       # Number of Instructions Simulated
system.cpu1.committedOps                    124993640                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.010335                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.010335                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            712548959                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5041                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19258116                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145230515                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7033112                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17409551                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                729106                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13312                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12013472                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22445636                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2243550                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    746178871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                16764                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     161552005                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1468240                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.029881                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2821197                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21610614                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.215067                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         749734200                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215513                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.634280                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               638896109     85.22%     85.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86453254     11.53%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3334909      0.44%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                19002414      2.53%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  464092      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   14759      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1464570      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  103163      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     930      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           749734200                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39607787                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37487466                       # number of floating regfile writes
system.cpu1.idleCycles                        1437011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              729025                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18490550                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.360855                       # Inst execution rate
system.cpu1.iew.exec_refs                   178811130                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1336662                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              295032919                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38925359                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             19837                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           355281                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1449045                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139363200                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            177474468                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           630880                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            271064118                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2333088                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            246514204                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                729106                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            251671761                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13548722                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18298                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        24787                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4136245                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139269                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         24787                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       195388                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        533637                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106596223                       # num instructions consuming a value
system.cpu1.iew.wb_count                    128895176                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.877217                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93508016                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.171592                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129018175                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               285631211                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71728992                       # number of integer regfile writes
system.cpu1.ipc                              0.166380                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166380                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26552      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71603654     26.35%     26.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 234      0.00%     26.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     26.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17209591      6.33%     32.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2083918      0.77%     33.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            454760      0.17%     33.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.22%     33.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            610454      0.22%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     34.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           107195888     39.45%     73.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              51587      0.02%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       70594270     25.98%     99.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1273946      0.47%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             271694998                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              104515466                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          197410262                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38759510                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          47096493                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   39643960                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.145913                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1396032      3.52%      3.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   95      0.00%      3.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2195      0.01%      3.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  13      0.00%      3.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2837265      7.16%     10.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 724      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              26549157     66.97%     77.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   68      0.00%     77.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          8858318     22.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              93      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             206796940                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1135922668                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90135666                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106661054                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 139314271                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                271694998                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              48929                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14369560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           564774                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7105                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14417948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    749734200                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.362388                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.156518                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          660158528     88.05%     88.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26318368      3.51%     91.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13456646      1.79%     93.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8875035      1.18%     94.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22861362      3.05%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           12744469      1.70%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2346388      0.31%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1195120      0.16%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1778284      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      749734200                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.361695                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           638089                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          402337                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38925359                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1449045                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39775054                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20507525                       # number of misc regfile writes
system.cpu1.numCycles                       751171211                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15898696                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              571282796                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106276879                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              37263958                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11520940                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             124552764                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               725954                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201583248                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141936676                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120901685                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22645067                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                382100                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                729106                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            143375429                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14624806                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44660952                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156922296                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        180862                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              5800                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 79472896                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          5783                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   885658043                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281333714                       # The number of ROB writes
system.cpu1.timesIdled                          15754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.756762                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21621506                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21674226                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           703944                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22169421                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             21531                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          24011                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2480                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22472631                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1600                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12048                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           699215                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17486795                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1344530                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14451605                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           125407162                       # Number of instructions committed
system.cpu2.commit.committedOps             125420727                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    747508640                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.167785                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.963622                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    715142628     95.67%     95.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13337091      1.78%     97.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1527318      0.20%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       586038      0.08%     97.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       480683      0.06%     97.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       396899      0.05%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     10246752      1.37%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      4446701      0.59%     99.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1344530      0.18%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    747508640                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38366522                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45441                       # Number of function calls committed.
system.cpu2.commit.int_insts                105876761                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34913563                       # Number of loads committed
system.cpu2.commit.membars                      24842                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        24842      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68618884     54.71%     54.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            254      0.00%     54.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17154646     13.68%     68.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1770084      1.41%     69.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       451114      0.36%     70.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       589914      0.47%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18360377     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49528      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16565234     13.21%     99.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1245706      0.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        125420727                       # Class of committed instruction
system.cpu2.commit.refs                      36220845                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  125407162                       # Number of Instructions Simulated
system.cpu2.committedOps                    125420727                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.990620                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.990620                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            712733746                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 4760                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19307503                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             145524141                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7017082                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 17202092                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                723099                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                11556                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12068566                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22472631                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2220205                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    746220978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                16237                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161742227                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1455656                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.029913                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2795779                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21643037                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.215293                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         749744585                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.215762                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.634071                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               638705013     85.19%     85.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86633221     11.56%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3338024      0.45%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                19039737      2.54%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  461220      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13626      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1452296      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  100237      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1211      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           749744585                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39703924                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37594976                       # number of floating regfile writes
system.cpu2.idleCycles                        1522063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              723105                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18546937                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.360981                       # Inst execution rate
system.cpu2.iew.exec_refs                   178657104                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1333972                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              293493925                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             39025245                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19657                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           349850                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1445067                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          139694904                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            177323132                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           627197                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            271193129                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2346985                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            247220263                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                723099                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            252378767                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13531341                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18254                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        24572                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4111682                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       137785                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         24572                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       193510                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        529595                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                107005900                       # num instructions consuming a value
system.cpu2.iew.wb_count                    129297667                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.877290                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93875222                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.172106                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     129418509                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               285837699                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71968085                       # number of integer regfile writes
system.cpu2.ipc                              0.166928                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.166928                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26249      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71841607     26.43%     26.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 265      0.00%     26.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     26.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17266837      6.35%     32.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2075471      0.76%     33.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            451921      0.17%     33.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     33.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.22%     33.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            607283      0.22%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     34.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           107056559     39.39%     73.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              52332      0.02%     73.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       70581121     25.97%     99.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1270537      0.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             271820326                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              104501689                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          197421898                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38863686                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          47132226                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   39566804                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.145562                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1413520      3.57%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   88      0.00%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1408      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  14      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2813801      7.11%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 683      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              26494529     66.96%     77.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   60      0.00%     77.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          8842608     22.35%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              93      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             206859192                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1136092844                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     90433981                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106861425                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139646101                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                271820326                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              48803                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14274177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           562701                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          7411                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14317495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    749744585                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.362551                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.157103                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          660158398     88.05%     88.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26304495      3.51%     91.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13466299      1.80%     93.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8906373      1.19%     94.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22829264      3.04%     97.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           12717333      1.70%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2366837      0.32%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1205317      0.16%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1790269      0.24%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      749744585                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.361816                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           634721                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          400469                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            39025245                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1445067                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39872798                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20555582                       # number of misc regfile writes
system.cpu2.numCycles                       751266648                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15804367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              570559139                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106644515                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              37385611                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11511243                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             125430886                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               725631                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            202028919                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             142248673                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          121170210                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22495105                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                333370                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                723099                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            144264889                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14525695                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44709615                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       157319304                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        191110                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5760                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 79847159                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5742                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   886027875                       # The number of ROB reads
system.cpu2.rob.rob_writes                  281982323                       # The number of ROB writes
system.cpu2.timesIdled                          15714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.761722                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21576579                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21628114                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           702474                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22129786                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             22185                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24671                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2486                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22432258                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1513                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12119                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           697562                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17456704                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1339059                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          41943                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14394487                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           125191598                       # Number of instructions committed
system.cpu3.commit.committedOps             125205180                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    748429002                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.167291                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.961914                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    716080676     95.68%     95.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13354499      1.78%     97.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1520978      0.20%     97.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       583937      0.08%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       480328      0.06%     97.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       395857      0.05%     97.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     10271831      1.37%     99.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      4401837      0.59%     99.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1339059      0.18%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    748429002                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38291576                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               46060                       # Number of function calls committed.
system.cpu3.commit.int_insts                105703421                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34853316                       # Number of loads committed
system.cpu3.commit.membars                      24712                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        24712      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68508662     54.72%     54.74% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            290      0.00%     54.74% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17120622     13.67%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1764584      1.41%     69.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       450164      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       587236      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18329013     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         50607      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16536422     13.21%     99.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1242868      0.99%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        125205180                       # Class of committed instruction
system.cpu3.commit.refs                      36158910                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  125191598                       # Number of Instructions Simulated
system.cpu3.committedOps                    125205180                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.007320                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.007320                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            713751117                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 4981                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19266224                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             145247929                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 7000440                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 17121365                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                721542                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13139                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12062951                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22432258                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2213927                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    747120928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                16750                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161425069                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1452908                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.029828                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2810033                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21598764                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.214642                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         750657415                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.215079                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.633198                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               639828784     85.24%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86470194     11.52%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3345757      0.45%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18985341      2.53%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  460135      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   15070      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1449179      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  101809      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1146      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           750657415                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39620191                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37519856                       # number of floating regfile writes
system.cpu3.idleCycles                        1408563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              721531                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18512725                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.360886                       # Inst execution rate
system.cpu3.iew.exec_refs                   179034135                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1331831                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              294337548                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38947061                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             20424                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           348192                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1442852                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139422159                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            177702304                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           626012                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            271410334                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2353615                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            247579091                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                721542                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            252743021                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13561158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18207                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        24291                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4093745                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       137258                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         24291                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       193738                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        527793                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106838543                       # num instructions consuming a value
system.cpu3.iew.wb_count                    129075096                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.877231                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93722066                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.171627                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     129196667                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               286047295                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71858792                       # number of integer regfile writes
system.cpu3.ipc                              0.166464                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.166464                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26446      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71727447     26.37%     26.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 293      0.00%     26.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     26.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17231813      6.33%     32.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2067748      0.76%     33.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            450942      0.17%     33.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     33.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.22%     33.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            604494      0.22%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     34.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           107292687     39.44%     73.52% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              53111      0.02%     73.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       70723779     26.00%     99.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1267586      0.47%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             272036346                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              104627019                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          197641720                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38785543                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          47029384                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   39686114                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.145885                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1411667      3.56%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  113      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1365      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  11      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2818682      7.10%     10.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 719      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              26583422     66.98%     77.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   48      0.00%     77.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          8869972     22.35%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             115      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             207068995                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1137335589                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     90289553                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106634045                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139372787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                272036346                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              49372                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14216979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           561088                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7429                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14250467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    750657415                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.362397                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.156950                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          661042480     88.06%     88.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26285155      3.50%     91.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13457134      1.79%     93.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8891383      1.18%     94.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22875429      3.05%     97.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           12748885      1.70%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2369576      0.32%     99.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1199807      0.16%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1787566      0.24%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      750657415                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.361719                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           629830                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          396974                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38947061                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1442852                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39789913                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20512286                       # number of misc regfile writes
system.cpu3.numCycles                       752065978                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15004127                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              571785622                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106461605                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37397704                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11489515                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             125121306                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               723976                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201636257                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             141971746                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120933822                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22416942                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                396810                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                721542                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            144034324                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14472217                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44616890                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       157019367                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        209470                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6449                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 79823001                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6427                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   886677078                       # The number of ROB reads
system.cpu3.rob.rob_writes                  281429537                       # The number of ROB writes
system.cpu3.timesIdled                          15710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     51530785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      98179299                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8924664                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4798049                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59445547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     45818999                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120489437                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       50617048                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           51203846                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       770843                       # Transaction distribution
system.membus.trans_dist::WritebackClean           45                       # Transaction distribution
system.membus.trans_dist::CleanEvict         45878430                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12751                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4911                       # Transaction distribution
system.membus.trans_dist::ReadExReq            308472                       # Transaction distribution
system.membus.trans_dist::ReadExResp           307425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      51203847                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    149690570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              149690570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3346058176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3346058176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14784                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          51529981                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                51529981    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            51529981                       # Request fanout histogram
system.membus.respLayer1.occupancy       262688812206                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        120179124421                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1570                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          786                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10139930.025445                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12886247.455397                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          786    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70197500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            786                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   375632931500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7969985000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2202767                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2202767                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2202767                       # number of overall hits
system.cpu2.icache.overall_hits::total        2202767                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17438                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17438                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17438                       # number of overall misses
system.cpu2.icache.overall_misses::total        17438                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1278749500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1278749500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1278749500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1278749500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2220205                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2220205                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2220205                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2220205                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007854                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007854                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007854                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007854                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73331.201973                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73331.201973                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73331.201973                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73331.201973                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           84                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16336                       # number of writebacks
system.cpu2.icache.writebacks::total            16336                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1102                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1102                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1102                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1102                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16336                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16336                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16336                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16336                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1199526500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1199526500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1199526500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1199526500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007358                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007358                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007358                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007358                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73428.409647                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73428.409647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73428.409647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73428.409647                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16336                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2202767                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2202767                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17438                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17438                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1278749500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1278749500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2220205                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2220205                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007854                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007854                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73331.201973                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73331.201973                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1102                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1102                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16336                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16336                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1199526500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1199526500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007358                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007358                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73428.409647                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73428.409647                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2275885                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16368                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           139.044783                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4456746                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4456746                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     12920066                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        12920066                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     12920066                       # number of overall hits
system.cpu2.dcache.overall_hits::total       12920066                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     24404443                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      24404443                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     24404443                       # number of overall misses
system.cpu2.dcache.overall_misses::total     24404443                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2014195602815                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2014195602815                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2014195602815                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2014195602815                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37324509                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37324509                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37324509                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37324509                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.653845                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.653845                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.653845                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.653845                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82533.971491                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82533.971491                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82533.971491                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82533.971491                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    634214144                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        88968                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13638827                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1417                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.500637                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    62.786168                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     15005681                       # number of writebacks
system.cpu2.dcache.writebacks::total         15005681                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9398318                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9398318                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9398318                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9398318                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15006125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15006125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15006125                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15006125                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1404107535634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1404107535634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1404107535634                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1404107535634                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.402045                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.402045                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.402045                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.402045                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93568.961716                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93568.961716                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93568.961716                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93568.961716                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15005681                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12128234                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12128234                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23904136                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23904136                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1980083575500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1980083575500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     36032370                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     36032370                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.663407                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.663407                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82834.350319                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82834.350319                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8981419                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8981419                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14922717                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14922717                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1396985679500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1396985679500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.414148                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.414148                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 93614.700292                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93614.700292                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       791832                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        791832                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       500307                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       500307                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  34112027315                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  34112027315                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1292139                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1292139                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.387193                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.387193                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68182.190765                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68182.190765                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       416899                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       416899                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        83408                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83408                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7121856134                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7121856134                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064550                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064550                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 85385.767960                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 85385.767960                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3065                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3065                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          757                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          757                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     28707500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     28707500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.198064                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.198064                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37922.721268                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37922.721268                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          318                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          318                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          439                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          439                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      5616500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      5616500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.114861                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.114861                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12793.849658                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12793.849658                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1638                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1638                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1218                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1218                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     10742500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10742500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2856                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2856                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.426471                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.426471                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8819.786535                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8819.786535                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1186                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1186                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9649500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9649500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.415266                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.415266                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8136.172007                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8136.172007                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1489000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1489000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1396000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1396000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1195                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1195                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10853                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10853                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    500631000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    500631000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12048                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12048                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.900813                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.900813                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 46128.351608                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 46128.351608                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10851                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10851                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    489778000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    489778000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.900647                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.900647                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 45136.669431                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 45136.669431                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.881154                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           27946033                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15014749                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.861239                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.881154                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996286                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996286                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89701192                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89701192                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1630                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          816                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9277372.549020                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   12834327.288612                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          816    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69833500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            816                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   376032580500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7570336000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2195653                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2195653                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2195653                       # number of overall hits
system.cpu3.icache.overall_hits::total        2195653                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18274                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18274                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18274                       # number of overall misses
system.cpu3.icache.overall_misses::total        18274                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1248730000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1248730000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1248730000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1248730000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2213927                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2213927                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2213927                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2213927                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.008254                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008254                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.008254                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008254                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 68333.698150                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 68333.698150                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 68333.698150                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 68333.698150                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16869                       # number of writebacks
system.cpu3.icache.writebacks::total            16869                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1405                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1405                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1405                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1405                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16869                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16869                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16869                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16869                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1148082000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1148082000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1148082000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1148082000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007619                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007619                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007619                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007619                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 68058.687533                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 68058.687533                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 68058.687533                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 68058.687533                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16869                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2195653                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2195653                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18274                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18274                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1248730000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1248730000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2213927                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2213927                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.008254                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008254                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 68333.698150                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 68333.698150                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1405                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1405                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16869                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16869                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1148082000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1148082000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007619                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007619                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 68058.687533                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 68058.687533                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2265075                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           134.020176                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4444723                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4444723                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     12931072                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        12931072                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     12931072                       # number of overall hits
system.cpu3.dcache.overall_hits::total       12931072                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     24329177                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      24329177                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     24329177                       # number of overall misses
system.cpu3.dcache.overall_misses::total     24329177                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2009900303632                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2009900303632                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2009900303632                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2009900303632                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37260249                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37260249                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37260249                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37260249                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.652953                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.652953                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.652953                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.652953                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82612.753552                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82612.753552                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82612.753552                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82612.753552                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    635371274                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        86024                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13668300                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1356                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    46.485025                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    63.439528                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     15023702                       # number of writebacks
system.cpu3.dcache.writebacks::total         15023702                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      9304337                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      9304337                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      9304337                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      9304337                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     15024840                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15024840                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     15024840                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15024840                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1405830917010                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1405830917010                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1405830917010                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1405830917010                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.403240                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.403240                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.403240                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.403240                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 93567.113993                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93567.113993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 93567.113993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93567.113993                       # average overall mshr miss latency
system.cpu3.dcache.replacements              15023701                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12120935                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12120935                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23849217                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23849217                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1977318386500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1977318386500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35970152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35970152                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.663028                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.663028                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82909.153223                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82909.153223                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8908760                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8908760                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14940457                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14940457                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1398805550000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1398805550000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.415357                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.415357                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 93625.352290                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93625.352290                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       810137                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        810137                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       479960                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       479960                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  32581917132                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32581917132                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1290097                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1290097                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.372034                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.372034                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 67884.651079                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67884.651079                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       395577                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       395577                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        84383                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        84383                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   7025367010                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   7025367010                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.065408                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.065408                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 83255.715132                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 83255.715132                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3425                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3425                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          775                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          775                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     12493500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     12493500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.184524                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.184524                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 16120.645161                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16120.645161                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          305                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          305                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          470                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          470                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3994000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3994000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.111905                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.111905                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8497.872340                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8497.872340                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1604                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1604                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1540                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1540                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     11490000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     11490000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3144                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3144                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.489822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.489822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7461.038961                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7461.038961                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1486                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1486                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     10151000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     10151000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.472646                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.472646                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6831.090175                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6831.090175                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1896500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1896500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1749500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1749500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1157                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1157                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        10962                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        10962                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    499416000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    499416000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12119                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12119                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.904530                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.904530                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 45558.839628                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 45558.839628                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        10959                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        10959                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    488454000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    488454000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.904283                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.904283                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 44571.037503                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 44571.037503                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.896134                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           27976502                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15033121                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.860991                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.896134                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996754                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996754                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89592516                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89592516                       # Number of data accesses
system.cpu0.numPwrStateTransitions                770                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          385                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9074455.844156                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14378322.041616                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          385    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     47483500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            385                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   380109251000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3493665500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2266564                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2266564                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2266564                       # number of overall hits
system.cpu0.icache.overall_hits::total        2266564                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        80098                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         80098                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        80098                       # number of overall misses
system.cpu0.icache.overall_misses::total        80098                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6143629498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6143629498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6143629498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6143629498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2346662                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2346662                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2346662                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2346662                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.034133                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.034133                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.034133                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.034133                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76701.409498                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76701.409498                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76701.409498                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76701.409498                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3890                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               83                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.867470                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        74897                       # number of writebacks
system.cpu0.icache.writebacks::total            74897                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5201                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5201                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5201                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5201                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        74897                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        74897                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        74897                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        74897                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5761010498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5761010498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5761010498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5761010498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031916                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031916                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031916                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031916                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76919.108883                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76919.108883                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76919.108883                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76919.108883                       # average overall mshr miss latency
system.cpu0.icache.replacements                 74897                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2266564                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2266564                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        80098                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        80098                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6143629498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6143629498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2346662                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2346662                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.034133                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.034133                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76701.409498                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76701.409498                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5201                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5201                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        74897                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        74897                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5761010498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5761010498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031916                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031916                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76919.108883                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76919.108883                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2359631                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74929                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.491559                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4768221                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4768221                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13336584                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13336584                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13336584                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13336584                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     24078827                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24078827                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     24078827                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24078827                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1997188210675                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1997188210675                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1997188210675                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1997188210675                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37415411                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37415411                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37415411                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37415411                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.643554                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.643554                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.643554                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.643554                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82943.750153                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82943.750153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82943.750153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82943.750153                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    636650188                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        87404                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13690787                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1374                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.502088                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.612809                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15053543                       # number of writebacks
system.cpu0.dcache.writebacks::total         15053543                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9025884                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9025884                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9025884                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9025884                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15052943                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15052943                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15052943                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15052943                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1407938065363                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1407938065363                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1407938065363                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1407938065363                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.402319                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.402319                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.402319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.402319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93532.411925                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93532.411925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93532.411925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93532.411925                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15053542                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12427784                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12427784                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23545582                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23545582                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1960592261500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1960592261500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     35973366                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     35973366                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.654528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.654528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83267.946467                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83267.946467                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8593533                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8593533                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14952049                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14952049                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1399425391000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1399425391000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.415642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.415642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93594.221835                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93594.221835                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       908800                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        908800                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       533245                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       533245                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36595949175                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36595949175                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1442045                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1442045                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.369784                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.369784                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68628.771343                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68628.771343                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       432351                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       432351                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       100894                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       100894                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8512674363                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8512674363                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.069966                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069966                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84372.453892                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84372.453892                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1054                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1054                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     30153500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     30153500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.221336                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.221336                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28608.633776                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28608.633776                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          915                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          915                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1285000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1285000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.029189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.029189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9244.604317                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9244.604317                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2773                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2773                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1395                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1395                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8406500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8406500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.334693                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.334693                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6026.164875                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6026.164875                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1381                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1381                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7061500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7061500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.331334                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.331334                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5113.323678                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5113.323678                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       227000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       227000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2071                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2071                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10644                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10644                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    487886500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    487886500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12715                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12715                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.837122                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.837122                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 45836.762495                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 45836.762495                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10644                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10644                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    477242500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    477242500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.837122                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.837122                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 44836.762495                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 44836.762495                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.962698                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28412455                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15060198                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.886592                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.962698                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998834                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998834                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         89934279                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        89934279                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7524                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1989655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3961                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1992498                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3812                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1982713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4384                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1985427                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7969974                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7524                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1989655                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3961                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1992498                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3812                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1982713                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4384                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1985427                       # number of overall hits
system.l2.overall_hits::total                 7969974                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67374                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13059272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13017035                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12524                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          13022431                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             12485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          13036372                       # number of demand (read+write) misses
system.l2.demand_misses::total               52239825                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67374                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13059272                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12332                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13017035                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12524                       # number of overall misses
system.l2.overall_misses::.cpu2.data         13022431                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            12485                       # number of overall misses
system.l2.overall_misses::.cpu3.data         13036372                       # number of overall misses
system.l2.overall_misses::total              52239825                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5555082500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1355749959323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1069602500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1352593548343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1126991000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1352147653339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1068202500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1353793250337                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5423104289842                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5555082500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1355749959323                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1069602500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1352593548343                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1126991000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1352147653339                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1068202500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1353793250337                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5423104289842                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           74898                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15048927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16293                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15009533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        15005144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        15021799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60209799                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          74898                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15048927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16293                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15009533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       15005144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       15021799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60209799                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.899543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.867788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.756889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.867251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.766650                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.867864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.740115                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.867830                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.867630                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.899543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.867788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.756889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.867251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.766650                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.867864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.740115                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.867830                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.867630                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82451.427851                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103815.125324                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86733.903665                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103909.496160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89986.505909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 103832.199482                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85558.870645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 103847.393304                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103811.685622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82451.427851                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103815.125324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86733.903665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103909.496160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89986.505909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 103832.199482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85558.870645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 103847.393304                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103811.685622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              770843                       # number of writebacks
system.l2.writebacks::total                    770843                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            472                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         179182                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1991                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         181136                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1827                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         181601                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         180458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              728462                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           472                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        179182                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1991                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        181136                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1827                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        181601                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        180458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             728462                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     12880090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12835899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        10697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     12840830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     12855914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          51511363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     12880090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12835899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        10697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     12840830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     12855914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         51511363                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4859119024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1216580583367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    832527507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1213691340379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    889606504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1213222726871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    840791501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1214807091871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4865723787024                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4859119024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1216580583367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    832527507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1213691340379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    889606504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1213222726871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    840791501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1214807091871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4865723787024                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.893241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.855881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.634690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.855183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.654811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.855762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.633707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.855817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855531                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.893241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.855881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.634690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.855183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.654811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.855762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.633707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.855817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.855531                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72630.400048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94454.354229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80507.446765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94554.447677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83164.111807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94481.643856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 78652.151637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94494.027564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94459.231976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72630.400048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94454.354229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80507.446765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94554.447677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83164.111807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94481.643856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 78652.151637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94494.027564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94459.231976                       # average overall mshr miss latency
system.l2.replacements                       97252725                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       915863                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           915863                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       915863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       915863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51218810                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51218810                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           45                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             45                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     51218855                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51218855                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           45                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           45                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             120                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             141                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             147                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             144                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  552                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           895                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           820                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           710                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           735                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3160                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4258500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3136500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1832000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2975000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12202000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1015                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          961                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          857                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          879                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3712                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.881773                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.853278                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.828471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.836177                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.851293                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4758.100559                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2580.281690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4047.619048                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3861.392405                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           35                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           37                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           26                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             113                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          860                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          783                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          695                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          709                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3047                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     18334000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     16585499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     14250999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     15029498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     64199996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.847291                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.814776                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.810968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.806598                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.820851                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21318.604651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21181.991060                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20505.034532                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21198.163611                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21069.903512                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          202                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          207                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          198                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              704                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       595000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       506500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1128000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       782000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3011500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          110                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          228                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          226                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          217                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            781                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.881818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.885965                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.915929                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.912442                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.901408                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6134.020619                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2507.425743                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5449.275362                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3949.494949                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4277.698864                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          199                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          204                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          194                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          694                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1952499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4062499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      4239500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      3945499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     14199997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.881818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.872807                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.902655                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.894009                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.888604                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20128.855670                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20414.567839                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20781.862745                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20337.623711                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20461.090778                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            17214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16833                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            16442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66501                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          87609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          73453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          73320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          73109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307491                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8429102500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7212677000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7109602499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7008825999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29760207998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        90286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        89332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        89551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            373992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.835780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.813559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.820759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.816395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.822186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96212.746407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98194.450873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 96966.755306                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 95868.169432                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96783.996923                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        87603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        73449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        73319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        73108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7552823002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6478108500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6376377499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6277713500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26685022501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.835723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.813515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.820747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.816384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.822154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86216.488043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88198.729731                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 86967.600472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 85869.036220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86786.487861                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67374                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        12485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           104715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5555082500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1069602500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1126991000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1068202500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8819878500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        74898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         124396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.899543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.756889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.766650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.740115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.841788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82451.427851                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86733.903665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89986.505909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85558.870645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84227.460249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          472                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1991                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1827                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1795                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6085                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        10697                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98630                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4859119024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    832527507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    889606504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    840791501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7422044536                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.893241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.634690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.654811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.633707                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.792871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72630.400048                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80507.446765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83164.111807                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 78652.151637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75251.389395                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1972441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1975665                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1966701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1968985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7883792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     12971663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12943582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     12949111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     12963263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51827619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1347320856823                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1345380871343                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1345038050840                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1346784424338                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5384524203344                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14944104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14919247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14915812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14932248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59711411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.868012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.867576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.868147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.868139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.867968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103866.470847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103941.928235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 103871.072759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 103892.393785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103892.949498                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       179176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       181132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       181600                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       180457                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       722365                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     12792487                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12762450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     12767511                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     12782806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     51105254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1209027760365                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1207213231879                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1206846349372                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1208529378371                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4831616719987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.856022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.855435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.855972                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.856054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.855871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94510.767169                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94591.025381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94524.794173                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94543.356003                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94542.465634                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111635885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  97252789                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.147894                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.565980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.109640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.298522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.050398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.261108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.048959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.230813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.041740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.392839                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.477593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.129080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.128606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.131138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 996044869                       # Number of tag accesses
system.l2.tags.data_accesses                996044869                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4281728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     824324800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        661824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     821495296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        684608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     821812224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        684160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     822776704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3296721344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4281728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       661824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       684608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       684160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6312320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     49333952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49333952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       12880075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12835864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          10697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       12840816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       12855886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            51511271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       770843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             770843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11161876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2148901284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1725284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2141525157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1784679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2142351345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1783511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2144865611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8594098747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11161876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1725284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1784679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1783511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16455349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      128606822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128606822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      128606822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11161876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2148901284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1725284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2141525157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1784679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2142351345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1783511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2144865611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8722705569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    374982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12770340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12729525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     10697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  12735677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  12750107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001299262250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23417                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23417                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            77400712                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             354377                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    51511272                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     770888                       # Number of write requests accepted
system.mem_ctrls.readBursts                  51511272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   770888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 426992                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                395906                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1784935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            344982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            378018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            330005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            387422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            373273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            404554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            406073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4746875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6095252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6333754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5579236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5840938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5888949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5546166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          6643848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18519                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1763945447662                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               255421400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2721775697662                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34530.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53280.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 44380089                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334431                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              51511272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               770888                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  174513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  398188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1197447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3183794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6722324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                10390718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 7878276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5752230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5058920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4349504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3242004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1839789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 529013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 238797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  90847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  37892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6744744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.290407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.285462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.766682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1941950     28.79%     28.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1120163     16.61%     45.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       472710      7.01%     52.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       313595      4.65%     57.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       235167      3.49%     60.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       190853      2.83%     63.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       152196      2.26%     65.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       128470      1.90%     67.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2189640     32.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6744744                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2181.503267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    450.693061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2310.899889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11991     51.21%     51.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           49      0.21%     51.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           38      0.16%     51.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          143      0.61%     52.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          357      1.52%     53.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          703      3.00%     56.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         1325      5.66%     62.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         1891      8.08%     70.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         2020      8.63%     79.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         1925      8.22%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1495      6.38%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143          802      3.42%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          344      1.47%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          210      0.90%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           92      0.39%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           23      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            9      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23417                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.013281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.012245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.194174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23282     99.42%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.14%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               54      0.23%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23417                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3269393920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                27327488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23998912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3296721408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             49336832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8522.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8594.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    66.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  383602996500                       # Total gap between requests
system.mem_ctrls.avgGap                       7337.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4281792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    817301760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       661824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    814689600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       684608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    815083328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       684160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    816006848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23998912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11162042.351156108081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2130593185.935800790787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1725284.067281068303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2123783644.382171869278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1784678.819041251903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2124810039.081128835678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1783510.944708888885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2127217528.597700357437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62561860.110362328589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     12880075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12835864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        10697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     12840816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     12855886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       770888                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2089650500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 680515368236                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    398540250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 679450548720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    441224500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 678758339471                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    392547750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 679729478235                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9577298582500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31234.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52834.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38539.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52933.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41247.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     52859.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     36721.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     52873.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12423722.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          41983157160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          22314584820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        333259628520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1182564900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30281468880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     174218083200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        593555040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       603833042520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1574.109624                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    186278000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12809420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 370607218500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6174300720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3281718660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31482123540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          774846360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30281468880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     169778120070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4332471360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       246105049590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.561988                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9670040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12809420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 361123456500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1658                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          830                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9659910.240964                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12824833.697996                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          830    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69698500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            830                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   375585191000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8017725500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2226118                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2226118                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2226118                       # number of overall hits
system.cpu1.icache.overall_hits::total        2226118                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17432                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17432                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17432                       # number of overall misses
system.cpu1.icache.overall_misses::total        17432                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1226686499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1226686499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1226686499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1226686499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2243550                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2243550                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2243550                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2243550                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007770                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007770                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007770                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007770                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70369.808341                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70369.808341                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70369.808341                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70369.808341                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          420                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.307692                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16293                       # number of writebacks
system.cpu1.icache.writebacks::total            16293                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1139                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1139                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1139                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1139                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16293                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16293                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16293                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16293                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1143805499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1143805499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1143805499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1143805499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007262                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007262                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007262                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007262                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70202.264715                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70202.264715                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70202.264715                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70202.264715                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16293                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2226118                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2226118                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17432                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17432                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1226686499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1226686499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2243550                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2243550                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007770                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007770                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70369.808341                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70369.808341                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1139                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1139                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16293                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16293                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1143805499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1143805499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007262                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007262                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70202.264715                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70202.264715                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2298049                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16325                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           140.768698                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4503393                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4503393                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13066279                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13066279                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13066279                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13066279                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     24143786                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      24143786                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     24143786                       # number of overall misses
system.cpu1.dcache.overall_misses::total     24143786                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1999743105400                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1999743105400                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1999743105400                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1999743105400                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37210065                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37210065                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37210065                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37210065                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.648851                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.648851                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.648851                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.648851                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82826.409470                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82826.409470                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82826.409470                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82826.409470                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    635510354                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        91627                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13656416                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1393                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.535662                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.776741                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15010599                       # number of writebacks
system.cpu1.dcache.writebacks::total         15010599                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9132537                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9132537                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9132537                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9132537                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15011249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15011249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15011249                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15011249                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1404689015951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1404689015951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1404689015951                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1404689015951                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.403419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.403419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.403419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.403419                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93575.758816                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93575.758816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93575.758816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93575.758816                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15010597                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12235279                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12235279                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23680282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23680282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1968524733000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1968524733000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35915561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35915561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.659332                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.659332                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83129.277472                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83129.277472                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8753630                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8753630                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14926652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14926652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1397447067500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1397447067500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.415604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.415604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93620.931707                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93620.931707                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       831000                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        831000                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       463504                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       463504                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  31218372400                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31218372400                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1294504                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1294504                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.358055                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.358055                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67352.973006                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67352.973006                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       378907                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       378907                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        84597                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        84597                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7241948451                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7241948451                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065351                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065351                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85605.263201                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85605.263201                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3159                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3159                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          683                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          683                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     21407500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21407500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         3842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.177772                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.177772                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31343.338214                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31343.338214                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          274                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          274                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          409                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          409                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4106500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.106455                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.106455                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10040.342298                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10040.342298                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1474                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1474                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1429                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1429                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     11132500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     11132500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2903                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2903                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.492249                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.492249                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7790.412876                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7790.412876                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1378                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1378                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      9915500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      9915500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.474681                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.474681                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7195.573295                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7195.573295                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2289500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2289500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2128500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2128500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          972                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            972                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        11177                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        11177                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    501743499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    501743499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12149                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12149                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.919993                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.919993                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44890.712982                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44890.712982                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            8                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        11169                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        11169                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    490566499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    490566499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.919335                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.919335                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43922.150506                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43922.150506                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.886316                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28097693                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15019890                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.870699                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.886316                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996447                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996447                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89477777                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89477777                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 383602916500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59867167                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1686706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59302044                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        96481905                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13236                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4994                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18230                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          437                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          437                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384630                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384630                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        124396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59742777                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       224692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45168773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45045653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        49008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45030607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        50607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     45084449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180702668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9586816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1926557760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2085504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1921288384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2091008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1920692608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2159232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1922911808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7707373120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        97308926                       # Total snoops (count)
system.tol2bus.snoopTraffic                  52050176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        157523987                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.411071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.568518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               98757031     62.69%     62.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1               53161503     33.75%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5246101      3.33%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 337641      0.21%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  21711      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          157523987                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120463197853                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22637625774                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25437747                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22664867230                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26222769                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22704884225                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         112631313                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22645299845                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25458048                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
