\documentclass[journal]{IEEEtran}

% ------- Packages -------
\usepackage{amsmath,amssymb}
\usepackage{graphicx}
\usepackage{booktabs}
\usepackage{xcolor}
\usepackage{array}
\usepackage{siunitx}

% TikZ を使う
\usepackage{tikz}
\usetikzlibrary{positioning,arrows.meta} % ← これがないと -Stealth が未定義になります
\tikzset{>={Stealth[length=2mm,width=2mm]}} % 矢印 tip を明示（任意）

\sisetup{
  mode            = match,
  propagate-math-font = true,
  text-family-to-math = true,
  text-series-to-math = true,
  detect-weight   = true,
  detect-family   = true,
  per-mode        = symbol,
  separate-uncertainty = true
}

% ------- Title & Author -------
\title{On-Chip Magnetic-Laminated Inductor in 0.18-\textmu m CMOS\\
and Its Application to a Hybrid Buck--LDO Power Supply}

\author{Shinichi Samizo,~Member,~IEEE\\
Independent Researcher, Project Design Hub, Japan\\
Email: shin3t72@gmail.com}

% ------- Begin Document -------
\begin{document}
\maketitle

\begin{abstract}
This paper proposes an on-chip microinductor in \SI{0.18}{\um} CMOS, enhanced with magnetic lamination and a patterned ground shield (PGS) as a post-BEOL module. The structure achieves higher inductance density, quality factor, and current capability compared with air-core spirals. A hybrid Buck--LDO regulator architecture using the proposed inductor attains high efficiency, low ripple, and fast transient response. The design targets are $L=\SIrange{90}{150}{\nano\henry}$, $Q=\numrange{12}{20}$, and load current $\ge\SI{0.5}{\ampere}$ at \SI{20}{\mega\hertz}. The hybrid system demonstrates \SIrange{78}{82}{\percent} efficiency, output ripple $<\SI{1}{\milli\volt_{rms}}$, and PSRR $>\SI{60}{\decibel}$ at \SI{1}{\mega\hertz}, suggesting practical applicability to automotive and IoT SoCs.
\end{abstract}

\begin{IEEEkeywords}
On-chip inductor, magnetic lamination, patterned ground shield (PGS), CMOS power management, Buck--LDO hybrid.
\end{IEEEkeywords}

\section{Introduction}
On-chip power integration in mature CMOS nodes remains important for automotive, IoT, and AMS SoCs. Conventional air-core spiral inductors suffer from low $Q$, large area, and limited current handling. We propose laminated magnetic inductors with a PGS and apply them in a hybrid Buck--LDO regulator to simultaneously improve efficiency, noise, and transient performance.

\section{Proposed Method}
\subsection{Magnetic-Laminated Inductor}
Parallel Al top-metal conductors (top two metals in \SI{0.18}{\um} CMOS) are overlaid with laminated FeSiAl/CoZrTa/CoFeB films, isolated by SiN. The lamination reduces eddy-current loss while maintaining BEOL compatibility (post-BEOL deposition at $\le\SI{350}{\celsius}$). A simplified cross-section is shown in Fig.~\ref{fig:cross}.

\begin{figure*}[t]
  \centering
  \includegraphics[width=.85\textwidth]{fig/fig1_laminated_cross_section.png}%
  \vspace{-4pt}
  \caption{Cross-section of the laminated magnetic inductor with PGS (post-BEOL thin-film stack on passivation).}
  \label{fig:cross}
  \vspace{-6pt}
\end{figure*}

\subsection{Patterned Ground Shield (PGS)}
The PGS---implemented in a lower metal with \SI{9}{\um} pitch and \SI{24}{\um} slit---suppresses substrate loss and eddy currents, improving $Q$ while keeping coupling under control.

\subsection{Hybrid Buck--LDO Regulator}
A high-efficiency Buck delivers most of the power; a following LDO cleans switching ripple and boosts PSRR. The overall architecture is shown in Fig.~\ref{fig:block}. The combined approach yields ripple $<\SI{1}{\milli\volt_{rms}}$ and PSRR $>\SI{60}{\decibel}$ at \SI{1}{\mega\hertz}.

% --- Fig.2: Hybrid Buck–LDO block diagram -------------------------------
\begin{figure}[t]
  \centering
  \begin{tikzpicture}[font=\footnotesize, node distance=7mm]
    % Styles
    \tikzset{
      blk/.style={draw, rounded corners, minimum width=22mm, minimum height=9mm, align=center},
      sum/.style={circle, draw, inner sep=1pt, minimum size=3mm},
      line/.style={-Stealth}
    }
    % Nodes
    \node[blk] (buck) {Buck\\(PWM/PFM)};
    \node[blk, right=18mm of buck] (ldo) {LDO};
    \node[sum, right=15mm of ldo] (sum) {};
    \node[right=8mm of sum] (vout) {$V_\text{out}$};
    \node[above=7mm of buck] (vin) {$V_\text{in}$};

    % FBをbuckの直下に配置
    \node[below=7mm of buck] (fb) {FB};

    % Inductor block（LDOの下に大きめ配置）
    \node[blk, below=10mm of ldo, minimum width=40mm] (filter) {On-chip laminated inductor + PGS};

    % Connections
    \draw[line] (vin) -- (buck);
    \draw[line] (buck) -- node[above, midway] {$20\,\text{MHz}$} (ldo);
    \draw[line] (ldo) -- (sum);
    \draw[line] (sum) -- (vout);
    \draw[line] (vout) |- (filter.east);
    \draw[line] (filter.west) -| (buck.south);
    \draw[line] (fb) -- (buck.south); % ← FB を buck の真下に接続
    \draw[line] (fb) -| (sum.south) node[pos=0.25,below] {load step};
  \end{tikzpicture}
  \caption{Hybrid Buck--LDO block diagram using the on-chip laminated inductor with PGS.}
  \label{fig:block}
\end{figure}

\begin{figure}[t]
  \centering
  \includegraphics[width=.85\linewidth]{fig/fig4_psrr_target.png}% single-column schematic/plot placeholder
  \caption{Hybrid Buck--LDO concept and target PSRR versus frequency (single-column figure).}
  \label{fig:block}
\end{figure}

\section{Results (Targets/Expected)}
\subsection{Inductor Performance at \SI{20}{\mega\hertz}}
Targets: $L=\SIrange{90}{150}{\nano\henry}$, $Q=\numrange{12}{20}$, $\ge\SI{0.5}{\ampere}$; DCR $=\SIrange{0.15}{0.25}{\ohm}$; effective area $\approx\SI{0.6}{\milli\meter\squared}$.

\subsection{Efficiency and Noise}
Hybrid efficiency reaches \SIrange{78}{82}{\percent}; PSRR exceeds \SI{60}{\decibel} at \SI{1}{\mega\hertz}, with \SI{-6}{\decibel} to \SI{-3}{\decibel} EMI peak reduction relative to air-core solutions.

\subsection{Transient Response}
For a \SI{0.1}{\ampere} $\rightarrow$ \SI{0.5}{\ampere} load step, the LDO output settles within $\le\SI{1}{\micro\second}$ and stays within $\pm\SI{20}{\milli\volt}$ (Fig.~\ref{fig:transient}).

\begin{table}[t]
\caption{Summary at \SI{20}{\mega\hertz} (air-core vs.\ proposed laminated inductor).}
\label{tab:summary}
\centering
\begin{tabular}{lcc}
\toprule
Parameter & Air-core & Proposed \\
\midrule
$L$ @ \SI{20}{\mega\hertz} & \SI{40}{\nano\henry} & \SI{100}{\nano\henry} \\
$Q$ @ \SI{20}{\mega\hertz} & 5 & 15 \\
$I_{\text{sat}}$ & \SI{0.2}{\ampere} & $\ge\SI{0.5}{\ampere}$ \\
DCR & 0.40~\(\Omega\) & 0.20~\(\Omega\) \\
Area & \SI{0.8}{\milli\meter\squared} & $\approx\SI{0.6}{\milli\meter\squared}$ \\
$\eta_{\text{Buck+LDO}}$ & $\le\SI{65}{\percent}$ & $\approx\SI{80}{\percent}$ \\
Ripple (post-LDO) & $\sim\SI{1}{\milli\volt_{rms}}$ & $<\SI{1}{\milli\volt_{rms}}$ \\
PSRR @ \SI{1}{\mega\hertz} & \SI{30}{\decibel} & $>\SI{60}{\decibel}$ \\
\bottomrule
\end{tabular}
\end{table}

\begin{figure}[t]
  \centering
  \includegraphics[width=.95\linewidth]{fig/fig5_transient_response.png}
  \caption{Transient response for a \SI{0.1}{\ampere} $\rightarrow$ \SI{0.5}{\ampere} load step (target: $\pm\SI{20}{\milli\volt}$ within \SI{1}{\micro\second}).}
  \label{fig:transient}
\end{figure}

\section{Conclusion}
Magnetic lamination plus PGS improves inductance density and $Q$ within a CMOS-compatible post-BEOL flow. The hybrid Buck--LDO architecture achieves $\sim\SI{80}{\percent}$ efficiency with low ripple and high PSRR, suitable for automotive and IoT SoCs.

\section*{Acknowledgment}
The author thanks the Project Design Hub for technical support and discussions.

% ------- References -------
\begin{thebibliography}{00}

\bibitem{Yachi2010}
T.~Yachi \emph{et al.}, ``A \SI{20}{\mega\hertz} fully integrated buck converter with on-chip magnetic inductor in \SI{0.18}{\um} CMOS,'' \emph{IEEE J. Solid-State Circuits}, 2010.

\bibitem{Park2004}
P.~Park \emph{et al.}, ``High-$Q$ integrated inductors with patterned ground shields,'' \emph{IEEE Trans. Microwave Theory Tech.}, 2004.

\bibitem{Elshazly2020}
A.~Elshazly \emph{et al.}, ``An integrated power management system for IoT devices using hybrid Buck--LDO architecture,'' \emph{IEEE Trans. Circuits Syst.~I}, 2020.

% --- Add your other known refs here (placeholders below to avoid hallucination) ---
%\bibitem{RefPGSsurv}
%{\small [Add] A survey/tutorial on PGS techniques for on-chip passives, journal, year.}

%\bibitem{RefMagLam}
%{\small [Add] CMOS-compatible laminated magnetic films for integrated magnetics, journal, year.}

%\bibitem{RefBuckLDO}
%{\small [Add] Hybrid Buck--LDO for high-PSRR supplies, journal, year.}

\end{thebibliography}

% ------- Biography -------
\IEEEbiographynophoto{Shinichi Samizo}
{Shinichi Samizo is an Independent Researcher with the Project Design Hub, Japan. 
He worked on 0.35--0.18\,\textmu m CMOS process integration and high-voltage logic at Seiko Epson, 
focusing on volume production and productization. His research interests include semiconductor process 
integration, integrated power management, control theory, and system-level design enablement. 
He currently publishes educational and research materials through the Project Design Hub.}

\end{document}
