Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/jdrub/Documents/school/enee445/lab 3/8051Cylon_Ncount/8051Cylon_10000count/8051_logic/test_isim_beh.exe -prj C:/Users/jdrub/Documents/school/enee445/lab 3/8051Cylon_Ncount/8051Cylon_10000count/8051_logic/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/jdrub/Documents/school/enee445/lab 3/8051Cylon_Ncount/8051Cylon_10000count/8051_logic/CLKDIV.v" into library work
Analyzing Verilog file "C:/Users/jdrub/Documents/school/enee445/lab 3/8051Cylon_Ncount/8051Cylon_10000count/8051_logic/toptest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 93912 KB
Fuse CPU Usage: 202 ms
Compiling module CLKDIV
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
