#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f28590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f28720 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1f21330 .functor NOT 1, L_0x1f5b540, C4<0>, C4<0>, C4<0>;
L_0x1f5b2a0 .functor XOR 1, L_0x1f5b140, L_0x1f5b200, C4<0>, C4<0>;
L_0x1f5b430 .functor XOR 1, L_0x1f5b2a0, L_0x1f5b360, C4<0>, C4<0>;
v0x1f57fc0_0 .net *"_ivl_10", 0 0, L_0x1f5b360;  1 drivers
v0x1f580c0_0 .net *"_ivl_12", 0 0, L_0x1f5b430;  1 drivers
v0x1f581a0_0 .net *"_ivl_2", 0 0, L_0x1f5a2a0;  1 drivers
v0x1f58260_0 .net *"_ivl_4", 0 0, L_0x1f5b140;  1 drivers
v0x1f58340_0 .net *"_ivl_6", 0 0, L_0x1f5b200;  1 drivers
v0x1f58470_0 .net *"_ivl_8", 0 0, L_0x1f5b2a0;  1 drivers
v0x1f58550_0 .net "a", 0 0, v0x1f55580_0;  1 drivers
v0x1f585f0_0 .net "b", 0 0, v0x1f55620_0;  1 drivers
v0x1f58690_0 .net "c", 0 0, v0x1f556c0_0;  1 drivers
v0x1f58730_0 .var "clk", 0 0;
v0x1f587d0_0 .net "d", 0 0, v0x1f55800_0;  1 drivers
v0x1f58870_0 .net "q_dut", 0 0, L_0x1f5afe0;  1 drivers
v0x1f58910_0 .net "q_ref", 0 0, L_0x1f58fb0;  1 drivers
v0x1f589b0_0 .var/2u "stats1", 159 0;
v0x1f58a50_0 .var/2u "strobe", 0 0;
v0x1f58af0_0 .net "tb_match", 0 0, L_0x1f5b540;  1 drivers
v0x1f58bb0_0 .net "tb_mismatch", 0 0, L_0x1f21330;  1 drivers
v0x1f58c70_0 .net "wavedrom_enable", 0 0, v0x1f558f0_0;  1 drivers
v0x1f58d10_0 .net "wavedrom_title", 511 0, v0x1f55990_0;  1 drivers
L_0x1f5a2a0 .concat [ 1 0 0 0], L_0x1f58fb0;
L_0x1f5b140 .concat [ 1 0 0 0], L_0x1f58fb0;
L_0x1f5b200 .concat [ 1 0 0 0], L_0x1f5afe0;
L_0x1f5b360 .concat [ 1 0 0 0], L_0x1f58fb0;
L_0x1f5b540 .cmp/eeq 1, L_0x1f5a2a0, L_0x1f5b430;
S_0x1f288b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1f28720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1f14ea0 .functor NOT 1, v0x1f55580_0, C4<0>, C4<0>, C4<0>;
L_0x1f29010 .functor XOR 1, L_0x1f14ea0, v0x1f55620_0, C4<0>, C4<0>;
L_0x1f213a0 .functor XOR 1, L_0x1f29010, v0x1f556c0_0, C4<0>, C4<0>;
L_0x1f58fb0 .functor XOR 1, L_0x1f213a0, v0x1f55800_0, C4<0>, C4<0>;
v0x1f31f20_0 .net *"_ivl_0", 0 0, L_0x1f14ea0;  1 drivers
v0x1f31fc0_0 .net *"_ivl_2", 0 0, L_0x1f29010;  1 drivers
v0x1f14ff0_0 .net *"_ivl_4", 0 0, L_0x1f213a0;  1 drivers
v0x1f15090_0 .net "a", 0 0, v0x1f55580_0;  alias, 1 drivers
v0x1f54940_0 .net "b", 0 0, v0x1f55620_0;  alias, 1 drivers
v0x1f54a50_0 .net "c", 0 0, v0x1f556c0_0;  alias, 1 drivers
v0x1f54b10_0 .net "d", 0 0, v0x1f55800_0;  alias, 1 drivers
v0x1f54bd0_0 .net "q", 0 0, L_0x1f58fb0;  alias, 1 drivers
S_0x1f54d30 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1f28720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1f55580_0 .var "a", 0 0;
v0x1f55620_0 .var "b", 0 0;
v0x1f556c0_0 .var "c", 0 0;
v0x1f55760_0 .net "clk", 0 0, v0x1f58730_0;  1 drivers
v0x1f55800_0 .var "d", 0 0;
v0x1f558f0_0 .var "wavedrom_enable", 0 0;
v0x1f55990_0 .var "wavedrom_title", 511 0;
E_0x1f234f0/0 .event negedge, v0x1f55760_0;
E_0x1f234f0/1 .event posedge, v0x1f55760_0;
E_0x1f234f0 .event/or E_0x1f234f0/0, E_0x1f234f0/1;
E_0x1f23740 .event posedge, v0x1f55760_0;
E_0x1f0d9f0 .event negedge, v0x1f55760_0;
S_0x1f55080 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1f54d30;
 .timescale -12 -12;
v0x1f55280_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f55380 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1f54d30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f55af0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1f28720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1f590e0 .functor AND 1, v0x1f55580_0, v0x1f55620_0, C4<1>, C4<1>;
L_0x1f59150 .functor AND 1, L_0x1f590e0, v0x1f556c0_0, C4<1>, C4<1>;
L_0x1f591e0 .functor AND 1, L_0x1f59150, v0x1f55800_0, C4<1>, C4<1>;
L_0x1f592a0 .functor NOT 1, v0x1f55620_0, C4<0>, C4<0>, C4<0>;
L_0x1f59340 .functor AND 1, v0x1f55580_0, L_0x1f592a0, C4<1>, C4<1>;
L_0x1f59400 .functor AND 1, L_0x1f59340, v0x1f556c0_0, C4<1>, C4<1>;
L_0x1f59500 .functor NOT 1, v0x1f55800_0, C4<0>, C4<0>, C4<0>;
L_0x1f59570 .functor AND 1, L_0x1f59400, L_0x1f59500, C4<1>, C4<1>;
L_0x1f596d0 .functor OR 1, L_0x1f591e0, L_0x1f59570, C4<0>, C4<0>;
L_0x1f597e0 .functor NOT 1, v0x1f55580_0, C4<0>, C4<0>, C4<0>;
L_0x1f598b0 .functor AND 1, L_0x1f597e0, v0x1f55620_0, C4<1>, C4<1>;
L_0x1f59920 .functor NOT 1, v0x1f556c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f59a00 .functor AND 1, L_0x1f598b0, L_0x1f59920, C4<1>, C4<1>;
L_0x1f59b10 .functor AND 1, L_0x1f59a00, v0x1f55800_0, C4<1>, C4<1>;
L_0x1f59990 .functor OR 1, L_0x1f596d0, L_0x1f59b10, C4<0>, C4<0>;
L_0x1f59cf0 .functor NOT 1, v0x1f55580_0, C4<0>, C4<0>, C4<0>;
L_0x1f59f00 .functor AND 1, L_0x1f59cf0, v0x1f55620_0, C4<1>, C4<1>;
L_0x1f5a0d0 .functor AND 1, L_0x1f59f00, v0x1f556c0_0, C4<1>, C4<1>;
L_0x1f5a340 .functor NOT 1, v0x1f55800_0, C4<0>, C4<0>, C4<0>;
L_0x1f5a4c0 .functor AND 1, L_0x1f5a0d0, L_0x1f5a340, C4<1>, C4<1>;
L_0x1f5a680 .functor OR 1, L_0x1f59990, L_0x1f5a4c0, C4<0>, C4<0>;
L_0x1f5a790 .functor NOT 1, v0x1f55580_0, C4<0>, C4<0>, C4<0>;
L_0x1f5a8c0 .functor NOT 1, v0x1f55620_0, C4<0>, C4<0>, C4<0>;
L_0x1f5a930 .functor AND 1, L_0x1f5a790, L_0x1f5a8c0, C4<1>, C4<1>;
L_0x1f5ab10 .functor NOT 1, v0x1f556c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f5ab80 .functor AND 1, L_0x1f5a930, L_0x1f5ab10, C4<1>, C4<1>;
L_0x1f5ad70 .functor NOT 1, v0x1f55800_0, C4<0>, C4<0>, C4<0>;
L_0x1f5ade0 .functor AND 1, L_0x1f5ab80, L_0x1f5ad70, C4<1>, C4<1>;
L_0x1f5afe0 .functor OR 1, L_0x1f5a680, L_0x1f5ade0, C4<0>, C4<0>;
v0x1f55de0_0 .net *"_ivl_0", 0 0, L_0x1f590e0;  1 drivers
v0x1f55ec0_0 .net *"_ivl_10", 0 0, L_0x1f59400;  1 drivers
v0x1f55fa0_0 .net *"_ivl_12", 0 0, L_0x1f59500;  1 drivers
v0x1f56090_0 .net *"_ivl_14", 0 0, L_0x1f59570;  1 drivers
v0x1f56170_0 .net *"_ivl_16", 0 0, L_0x1f596d0;  1 drivers
v0x1f562a0_0 .net *"_ivl_18", 0 0, L_0x1f597e0;  1 drivers
v0x1f56380_0 .net *"_ivl_2", 0 0, L_0x1f59150;  1 drivers
v0x1f56460_0 .net *"_ivl_20", 0 0, L_0x1f598b0;  1 drivers
v0x1f56540_0 .net *"_ivl_22", 0 0, L_0x1f59920;  1 drivers
v0x1f56620_0 .net *"_ivl_24", 0 0, L_0x1f59a00;  1 drivers
v0x1f56700_0 .net *"_ivl_26", 0 0, L_0x1f59b10;  1 drivers
v0x1f567e0_0 .net *"_ivl_28", 0 0, L_0x1f59990;  1 drivers
v0x1f568c0_0 .net *"_ivl_30", 0 0, L_0x1f59cf0;  1 drivers
v0x1f569a0_0 .net *"_ivl_32", 0 0, L_0x1f59f00;  1 drivers
v0x1f56a80_0 .net *"_ivl_34", 0 0, L_0x1f5a0d0;  1 drivers
v0x1f56b60_0 .net *"_ivl_36", 0 0, L_0x1f5a340;  1 drivers
v0x1f56c40_0 .net *"_ivl_38", 0 0, L_0x1f5a4c0;  1 drivers
v0x1f56d20_0 .net *"_ivl_4", 0 0, L_0x1f591e0;  1 drivers
v0x1f56e00_0 .net *"_ivl_40", 0 0, L_0x1f5a680;  1 drivers
v0x1f56ee0_0 .net *"_ivl_42", 0 0, L_0x1f5a790;  1 drivers
v0x1f56fc0_0 .net *"_ivl_44", 0 0, L_0x1f5a8c0;  1 drivers
v0x1f570a0_0 .net *"_ivl_46", 0 0, L_0x1f5a930;  1 drivers
v0x1f57180_0 .net *"_ivl_48", 0 0, L_0x1f5ab10;  1 drivers
v0x1f57260_0 .net *"_ivl_50", 0 0, L_0x1f5ab80;  1 drivers
v0x1f57340_0 .net *"_ivl_52", 0 0, L_0x1f5ad70;  1 drivers
v0x1f57420_0 .net *"_ivl_54", 0 0, L_0x1f5ade0;  1 drivers
v0x1f57500_0 .net *"_ivl_6", 0 0, L_0x1f592a0;  1 drivers
v0x1f575e0_0 .net *"_ivl_8", 0 0, L_0x1f59340;  1 drivers
v0x1f576c0_0 .net "a", 0 0, v0x1f55580_0;  alias, 1 drivers
v0x1f57760_0 .net "b", 0 0, v0x1f55620_0;  alias, 1 drivers
v0x1f57850_0 .net "c", 0 0, v0x1f556c0_0;  alias, 1 drivers
v0x1f57940_0 .net "d", 0 0, v0x1f55800_0;  alias, 1 drivers
v0x1f57a30_0 .net "q", 0 0, L_0x1f5afe0;  alias, 1 drivers
S_0x1f57da0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1f28720;
 .timescale -12 -12;
E_0x1f23290 .event anyedge, v0x1f58a50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f58a50_0;
    %nor/r;
    %assign/vec4 v0x1f58a50_0, 0;
    %wait E_0x1f23290;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f54d30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f55800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f556c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f55620_0, 0;
    %assign/vec4 v0x1f55580_0, 0;
    %wait E_0x1f0d9f0;
    %wait E_0x1f23740;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f55800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f556c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f55620_0, 0;
    %assign/vec4 v0x1f55580_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f234f0;
    %load/vec4 v0x1f55580_0;
    %load/vec4 v0x1f55620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f556c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f55800_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f55800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f556c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f55620_0, 0;
    %assign/vec4 v0x1f55580_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f55380;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f234f0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1f55800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f556c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f55620_0, 0;
    %assign/vec4 v0x1f55580_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f28720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f58730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f58a50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f28720;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f58730_0;
    %inv;
    %store/vec4 v0x1f58730_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f28720;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f55760_0, v0x1f58bb0_0, v0x1f58550_0, v0x1f585f0_0, v0x1f58690_0, v0x1f587d0_0, v0x1f58910_0, v0x1f58870_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f28720;
T_7 ;
    %load/vec4 v0x1f589b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f589b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f589b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f589b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f589b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f589b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f589b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f28720;
T_8 ;
    %wait E_0x1f234f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f589b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f589b0_0, 4, 32;
    %load/vec4 v0x1f58af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f589b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f589b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f589b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f589b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f58910_0;
    %load/vec4 v0x1f58910_0;
    %load/vec4 v0x1f58870_0;
    %xor;
    %load/vec4 v0x1f58910_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f589b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f589b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f589b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f589b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/circuit2/iter0/response19/top_module.sv";
