#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x269ff10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26a00a0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2699240 .functor NOT 1, L_0x26d2fc0, C4<0>, C4<0>, C4<0>;
L_0x26d2d50 .functor XOR 1, L_0x26d2c10, L_0x26d2cb0, C4<0>, C4<0>;
L_0x26d2eb0 .functor XOR 1, L_0x26d2d50, L_0x26d2e10, C4<0>, C4<0>;
v0x26cfac0_0 .net *"_ivl_10", 0 0, L_0x26d2e10;  1 drivers
v0x26cfbc0_0 .net *"_ivl_12", 0 0, L_0x26d2eb0;  1 drivers
v0x26cfca0_0 .net *"_ivl_2", 0 0, L_0x26d2b70;  1 drivers
v0x26cfd60_0 .net *"_ivl_4", 0 0, L_0x26d2c10;  1 drivers
v0x26cfe40_0 .net *"_ivl_6", 0 0, L_0x26d2cb0;  1 drivers
v0x26cff70_0 .net *"_ivl_8", 0 0, L_0x26d2d50;  1 drivers
v0x26d0050_0 .net "a", 0 0, v0x26cda70_0;  1 drivers
v0x26d00f0_0 .net "b", 0 0, v0x26cdb10_0;  1 drivers
v0x26d0190_0 .net "c", 0 0, v0x26cdbb0_0;  1 drivers
v0x26d0230_0 .var "clk", 0 0;
v0x26d02d0_0 .net "d", 0 0, v0x26cdd20_0;  1 drivers
v0x26d0370_0 .net "out_dut", 0 0, L_0x26d29e0;  1 drivers
v0x26d0410_0 .net "out_ref", 0 0, L_0x26d13e0;  1 drivers
v0x26d04b0_0 .var/2u "stats1", 159 0;
v0x26d0550_0 .var/2u "strobe", 0 0;
v0x26d05f0_0 .net "tb_match", 0 0, L_0x26d2fc0;  1 drivers
v0x26d06b0_0 .net "tb_mismatch", 0 0, L_0x2699240;  1 drivers
v0x26d0880_0 .net "wavedrom_enable", 0 0, v0x26cde10_0;  1 drivers
v0x26d0920_0 .net "wavedrom_title", 511 0, v0x26cdeb0_0;  1 drivers
L_0x26d2b70 .concat [ 1 0 0 0], L_0x26d13e0;
L_0x26d2c10 .concat [ 1 0 0 0], L_0x26d13e0;
L_0x26d2cb0 .concat [ 1 0 0 0], L_0x26d29e0;
L_0x26d2e10 .concat [ 1 0 0 0], L_0x26d13e0;
L_0x26d2fc0 .cmp/eeq 1, L_0x26d2b70, L_0x26d2eb0;
S_0x26a0230 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x26a00a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x26a09b0 .functor NOT 1, v0x26cdbb0_0, C4<0>, C4<0>, C4<0>;
L_0x26a9e80 .functor NOT 1, v0x26cdb10_0, C4<0>, C4<0>, C4<0>;
L_0x26d0b30 .functor AND 1, L_0x26a09b0, L_0x26a9e80, C4<1>, C4<1>;
L_0x26d0bd0 .functor NOT 1, v0x26cdd20_0, C4<0>, C4<0>, C4<0>;
L_0x26d0d00 .functor NOT 1, v0x26cda70_0, C4<0>, C4<0>, C4<0>;
L_0x26d0e00 .functor AND 1, L_0x26d0bd0, L_0x26d0d00, C4<1>, C4<1>;
L_0x26d0ee0 .functor OR 1, L_0x26d0b30, L_0x26d0e00, C4<0>, C4<0>;
L_0x26d0fa0 .functor AND 1, v0x26cda70_0, v0x26cdbb0_0, C4<1>, C4<1>;
L_0x26d1060 .functor AND 1, L_0x26d0fa0, v0x26cdd20_0, C4<1>, C4<1>;
L_0x26d1120 .functor OR 1, L_0x26d0ee0, L_0x26d1060, C4<0>, C4<0>;
L_0x26d1290 .functor AND 1, v0x26cdb10_0, v0x26cdbb0_0, C4<1>, C4<1>;
L_0x26d1300 .functor AND 1, L_0x26d1290, v0x26cdd20_0, C4<1>, C4<1>;
L_0x26d13e0 .functor OR 1, L_0x26d1120, L_0x26d1300, C4<0>, C4<0>;
v0x26a98d0_0 .net *"_ivl_0", 0 0, L_0x26a09b0;  1 drivers
v0x26a9830_0 .net *"_ivl_10", 0 0, L_0x26d0e00;  1 drivers
v0x26cc260_0 .net *"_ivl_12", 0 0, L_0x26d0ee0;  1 drivers
v0x26cc320_0 .net *"_ivl_14", 0 0, L_0x26d0fa0;  1 drivers
v0x26cc400_0 .net *"_ivl_16", 0 0, L_0x26d1060;  1 drivers
v0x26cc530_0 .net *"_ivl_18", 0 0, L_0x26d1120;  1 drivers
v0x26cc610_0 .net *"_ivl_2", 0 0, L_0x26a9e80;  1 drivers
v0x26cc6f0_0 .net *"_ivl_20", 0 0, L_0x26d1290;  1 drivers
v0x26cc7d0_0 .net *"_ivl_22", 0 0, L_0x26d1300;  1 drivers
v0x26cc8b0_0 .net *"_ivl_4", 0 0, L_0x26d0b30;  1 drivers
v0x26cc990_0 .net *"_ivl_6", 0 0, L_0x26d0bd0;  1 drivers
v0x26cca70_0 .net *"_ivl_8", 0 0, L_0x26d0d00;  1 drivers
v0x26ccb50_0 .net "a", 0 0, v0x26cda70_0;  alias, 1 drivers
v0x26ccc10_0 .net "b", 0 0, v0x26cdb10_0;  alias, 1 drivers
v0x26cccd0_0 .net "c", 0 0, v0x26cdbb0_0;  alias, 1 drivers
v0x26ccd90_0 .net "d", 0 0, v0x26cdd20_0;  alias, 1 drivers
v0x26cce50_0 .net "out", 0 0, L_0x26d13e0;  alias, 1 drivers
S_0x26ccfb0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x26a00a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x26cda70_0 .var "a", 0 0;
v0x26cdb10_0 .var "b", 0 0;
v0x26cdbb0_0 .var "c", 0 0;
v0x26cdc80_0 .net "clk", 0 0, v0x26d0230_0;  1 drivers
v0x26cdd20_0 .var "d", 0 0;
v0x26cde10_0 .var "wavedrom_enable", 0 0;
v0x26cdeb0_0 .var "wavedrom_title", 511 0;
S_0x26cd250 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x26ccfb0;
 .timescale -12 -12;
v0x26cd4b0_0 .var/2s "count", 31 0;
E_0x269ad80/0 .event negedge, v0x26cdc80_0;
E_0x269ad80/1 .event posedge, v0x26cdc80_0;
E_0x269ad80 .event/or E_0x269ad80/0, E_0x269ad80/1;
E_0x269afd0 .event negedge, v0x26cdc80_0;
E_0x26859f0 .event posedge, v0x26cdc80_0;
S_0x26cd5b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x26ccfb0;
 .timescale -12 -12;
v0x26cd7b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26cd890 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x26ccfb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26ce010 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x26a00a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x26d1680 .functor AND 1, L_0x26d1540, L_0x26d15e0, C4<1>, C4<1>;
L_0x26d1790 .functor AND 1, L_0x26d1680, v0x26cdbb0_0, C4<1>, C4<1>;
L_0x26d18f0 .functor AND 1, v0x26cda70_0, L_0x26d1850, C4<1>, C4<1>;
L_0x26d19b0 .functor AND 1, L_0x26d18f0, v0x26cdd20_0, C4<1>, C4<1>;
L_0x26d1aa0 .functor OR 1, L_0x26d1790, L_0x26d19b0, C4<0>, C4<0>;
L_0x26d1bb0 .functor AND 1, v0x26cda70_0, v0x26cdb10_0, C4<1>, C4<1>;
L_0x26d2060 .functor AND 1, L_0x26d1bb0, L_0x26d1e80, C4<1>, C4<1>;
L_0x26d2170 .functor OR 1, L_0x26d1aa0, L_0x26d2060, C4<0>, C4<0>;
L_0x26d2370 .functor AND 1, L_0x26d22d0, v0x26cdb10_0, C4<1>, C4<1>;
L_0x26d2620 .functor AND 1, L_0x26d2370, L_0x26d2430, C4<1>, C4<1>;
L_0x26d2790 .functor OR 1, L_0x26d2170, L_0x26d2620, C4<0>, C4<0>;
v0x26ce300_0 .net *"_ivl_1", 0 0, L_0x26d1540;  1 drivers
v0x26ce3c0_0 .net *"_ivl_11", 0 0, L_0x26d18f0;  1 drivers
v0x26ce480_0 .net *"_ivl_13", 0 0, L_0x26d19b0;  1 drivers
v0x26ce550_0 .net *"_ivl_15", 0 0, L_0x26d1aa0;  1 drivers
v0x26ce610_0 .net *"_ivl_17", 0 0, L_0x26d1bb0;  1 drivers
v0x26ce720_0 .net *"_ivl_19", 0 0, L_0x26d1e80;  1 drivers
v0x26ce7e0_0 .net *"_ivl_21", 0 0, L_0x26d2060;  1 drivers
v0x26ce8a0_0 .net *"_ivl_23", 0 0, L_0x26d2170;  1 drivers
v0x26ce960_0 .net *"_ivl_25", 0 0, L_0x26d22d0;  1 drivers
v0x26cea20_0 .net *"_ivl_27", 0 0, L_0x26d2370;  1 drivers
v0x26ceae0_0 .net *"_ivl_29", 0 0, L_0x26d2430;  1 drivers
v0x26ceba0_0 .net *"_ivl_3", 0 0, L_0x26d15e0;  1 drivers
v0x26cec60_0 .net *"_ivl_31", 0 0, L_0x26d2620;  1 drivers
v0x26ced20_0 .net *"_ivl_33", 0 0, L_0x26d2790;  1 drivers
L_0x7f5285cc5018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x26cede0_0 .net/2s *"_ivl_34", 1 0, L_0x7f5285cc5018;  1 drivers
L_0x7f5285cc5060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26ceec0_0 .net/2s *"_ivl_36", 1 0, L_0x7f5285cc5060;  1 drivers
v0x26cefa0_0 .net *"_ivl_38", 1 0, L_0x26d2850;  1 drivers
v0x26cf190_0 .net *"_ivl_5", 0 0, L_0x26d1680;  1 drivers
v0x26cf250_0 .net *"_ivl_7", 0 0, L_0x26d1790;  1 drivers
v0x26cf310_0 .net *"_ivl_9", 0 0, L_0x26d1850;  1 drivers
v0x26cf3d0_0 .net "a", 0 0, v0x26cda70_0;  alias, 1 drivers
v0x26cf470_0 .net "b", 0 0, v0x26cdb10_0;  alias, 1 drivers
v0x26cf560_0 .net "c", 0 0, v0x26cdbb0_0;  alias, 1 drivers
v0x26cf650_0 .net "d", 0 0, v0x26cdd20_0;  alias, 1 drivers
v0x26cf740_0 .net "out", 0 0, L_0x26d29e0;  alias, 1 drivers
L_0x26d1540 .reduce/nor v0x26cda70_0;
L_0x26d15e0 .reduce/nor v0x26cdb10_0;
L_0x26d1850 .reduce/nor v0x26cdb10_0;
L_0x26d1e80 .reduce/nor v0x26cdbb0_0;
L_0x26d22d0 .reduce/nor v0x26cda70_0;
L_0x26d2430 .reduce/nor v0x26cdd20_0;
L_0x26d2850 .functor MUXZ 2, L_0x7f5285cc5060, L_0x7f5285cc5018, L_0x26d2790, C4<>;
L_0x26d29e0 .part L_0x26d2850, 0, 1;
S_0x26cf8a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x26a00a0;
 .timescale -12 -12;
E_0x269ab20 .event anyedge, v0x26d0550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26d0550_0;
    %nor/r;
    %assign/vec4 v0x26d0550_0, 0;
    %wait E_0x269ab20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26ccfb0;
T_3 ;
    %fork t_1, S_0x26cd250;
    %jmp t_0;
    .scope S_0x26cd250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26cd4b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cdd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cdbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cdb10_0, 0;
    %assign/vec4 v0x26cda70_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26859f0;
    %load/vec4 v0x26cd4b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x26cd4b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26cdd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cdbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cdb10_0, 0;
    %assign/vec4 v0x26cda70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x269afd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26cd890;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x269ad80;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x26cda70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cdb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cdbb0_0, 0;
    %assign/vec4 v0x26cdd20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x26ccfb0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x26a00a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d0230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d0550_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26a00a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x26d0230_0;
    %inv;
    %store/vec4 v0x26d0230_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26a00a0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26cdc80_0, v0x26d06b0_0, v0x26d0050_0, v0x26d00f0_0, v0x26d0190_0, v0x26d02d0_0, v0x26d0410_0, v0x26d0370_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26a00a0;
T_7 ;
    %load/vec4 v0x26d04b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x26d04b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26d04b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x26d04b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26d04b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26d04b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26d04b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26a00a0;
T_8 ;
    %wait E_0x269ad80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26d04b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d04b0_0, 4, 32;
    %load/vec4 v0x26d05f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x26d04b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d04b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26d04b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d04b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x26d0410_0;
    %load/vec4 v0x26d0410_0;
    %load/vec4 v0x26d0370_0;
    %xor;
    %load/vec4 v0x26d0410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x26d04b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d04b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x26d04b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d04b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/kmap2/iter2/response2/top_module.sv";
