// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Sun Jan 24 03:13:29 2021
// Host        : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_threshold_accel_0_0_sim_netlist.v
// Design      : base_threshold_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "base_threshold_accel_0_0,threshold_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "threshold_accel,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TVALID,
    img_inp_TREADY,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TLAST,
    img_out_TVALID,
    img_out_TREADY,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TLAST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TVALID" *) input img_inp_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TREADY" *) output img_inp_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TDATA" *) input [31:0]img_inp_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TKEEP" *) input [3:0]img_inp_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TSTRB" *) input [3:0]img_inp_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_inp TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]img_inp_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TVALID" *) output img_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TREADY" *) input img_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDATA" *) output [31:0]img_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TKEEP" *) output [3:0]img_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TSTRB" *) output [3:0]img_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]img_out_TLAST;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [3:0]NLW_inst_img_out_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TLAST_UNCONNECTED;
  wire [3:0]NLW_inst_img_out_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign img_out_TKEEP[3] = \<const0> ;
  assign img_out_TKEEP[2] = \<const0> ;
  assign img_out_TKEEP[1] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TLAST[0] = \<const0> ;
  assign img_out_TSTRB[3] = \<const0> ;
  assign img_out_TSTRB[2] = \<const0> ;
  assign img_out_TSTRB[1] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .img_inp_TLAST(1'b0),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .img_inp_TVALID(img_inp_TVALID),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TKEEP(NLW_inst_img_out_TKEEP_UNCONNECTED[3:0]),
        .img_out_TLAST(NLW_inst_img_out_TLAST_UNCONNECTED[0]),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TSTRB(NLW_inst_img_out_TSTRB_UNCONNECTED[3:0]),
        .img_out_TVALID(img_out_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_inp_TDATA,
    img_inp_TKEEP,
    img_inp_TSTRB,
    img_inp_TLAST,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TLAST,
    img_inp_TVALID,
    img_inp_TREADY,
    img_out_TVALID,
    img_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [31:0]img_inp_TDATA;
  input [3:0]img_inp_TKEEP;
  input [3:0]img_inp_TSTRB;
  input [0:0]img_inp_TLAST;
  output [31:0]img_out_TDATA;
  output [3:0]img_out_TKEEP;
  output [3:0]img_out_TSTRB;
  output [0:0]img_out_TLAST;
  input img_inp_TVALID;
  output img_inp_TREADY;
  output img_out_TVALID;
  input img_out_TREADY;

  wire \<const0> ;
  wire Block_split1_proc12_U0_ap_start;
  wire [7:0]\SRL_SIG_reg[0]_3 ;
  wire [7:0]\SRL_SIG_reg[1]_4 ;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire Threshold_0_0_32_32_1_U0_n_10;
  wire Threshold_0_0_32_32_1_U0_n_4;
  wire Threshold_0_0_32_32_1_U0_n_7;
  wire Threshold_0_0_32_32_1_U0_n_8;
  wire Threshold_0_0_32_32_1_U0_n_9;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_0;
  wire ap_CS_fsm_state1_6;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_ready;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read;
  wire [7:0]axiStrm2xfMat_32_0_32_32_1_U0_in_mat_419_din;
  wire axiStrm2xfMat_32_0_32_32_1_U0_n_1;
  wire [31:0]cols;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_4;
  wire i_V_reg_99;
  wire icmp_ln878_fu_139_p2;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire [15:0]in_mat_cols_c10_dout;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_cols_c10_full_n;
  wire [31:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_0;
  wire in_mat_data_U_n_1;
  wire [7:1]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire [15:0]in_mat_rows_c9_dout;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_U_n_34;
  wire [31:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire mOutPtr110_out;
  wire mOutPtr110_out_5;
  wire mOutPtr110_out_7;
  wire [7:0]maxval;
  wire [7:0]maxval_c_dout;
  wire maxval_c_empty_n;
  wire maxval_c_full_n;
  wire [7:0]maxval_read_reg_172;
  wire [31:0]out_mat_cols_c_dout;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_data_U_n_0;
  wire [7:0]out_mat_data_dout;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire out_mat_rows_c_U_n_2;
  wire [31:0]out_mat_rows_c_dout;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire start_for_Threshold_0_0_32_32_1_U0_full_n;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_2;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_3;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_4;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire [7:0]thresh;
  wire thresh_c_U_n_2;
  wire [7:0]thresh_c_dout;
  wire thresh_c_empty_n;
  wire thresh_c_full_n;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_0;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_2;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_4;
  wire xfMat2axiStrm_32_0_32_32_1_U0_n_6;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  assign img_out_TKEEP[3] = \<const0> ;
  assign img_out_TKEEP[2] = \<const0> ;
  assign img_out_TKEEP[1] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TLAST[0] = \<const0> ;
  assign img_out_TSTRB[3] = \<const0> ;
  assign img_out_TSTRB[2] = \<const0> ;
  assign img_out_TSTRB[1] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Block_split1_proc12 Block_split1_proc12_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_4));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Threshold_0_0_32_32_1_s Threshold_0_0_32_32_1_U0
       (.CO(icmp_ln878_fu_139_p2),
        .D(in_mat_cols_c10_dout),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(i_V_reg_99),
        .Threshold_0_0_32_32_1_U0_ap_start(Threshold_0_0_32_32_1_U0_ap_start),
        .Threshold_0_0_32_32_1_U0_maxval_read(Threshold_0_0_32_32_1_U0_maxval_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\height_reg_182_reg[15]_0 (in_mat_rows_c9_dout),
        .\icmp_ln886_reg_205[0]_i_7_0 (\SRL_SIG_reg[1]_4 ),
        .\icmp_ln886_reg_205[0]_i_7_1 (\SRL_SIG_reg[0]_3 ),
        .\icmp_ln886_reg_205[0]_i_7_2 (in_mat_data_U_n_0),
        .\icmp_ln886_reg_205_reg[0]_0 (Threshold_0_0_32_32_1_U0_n_10),
        .in_mat_data_dout({in_mat_data_dout[7],in_mat_data_dout[5],in_mat_data_dout[3],in_mat_data_dout[1]}),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .internal_empty_n_reg(Threshold_0_0_32_32_1_U0_n_7),
        .internal_empty_n_reg_0(Threshold_0_0_32_32_1_U0_n_8),
        .internal_empty_n_reg_1(Threshold_0_0_32_32_1_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (Threshold_0_0_32_32_1_U0_n_4),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_1),
        .\mOutPtr_reg[0]_1 (axiStrm2xfMat_32_0_32_32_1_U0_n_1),
        .\maxval_read_reg_172_reg[7]_0 (maxval_read_reg_172),
        .\maxval_read_reg_172_reg[7]_1 (maxval_c_dout),
        .out(thresh_c_dout),
        .out_mat_data_full_n(out_mat_data_full_n),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_s axiStrm2xfMat_32_0_32_32_1_U0
       (.D(axiStrm2xfMat_32_0_32_32_1_U0_in_mat_419_din),
        .E(shiftReg_ce_1),
        .Q(ap_CS_fsm_state1_0),
        .\ap_CS_fsm_reg[0]_0 (axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_ready(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .dstMat_cols_dout(in_mat_cols_c_dout),
        .dstMat_rows_dout(in_mat_rows_c_dout),
        .\icmp_ln251_reg_922_pp0_iter6_reg_reg[0] (axiStrm2xfMat_32_0_32_32_1_U0_n_1),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TREADY(img_inp_TREADY),
        .img_inp_TVALID(img_inp_TVALID),
        .in_mat_data_full_n(in_mat_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_control_s_axi control_s_axi_U
       (.Block_split1_proc12_U0_ap_start(Block_split1_proc12_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols(cols),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .int_ap_ready_reg_0(in_mat_rows_c_U_n_34),
        .int_ap_start_reg_0(control_s_axi_U_n_4),
        .internal_full_n_reg(control_s_axi_U_n_0),
        .internal_full_n_reg_0(control_s_axi_U_n_2),
        .interrupt(interrupt),
        .maxval(maxval),
        .rows(rows),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shiftReg_ce(shiftReg_ce_2),
        .start_for_Threshold_0_0_32_32_1_U0_full_n(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .thresh(thresh),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0 in_mat_cols_c10_U
       (.D(in_mat_cols_c10_dout),
        .E(axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read),
        .Q(ap_CS_fsm_state1_0),
        .\SRL_SIG_reg[0][15] (in_mat_cols_c_dout[15:0]),
        .Threshold_0_0_32_32_1_U0_maxval_read(Threshold_0_0_32_32_1_U0_maxval_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_3),
        .mOutPtr110_out(mOutPtr110_out_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_0 in_mat_cols_c_U
       (.E(axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstMat_cols_dout(in_mat_cols_c_dout),
        .in(cols),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .internal_empty_n_reg_0(control_s_axi_U_n_2),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S in_mat_data_U
       (.D(axiStrm2xfMat_32_0_32_32_1_U0_in_mat_419_din),
        .E(shiftReg_ce_1),
        .Q(\SRL_SIG_reg[1]_4 ),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0]_3 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_mat_data_dout({in_mat_data_dout[7],in_mat_data_dout[5],in_mat_data_dout[3],in_mat_data_dout[1]}),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_1),
        .\mOutPtr_reg[0]_1 (Threshold_0_0_32_32_1_U0_n_4),
        .\mOutPtr_reg[1]_0 (in_mat_data_U_n_0),
        .\mOutPtr_reg[1]_1 (Threshold_0_0_32_32_1_U0_n_9),
        .shiftReg_addr(shiftReg_addr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_1 in_mat_rows_c9_U
       (.D(in_mat_rows_c_dout[15:0]),
        .E(axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state1}),
        .SR(i_V_reg_99),
        .\SRL_SIG_reg[0][15] (ap_CS_fsm_state1_0),
        .\SRL_SIG_reg[1][15] (in_mat_rows_c9_dout),
        .Threshold_0_0_32_32_1_U0_ap_start(Threshold_0_0_32_32_1_U0_ap_start),
        .Threshold_0_0_32_32_1_U0_maxval_read(Threshold_0_0_32_32_1_U0_maxval_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c9_empty_n(in_mat_rows_c9_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_2),
        .mOutPtr110_out(mOutPtr110_out_5),
        .maxval_c_empty_n(maxval_c_empty_n),
        .thresh_c_empty_n(thresh_c_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_2 in_mat_rows_c_U
       (.E(axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dstMat_rows_dout(in_mat_rows_c_dout),
        .in(rows),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .internal_empty_n_reg_0(control_s_axi_U_n_0),
        .internal_full_n_reg_0(in_mat_rows_c_U_n_34),
        .maxval_c_full_n(maxval_c_full_n),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_2),
        .thresh_c_full_n(thresh_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S maxval_c_U
       (.Threshold_0_0_32_32_1_U0_maxval_read(Threshold_0_0_32_32_1_U0_maxval_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(maxval),
        .internal_full_n_reg_0(thresh_c_U_n_2),
        .maxval_c_empty_n(maxval_c_empty_n),
        .maxval_c_full_n(maxval_c_full_n),
        .out(maxval_c_dout),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S out_mat_cols_c_U
       (.Q(ap_CS_fsm_state1_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(cols),
        .internal_full_n_reg_0(out_mat_rows_c_U_n_2),
        .out(out_mat_cols_c_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .shiftReg_ce(shiftReg_ce_2),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_3 out_mat_data_U
       (.D(out_mat_data_dout),
        .\SRL_SIG_reg[0][0] (Threshold_0_0_32_32_1_U0_n_10),
        .\SRL_SIG_reg[0][7] (maxval_read_reg_172),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr110_out(mOutPtr110_out_7),
        .\mOutPtr_reg[0]_0 (out_mat_data_U_n_0),
        .\mOutPtr_reg[0]_1 (xfMat2axiStrm_32_0_32_32_1_U0_n_0),
        .\mOutPtr_reg[1]_0 (xfMat2axiStrm_32_0_32_32_1_U0_n_6),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_data_full_n(out_mat_data_full_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_4 out_mat_rows_c_U
       (.Q(ap_CS_fsm_state1_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows),
        .internal_empty_n_reg_0(out_mat_rows_c_U_n_2),
        .internal_empty_n_reg_1(xfMat2axiStrm_32_0_32_32_1_U0_n_4),
        .out(out_mat_rows_c_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_2),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_Threshold_0_0_32_32_1_U0 start_for_Threshold_0_0_32_32_1_U0_U
       (.CO(icmp_ln878_fu_139_p2),
        .Q(ap_CS_fsm_state2),
        .Threshold_0_0_32_32_1_U0_ap_start(Threshold_0_0_32_32_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[2]_0 (Threshold_0_0_32_32_1_U0_n_8),
        .\mOutPtr_reg[2]_1 (control_s_axi_U_n_4),
        .start_for_Threshold_0_0_32_32_1_U0_full_n(start_for_Threshold_0_0_32_32_1_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_axiStrm2xfMat_32_0_32_32_1_U0 start_for_axiStrm2xfMat_32_0_32_32_1_U0_U
       (.Block_split1_proc12_U0_ap_start(Block_split1_proc12_U0_ap_start),
        .Q(ap_CS_fsm_state1_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_ready(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_empty_n_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_2),
        .internal_empty_n_reg_1(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_3),
        .internal_full_n_reg_0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_4),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_4),
        .start_for_Threshold_0_0_32_32_1_U0_full_n(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(in_mat_rows_c_U_n_34));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_xfMat2axiStrm_32_0_32_32_1_U0 start_for_xfMat2axiStrm_32_0_32_32_1_U0_U
       (.Block_split1_proc12_U0_ap_start(Block_split1_proc12_U0_ap_start),
        .Q(ap_CS_fsm_state1_6),
        .Threshold_0_0_32_32_1_U0_ap_start(Threshold_0_0_32_32_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .int_ap_idle_reg(ap_CS_fsm_state1),
        .int_ap_idle_reg_0(ap_CS_fsm_state1_0),
        .internal_empty_n_reg_0(xfMat2axiStrm_32_0_32_32_1_U0_n_2),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_4),
        .start_for_Threshold_0_0_32_32_1_U0_full_n(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_5 thresh_c_U
       (.Q(ap_CS_fsm_state1),
        .Threshold_0_0_32_32_1_U0_ap_start(Threshold_0_0_32_32_1_U0_ap_start),
        .Threshold_0_0_32_32_1_U0_maxval_read(Threshold_0_0_32_32_1_U0_maxval_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(thresh),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_rows_c9_empty_n(in_mat_rows_c9_empty_n),
        .internal_empty_n_reg_0(thresh_c_U_n_2),
        .maxval_c_empty_n(maxval_c_empty_n),
        .out(thresh_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .thresh_c_empty_n(thresh_c_empty_n),
        .thresh_c_full_n(thresh_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_s xfMat2axiStrm_32_0_32_32_1_U0
       (.\B_V_data_1_state_reg[0] (img_out_TVALID),
        .Q(ap_CS_fsm_state1_6),
        .\ap_CS_fsm_reg[0]_0 (xfMat2axiStrm_32_0_32_32_1_U0_n_4),
        .\ap_CS_fsm_reg[2]_0 (xfMat2axiStrm_32_0_32_32_1_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .internal_empty_n_i_2__9(control_s_axi_U_n_4),
        .internal_empty_n_reg(xfMat2axiStrm_32_0_32_32_1_U0_n_6),
        .mOutPtr110_out(mOutPtr110_out_7),
        .\mOutPtr_reg[0] (xfMat2axiStrm_32_0_32_32_1_U0_n_0),
        .\mOutPtr_reg[0]_0 (out_mat_data_U_n_0),
        .\mOutPtr_reg[0]_1 (Threshold_0_0_32_32_1_U0_n_7),
        .out_mat_420_dout(out_mat_data_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .shiftReg_ce(shiftReg_ce_2),
        .srcMat_cols_dout(out_mat_cols_c_dout),
        .srcMat_rows_dout(out_mat_rows_c_dout),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Block_split1_proc12
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Threshold_0_0_32_32_1_s
   (CO,
    Q,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    shiftReg_ce,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \icmp_ln886_reg_205_reg[0]_0 ,
    \maxval_read_reg_172_reg[7]_0 ,
    ap_clk,
    ap_rst_n,
    Threshold_0_0_32_32_1_U0_maxval_read,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    Threshold_0_0_32_32_1_U0_ap_start,
    ap_rst_n_inv,
    D,
    \height_reg_182_reg[15]_0 ,
    SR,
    out,
    \icmp_ln886_reg_205[0]_i_7_0 ,
    \icmp_ln886_reg_205[0]_i_7_1 ,
    \icmp_ln886_reg_205[0]_i_7_2 ,
    shiftReg_addr,
    in_mat_data_dout,
    \maxval_read_reg_172_reg[7]_1 );
  output [0:0]CO;
  output [2:0]Q;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output shiftReg_ce;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output \icmp_ln886_reg_205_reg[0]_0 ;
  output [7:0]\maxval_read_reg_172_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n;
  input Threshold_0_0_32_32_1_U0_maxval_read;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input Threshold_0_0_32_32_1_U0_ap_start;
  input ap_rst_n_inv;
  input [15:0]D;
  input [15:0]\height_reg_182_reg[15]_0 ;
  input [0:0]SR;
  input [7:0]out;
  input [7:0]\icmp_ln886_reg_205[0]_i_7_0 ;
  input [7:0]\icmp_ln886_reg_205[0]_i_7_1 ;
  input \icmp_ln886_reg_205[0]_i_7_2 ;
  input shiftReg_addr;
  input [3:0]in_mat_data_dout;
  input [7:0]\maxval_read_reg_172_reg[7]_1 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_17_n_0 ;
  wire \ap_CS_fsm[2]_i_18_n_0 ;
  wire \ap_CS_fsm[2]_i_19_n_0 ;
  wire \ap_CS_fsm[2]_i_20_n_0 ;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]height_reg_182;
  wire [15:0]\height_reg_182_reg[15]_0 ;
  wire [12:0]i_V_1_fu_129_p2;
  wire [12:0]i_V_1_reg_187;
  wire \i_V_1_reg_187_reg[12]_i_1_n_1 ;
  wire \i_V_1_reg_187_reg[12]_i_1_n_2 ;
  wire \i_V_1_reg_187_reg[12]_i_1_n_3 ;
  wire \i_V_1_reg_187_reg[4]_i_1_n_0 ;
  wire \i_V_1_reg_187_reg[4]_i_1_n_1 ;
  wire \i_V_1_reg_187_reg[4]_i_1_n_2 ;
  wire \i_V_1_reg_187_reg[4]_i_1_n_3 ;
  wire \i_V_1_reg_187_reg[8]_i_1_n_0 ;
  wire \i_V_1_reg_187_reg[8]_i_1_n_1 ;
  wire \i_V_1_reg_187_reg[8]_i_1_n_2 ;
  wire \i_V_1_reg_187_reg[8]_i_1_n_3 ;
  wire \i_V_reg_99_reg_n_0_[0] ;
  wire \i_V_reg_99_reg_n_0_[10] ;
  wire \i_V_reg_99_reg_n_0_[11] ;
  wire \i_V_reg_99_reg_n_0_[12] ;
  wire \i_V_reg_99_reg_n_0_[1] ;
  wire \i_V_reg_99_reg_n_0_[2] ;
  wire \i_V_reg_99_reg_n_0_[3] ;
  wire \i_V_reg_99_reg_n_0_[4] ;
  wire \i_V_reg_99_reg_n_0_[5] ;
  wire \i_V_reg_99_reg_n_0_[6] ;
  wire \i_V_reg_99_reg_n_0_[7] ;
  wire \i_V_reg_99_reg_n_0_[8] ;
  wire \i_V_reg_99_reg_n_0_[9] ;
  wire \icmp_ln62_reg_201[0]_i_1_n_0 ;
  wire icmp_ln62_reg_201_pp0_iter1_reg;
  wire \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln62_reg_201_reg_n_0_[0] ;
  wire icmp_ln886_fu_155_p2;
  wire icmp_ln886_reg_205;
  wire \icmp_ln886_reg_205[0]_i_10_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_16_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_17_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_18_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_19_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_1_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_3_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_4_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_5_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_6_n_0 ;
  wire [7:0]\icmp_ln886_reg_205[0]_i_7_0 ;
  wire [7:0]\icmp_ln886_reg_205[0]_i_7_1 ;
  wire \icmp_ln886_reg_205[0]_i_7_2 ;
  wire \icmp_ln886_reg_205[0]_i_7_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_8_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_9_n_0 ;
  wire \icmp_ln886_reg_205_reg[0]_0 ;
  wire \icmp_ln886_reg_205_reg[0]_i_2_n_1 ;
  wire \icmp_ln886_reg_205_reg[0]_i_2_n_2 ;
  wire \icmp_ln886_reg_205_reg[0]_i_2_n_3 ;
  wire [3:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire j_V_reg_110;
  wire j_V_reg_1100;
  wire \j_V_reg_110[0]_i_4_n_0 ;
  wire [15:0]j_V_reg_110_reg;
  wire \j_V_reg_110_reg[0]_i_3_n_0 ;
  wire \j_V_reg_110_reg[0]_i_3_n_1 ;
  wire \j_V_reg_110_reg[0]_i_3_n_2 ;
  wire \j_V_reg_110_reg[0]_i_3_n_3 ;
  wire \j_V_reg_110_reg[0]_i_3_n_4 ;
  wire \j_V_reg_110_reg[0]_i_3_n_5 ;
  wire \j_V_reg_110_reg[0]_i_3_n_6 ;
  wire \j_V_reg_110_reg[0]_i_3_n_7 ;
  wire \j_V_reg_110_reg[12]_i_1_n_1 ;
  wire \j_V_reg_110_reg[12]_i_1_n_2 ;
  wire \j_V_reg_110_reg[12]_i_1_n_3 ;
  wire \j_V_reg_110_reg[12]_i_1_n_4 ;
  wire \j_V_reg_110_reg[12]_i_1_n_5 ;
  wire \j_V_reg_110_reg[12]_i_1_n_6 ;
  wire \j_V_reg_110_reg[12]_i_1_n_7 ;
  wire \j_V_reg_110_reg[4]_i_1_n_0 ;
  wire \j_V_reg_110_reg[4]_i_1_n_1 ;
  wire \j_V_reg_110_reg[4]_i_1_n_2 ;
  wire \j_V_reg_110_reg[4]_i_1_n_3 ;
  wire \j_V_reg_110_reg[4]_i_1_n_4 ;
  wire \j_V_reg_110_reg[4]_i_1_n_5 ;
  wire \j_V_reg_110_reg[4]_i_1_n_6 ;
  wire \j_V_reg_110_reg[4]_i_1_n_7 ;
  wire \j_V_reg_110_reg[8]_i_1_n_0 ;
  wire \j_V_reg_110_reg[8]_i_1_n_1 ;
  wire \j_V_reg_110_reg[8]_i_1_n_2 ;
  wire \j_V_reg_110_reg[8]_i_1_n_3 ;
  wire \j_V_reg_110_reg[8]_i_1_n_4 ;
  wire \j_V_reg_110_reg[8]_i_1_n_5 ;
  wire \j_V_reg_110_reg[8]_i_1_n_6 ;
  wire \j_V_reg_110_reg[8]_i_1_n_7 ;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [7:0]\maxval_read_reg_172_reg[7]_0 ;
  wire [7:0]\maxval_read_reg_172_reg[7]_1 ;
  wire [7:0]out;
  wire out_mat_data_full_n;
  wire p_4_in;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire [7:0]thresh_V_reg_167;
  wire [15:0]width_reg_177;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_i_V_1_reg_187_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln886_reg_205_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_j_V_reg_110_reg[12]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00000400)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(icmp_ln886_reg_205),
        .I1(out_mat_data_full_n),
        .I2(icmp_ln62_reg_201_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_block_pp0_stage0_11001),
        .O(\icmp_ln886_reg_205_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(out_mat_data_full_n),
        .I1(icmp_ln62_reg_201_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(in_mat_data_empty_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Threshold_0_0_32_32_1_U0_maxval_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Threshold_0_0_32_32_1_U0_maxval_read),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\i_V_reg_99_reg_n_0_[12] ),
        .I1(height_reg_182[12]),
        .I2(height_reg_182[13]),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\i_V_reg_99_reg_n_0_[11] ),
        .I1(height_reg_182[11]),
        .I2(\i_V_reg_99_reg_n_0_[10] ),
        .I3(height_reg_182[10]),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\i_V_reg_99_reg_n_0_[9] ),
        .I1(height_reg_182[9]),
        .I2(\i_V_reg_99_reg_n_0_[8] ),
        .I3(height_reg_182[8]),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(height_reg_182[6]),
        .I1(\i_V_reg_99_reg_n_0_[6] ),
        .I2(\i_V_reg_99_reg_n_0_[7] ),
        .I3(height_reg_182[7]),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(height_reg_182[4]),
        .I1(\i_V_reg_99_reg_n_0_[4] ),
        .I2(\i_V_reg_99_reg_n_0_[5] ),
        .I3(height_reg_182[5]),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(height_reg_182[2]),
        .I1(\i_V_reg_99_reg_n_0_[2] ),
        .I2(\i_V_reg_99_reg_n_0_[3] ),
        .I3(height_reg_182[3]),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(height_reg_182[0]),
        .I1(\i_V_reg_99_reg_n_0_[0] ),
        .I2(\i_V_reg_99_reg_n_0_[1] ),
        .I3(height_reg_182[1]),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\i_V_reg_99_reg_n_0_[7] ),
        .I1(height_reg_182[7]),
        .I2(\i_V_reg_99_reg_n_0_[6] ),
        .I3(height_reg_182[6]),
        .O(\ap_CS_fsm[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\i_V_reg_99_reg_n_0_[5] ),
        .I1(height_reg_182[5]),
        .I2(\i_V_reg_99_reg_n_0_[4] ),
        .I3(height_reg_182[4]),
        .O(\ap_CS_fsm[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(\i_V_reg_99_reg_n_0_[3] ),
        .I1(height_reg_182[3]),
        .I2(\i_V_reg_99_reg_n_0_[2] ),
        .I3(height_reg_182[2]),
        .O(\ap_CS_fsm[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(\i_V_reg_99_reg_n_0_[1] ),
        .I1(height_reg_182[1]),
        .I2(\i_V_reg_99_reg_n_0_[0] ),
        .I3(height_reg_182[0]),
        .O(\ap_CS_fsm[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_block_pp0_stage0_11001),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(height_reg_182[14]),
        .I1(height_reg_182[15]),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\i_V_reg_99_reg_n_0_[12] ),
        .I1(height_reg_182[12]),
        .I2(height_reg_182[13]),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(height_reg_182[10]),
        .I1(\i_V_reg_99_reg_n_0_[10] ),
        .I2(\i_V_reg_99_reg_n_0_[11] ),
        .I3(height_reg_182[11]),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(height_reg_182[8]),
        .I1(\i_V_reg_99_reg_n_0_[8] ),
        .I2(\i_V_reg_99_reg_n_0_[9] ),
        .I3(height_reg_182[9]),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(height_reg_182[15]),
        .I1(height_reg_182[14]),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(j_V_reg_110_reg[1]),
        .I1(width_reg_177[1]),
        .I2(j_V_reg_110_reg[0]),
        .I3(width_reg_177[0]),
        .I4(width_reg_177[2]),
        .I5(j_V_reg_110_reg[2]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I3(out_mat_data_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(icmp_ln62_reg_201_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_11001));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(width_reg_177[15]),
        .I1(j_V_reg_110_reg[15]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(j_V_reg_110_reg[13]),
        .I1(width_reg_177[13]),
        .I2(j_V_reg_110_reg[12]),
        .I3(width_reg_177[12]),
        .I4(width_reg_177[14]),
        .I5(j_V_reg_110_reg[14]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(j_V_reg_110_reg[10]),
        .I1(width_reg_177[10]),
        .I2(j_V_reg_110_reg[9]),
        .I3(width_reg_177[9]),
        .I4(width_reg_177[11]),
        .I5(j_V_reg_110_reg[11]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(j_V_reg_110_reg[7]),
        .I1(width_reg_177[7]),
        .I2(j_V_reg_110_reg[6]),
        .I3(width_reg_177[6]),
        .I4(width_reg_177[8]),
        .I5(j_V_reg_110_reg[8]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(j_V_reg_110_reg[4]),
        .I1(width_reg_177[4]),
        .I2(j_V_reg_110_reg[3]),
        .I3(width_reg_177[3]),
        .I4(width_reg_177[5]),
        .I5(j_V_reg_110_reg[5]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_0 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 ,\ap_CS_fsm[2]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 ,\ap_CS_fsm[2]_i_11_n_0 ,\ap_CS_fsm[2]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_0 ,\ap_CS_fsm_reg[2]_i_4_n_1 ,\ap_CS_fsm_reg[2]_i_4_n_2 ,\ap_CS_fsm_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_0 ,\ap_CS_fsm[2]_i_14_n_0 ,\ap_CS_fsm[2]_i_15_n_0 ,\ap_CS_fsm[2]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17_n_0 ,\ap_CS_fsm[2]_i_18_n_0 ,\ap_CS_fsm[2]_i_19_n_0 ,\ap_CS_fsm[2]_i_20_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_0 ,\ap_CS_fsm_reg[3]_i_4_n_1 ,\ap_CS_fsm_reg[3]_i_4_n_2 ,\ap_CS_fsm_reg[3]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_7_n_0 ,\ap_CS_fsm[3]_i_8_n_0 ,\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 }));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(p_4_in),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001),
        .O(p_4_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  FDRE \height_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [0]),
        .Q(height_reg_182[0]),
        .R(1'b0));
  FDRE \height_reg_182_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [10]),
        .Q(height_reg_182[10]),
        .R(1'b0));
  FDRE \height_reg_182_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [11]),
        .Q(height_reg_182[11]),
        .R(1'b0));
  FDRE \height_reg_182_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [12]),
        .Q(height_reg_182[12]),
        .R(1'b0));
  FDRE \height_reg_182_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [13]),
        .Q(height_reg_182[13]),
        .R(1'b0));
  FDRE \height_reg_182_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [14]),
        .Q(height_reg_182[14]),
        .R(1'b0));
  FDRE \height_reg_182_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [15]),
        .Q(height_reg_182[15]),
        .R(1'b0));
  FDRE \height_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [1]),
        .Q(height_reg_182[1]),
        .R(1'b0));
  FDRE \height_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [2]),
        .Q(height_reg_182[2]),
        .R(1'b0));
  FDRE \height_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [3]),
        .Q(height_reg_182[3]),
        .R(1'b0));
  FDRE \height_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [4]),
        .Q(height_reg_182[4]),
        .R(1'b0));
  FDRE \height_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [5]),
        .Q(height_reg_182[5]),
        .R(1'b0));
  FDRE \height_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [6]),
        .Q(height_reg_182[6]),
        .R(1'b0));
  FDRE \height_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [7]),
        .Q(height_reg_182[7]),
        .R(1'b0));
  FDRE \height_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [8]),
        .Q(height_reg_182[8]),
        .R(1'b0));
  FDRE \height_reg_182_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [9]),
        .Q(height_reg_182[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_1_reg_187[0]_i_1 
       (.I0(\i_V_reg_99_reg_n_0_[0] ),
        .O(i_V_1_fu_129_p2[0]));
  FDRE \i_V_1_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[0]),
        .Q(i_V_1_reg_187[0]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[10]),
        .Q(i_V_1_reg_187[10]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[11]),
        .Q(i_V_1_reg_187[11]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[12]),
        .Q(i_V_1_reg_187[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_1_reg_187_reg[12]_i_1 
       (.CI(\i_V_1_reg_187_reg[8]_i_1_n_0 ),
        .CO({\NLW_i_V_1_reg_187_reg[12]_i_1_CO_UNCONNECTED [3],\i_V_1_reg_187_reg[12]_i_1_n_1 ,\i_V_1_reg_187_reg[12]_i_1_n_2 ,\i_V_1_reg_187_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_1_fu_129_p2[12:9]),
        .S({\i_V_reg_99_reg_n_0_[12] ,\i_V_reg_99_reg_n_0_[11] ,\i_V_reg_99_reg_n_0_[10] ,\i_V_reg_99_reg_n_0_[9] }));
  FDRE \i_V_1_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[1]),
        .Q(i_V_1_reg_187[1]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[2]),
        .Q(i_V_1_reg_187[2]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[3]),
        .Q(i_V_1_reg_187[3]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[4]),
        .Q(i_V_1_reg_187[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_1_reg_187_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_1_reg_187_reg[4]_i_1_n_0 ,\i_V_1_reg_187_reg[4]_i_1_n_1 ,\i_V_1_reg_187_reg[4]_i_1_n_2 ,\i_V_1_reg_187_reg[4]_i_1_n_3 }),
        .CYINIT(\i_V_reg_99_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_1_fu_129_p2[4:1]),
        .S({\i_V_reg_99_reg_n_0_[4] ,\i_V_reg_99_reg_n_0_[3] ,\i_V_reg_99_reg_n_0_[2] ,\i_V_reg_99_reg_n_0_[1] }));
  FDRE \i_V_1_reg_187_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[5]),
        .Q(i_V_1_reg_187[5]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[6]),
        .Q(i_V_1_reg_187[6]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[7]),
        .Q(i_V_1_reg_187[7]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[8]),
        .Q(i_V_1_reg_187[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_1_reg_187_reg[8]_i_1 
       (.CI(\i_V_1_reg_187_reg[4]_i_1_n_0 ),
        .CO({\i_V_1_reg_187_reg[8]_i_1_n_0 ,\i_V_1_reg_187_reg[8]_i_1_n_1 ,\i_V_1_reg_187_reg[8]_i_1_n_2 ,\i_V_1_reg_187_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_1_fu_129_p2[8:5]),
        .S({\i_V_reg_99_reg_n_0_[8] ,\i_V_reg_99_reg_n_0_[7] ,\i_V_reg_99_reg_n_0_[6] ,\i_V_reg_99_reg_n_0_[5] }));
  FDRE \i_V_1_reg_187_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[9]),
        .Q(i_V_1_reg_187[9]),
        .R(1'b0));
  FDRE \i_V_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[0]),
        .Q(\i_V_reg_99_reg_n_0_[0] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[10]),
        .Q(\i_V_reg_99_reg_n_0_[10] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[11]),
        .Q(\i_V_reg_99_reg_n_0_[11] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[12]),
        .Q(\i_V_reg_99_reg_n_0_[12] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[1]),
        .Q(\i_V_reg_99_reg_n_0_[1] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[2]),
        .Q(\i_V_reg_99_reg_n_0_[2] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[3]),
        .Q(\i_V_reg_99_reg_n_0_[3] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[4]),
        .Q(\i_V_reg_99_reg_n_0_[4] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[5]),
        .Q(\i_V_reg_99_reg_n_0_[5] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[6]),
        .Q(\i_V_reg_99_reg_n_0_[6] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[7]),
        .Q(\i_V_reg_99_reg_n_0_[7] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[8]),
        .Q(\i_V_reg_99_reg_n_0_[8] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[9]),
        .Q(\i_V_reg_99_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln62_reg_201[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .O(\icmp_ln62_reg_201[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln62_reg_201_pp0_iter1_reg),
        .O(\icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln62_reg_201_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln62_reg_201_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln62_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln62_reg_201[0]_i_1_n_0 ),
        .Q(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln886_reg_205[0]_i_1 
       (.I0(icmp_ln886_fu_155_p2),
        .I1(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(icmp_ln886_reg_205),
        .O(\icmp_ln886_reg_205[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCAC335300000000)) 
    \icmp_ln886_reg_205[0]_i_10 
       (.I0(\icmp_ln886_reg_205[0]_i_7_0 [0]),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [0]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I4(thresh_V_reg_167[0]),
        .I5(\icmp_ln886_reg_205[0]_i_19_n_0 ),
        .O(\icmp_ln886_reg_205[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \icmp_ln886_reg_205[0]_i_16 
       (.I0(thresh_V_reg_167[7]),
        .I1(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_1 [7]),
        .I4(\icmp_ln886_reg_205[0]_i_7_0 [7]),
        .O(\icmp_ln886_reg_205[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \icmp_ln886_reg_205[0]_i_17 
       (.I0(thresh_V_reg_167[5]),
        .I1(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_1 [5]),
        .I4(\icmp_ln886_reg_205[0]_i_7_0 [5]),
        .O(\icmp_ln886_reg_205[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \icmp_ln886_reg_205[0]_i_18 
       (.I0(thresh_V_reg_167[3]),
        .I1(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_1 [3]),
        .I4(\icmp_ln886_reg_205[0]_i_7_0 [3]),
        .O(\icmp_ln886_reg_205[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \icmp_ln886_reg_205[0]_i_19 
       (.I0(thresh_V_reg_167[1]),
        .I1(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_1 [1]),
        .I4(\icmp_ln886_reg_205[0]_i_7_0 [1]),
        .O(\icmp_ln886_reg_205[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \icmp_ln886_reg_205[0]_i_3 
       (.I0(shiftReg_addr),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [6]),
        .I2(\icmp_ln886_reg_205[0]_i_7_0 [6]),
        .I3(thresh_V_reg_167[6]),
        .I4(thresh_V_reg_167[7]),
        .I5(in_mat_data_dout[3]),
        .O(\icmp_ln886_reg_205[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \icmp_ln886_reg_205[0]_i_4 
       (.I0(shiftReg_addr),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [4]),
        .I2(\icmp_ln886_reg_205[0]_i_7_0 [4]),
        .I3(thresh_V_reg_167[4]),
        .I4(thresh_V_reg_167[5]),
        .I5(in_mat_data_dout[2]),
        .O(\icmp_ln886_reg_205[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \icmp_ln886_reg_205[0]_i_5 
       (.I0(shiftReg_addr),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [2]),
        .I2(\icmp_ln886_reg_205[0]_i_7_0 [2]),
        .I3(thresh_V_reg_167[2]),
        .I4(thresh_V_reg_167[3]),
        .I5(in_mat_data_dout[1]),
        .O(\icmp_ln886_reg_205[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \icmp_ln886_reg_205[0]_i_6 
       (.I0(shiftReg_addr),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [0]),
        .I2(\icmp_ln886_reg_205[0]_i_7_0 [0]),
        .I3(thresh_V_reg_167[0]),
        .I4(thresh_V_reg_167[1]),
        .I5(in_mat_data_dout[0]),
        .O(\icmp_ln886_reg_205[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCAC335300000000)) 
    \icmp_ln886_reg_205[0]_i_7 
       (.I0(\icmp_ln886_reg_205[0]_i_7_0 [6]),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [6]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I4(thresh_V_reg_167[6]),
        .I5(\icmp_ln886_reg_205[0]_i_16_n_0 ),
        .O(\icmp_ln886_reg_205[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCAC335300000000)) 
    \icmp_ln886_reg_205[0]_i_8 
       (.I0(\icmp_ln886_reg_205[0]_i_7_0 [4]),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [4]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I4(thresh_V_reg_167[4]),
        .I5(\icmp_ln886_reg_205[0]_i_17_n_0 ),
        .O(\icmp_ln886_reg_205[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCAC335300000000)) 
    \icmp_ln886_reg_205[0]_i_9 
       (.I0(\icmp_ln886_reg_205[0]_i_7_0 [2]),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [2]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I4(thresh_V_reg_167[2]),
        .I5(\icmp_ln886_reg_205[0]_i_18_n_0 ),
        .O(\icmp_ln886_reg_205[0]_i_9_n_0 ));
  FDRE \icmp_ln886_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln886_reg_205[0]_i_1_n_0 ),
        .Q(icmp_ln886_reg_205),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln886_reg_205_reg[0]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln886_fu_155_p2,\icmp_ln886_reg_205_reg[0]_i_2_n_1 ,\icmp_ln886_reg_205_reg[0]_i_2_n_2 ,\icmp_ln886_reg_205_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln886_reg_205[0]_i_3_n_0 ,\icmp_ln886_reg_205[0]_i_4_n_0 ,\icmp_ln886_reg_205[0]_i_5_n_0 ,\icmp_ln886_reg_205[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln886_reg_205_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln886_reg_205[0]_i_7_n_0 ,\icmp_ln886_reg_205[0]_i_8_n_0 ,\icmp_ln886_reg_205[0]_i_9_n_0 ,\icmp_ln886_reg_205[0]_i_10_n_0 }));
  LUT6 #(
    .INIT(64'hFBFF000000000000)) 
    \j_V_reg_110[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(CO),
        .I5(Q[1]),
        .O(j_V_reg_110));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_V_reg_110[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(j_V_reg_1100));
  LUT1 #(
    .INIT(2'h1)) 
    \j_V_reg_110[0]_i_4 
       (.I0(j_V_reg_110_reg[0]),
        .O(\j_V_reg_110[0]_i_4_n_0 ));
  FDRE \j_V_reg_110_reg[0] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[0]_i_3_n_7 ),
        .Q(j_V_reg_110_reg[0]),
        .R(j_V_reg_110));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_110_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_V_reg_110_reg[0]_i_3_n_0 ,\j_V_reg_110_reg[0]_i_3_n_1 ,\j_V_reg_110_reg[0]_i_3_n_2 ,\j_V_reg_110_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_V_reg_110_reg[0]_i_3_n_4 ,\j_V_reg_110_reg[0]_i_3_n_5 ,\j_V_reg_110_reg[0]_i_3_n_6 ,\j_V_reg_110_reg[0]_i_3_n_7 }),
        .S({j_V_reg_110_reg[3:1],\j_V_reg_110[0]_i_4_n_0 }));
  FDRE \j_V_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[8]_i_1_n_5 ),
        .Q(j_V_reg_110_reg[10]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[11] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[8]_i_1_n_4 ),
        .Q(j_V_reg_110_reg[11]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[12] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[12]_i_1_n_7 ),
        .Q(j_V_reg_110_reg[12]),
        .R(j_V_reg_110));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_110_reg[12]_i_1 
       (.CI(\j_V_reg_110_reg[8]_i_1_n_0 ),
        .CO({\NLW_j_V_reg_110_reg[12]_i_1_CO_UNCONNECTED [3],\j_V_reg_110_reg[12]_i_1_n_1 ,\j_V_reg_110_reg[12]_i_1_n_2 ,\j_V_reg_110_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_110_reg[12]_i_1_n_4 ,\j_V_reg_110_reg[12]_i_1_n_5 ,\j_V_reg_110_reg[12]_i_1_n_6 ,\j_V_reg_110_reg[12]_i_1_n_7 }),
        .S(j_V_reg_110_reg[15:12]));
  FDRE \j_V_reg_110_reg[13] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[12]_i_1_n_6 ),
        .Q(j_V_reg_110_reg[13]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[14] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[12]_i_1_n_5 ),
        .Q(j_V_reg_110_reg[14]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[15] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[12]_i_1_n_4 ),
        .Q(j_V_reg_110_reg[15]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[0]_i_3_n_6 ),
        .Q(j_V_reg_110_reg[1]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[0]_i_3_n_5 ),
        .Q(j_V_reg_110_reg[2]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[0]_i_3_n_4 ),
        .Q(j_V_reg_110_reg[3]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[4]_i_1_n_7 ),
        .Q(j_V_reg_110_reg[4]),
        .R(j_V_reg_110));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_110_reg[4]_i_1 
       (.CI(\j_V_reg_110_reg[0]_i_3_n_0 ),
        .CO({\j_V_reg_110_reg[4]_i_1_n_0 ,\j_V_reg_110_reg[4]_i_1_n_1 ,\j_V_reg_110_reg[4]_i_1_n_2 ,\j_V_reg_110_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_110_reg[4]_i_1_n_4 ,\j_V_reg_110_reg[4]_i_1_n_5 ,\j_V_reg_110_reg[4]_i_1_n_6 ,\j_V_reg_110_reg[4]_i_1_n_7 }),
        .S(j_V_reg_110_reg[7:4]));
  FDRE \j_V_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[4]_i_1_n_6 ),
        .Q(j_V_reg_110_reg[5]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[4]_i_1_n_5 ),
        .Q(j_V_reg_110_reg[6]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[4]_i_1_n_4 ),
        .Q(j_V_reg_110_reg[7]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[8]_i_1_n_7 ),
        .Q(j_V_reg_110_reg[8]),
        .R(j_V_reg_110));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_110_reg[8]_i_1 
       (.CI(\j_V_reg_110_reg[4]_i_1_n_0 ),
        .CO({\j_V_reg_110_reg[8]_i_1_n_0 ,\j_V_reg_110_reg[8]_i_1_n_1 ,\j_V_reg_110_reg[8]_i_1_n_2 ,\j_V_reg_110_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_110_reg[8]_i_1_n_4 ,\j_V_reg_110_reg[8]_i_1_n_5 ,\j_V_reg_110_reg[8]_i_1_n_6 ,\j_V_reg_110_reg[8]_i_1_n_7 }),
        .S(j_V_reg_110_reg[11:8]));
  FDRE \j_V_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[8]_i_1_n_6 ),
        .Q(j_V_reg_110_reg[9]),
        .R(j_V_reg_110));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr[0]_i_2_n_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h5655555555555555)) 
    \mOutPtr[0]_i_2 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(ap_block_pp0_stage0_11001),
        .I2(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(in_mat_data_empty_n),
        .O(\mOutPtr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(in_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h00000000FFFFFF7F)) 
    \mOutPtr[1]_i_3__0 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I4(ap_block_pp0_stage0_11001),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    \mOutPtr[1]_i_4__0 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(icmp_ln62_reg_201_pp0_iter1_reg),
        .I5(out_mat_data_full_n),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mOutPtr[2]_i_2__5 
       (.I0(Threshold_0_0_32_32_1_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .O(internal_empty_n_reg_0));
  FDRE \maxval_read_reg_172_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [0]),
        .Q(\maxval_read_reg_172_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [1]),
        .Q(\maxval_read_reg_172_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [2]),
        .Q(\maxval_read_reg_172_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [3]),
        .Q(\maxval_read_reg_172_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [4]),
        .Q(\maxval_read_reg_172_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [5]),
        .Q(\maxval_read_reg_172_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [6]),
        .Q(\maxval_read_reg_172_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [7]),
        .Q(\maxval_read_reg_172_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[0]),
        .Q(thresh_V_reg_167[0]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[1]),
        .Q(thresh_V_reg_167[1]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[2]),
        .Q(thresh_V_reg_167[2]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[3]),
        .Q(thresh_V_reg_167[3]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[4]),
        .Q(thresh_V_reg_167[4]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[5]),
        .Q(thresh_V_reg_167[5]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[6]),
        .Q(thresh_V_reg_167[6]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[7]),
        .Q(thresh_V_reg_167[7]),
        .R(1'b0));
  FDRE \width_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(width_reg_177[0]),
        .R(1'b0));
  FDRE \width_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(width_reg_177[10]),
        .R(1'b0));
  FDRE \width_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(width_reg_177[11]),
        .R(1'b0));
  FDRE \width_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(width_reg_177[12]),
        .R(1'b0));
  FDRE \width_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(width_reg_177[13]),
        .R(1'b0));
  FDRE \width_reg_177_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(width_reg_177[14]),
        .R(1'b0));
  FDRE \width_reg_177_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(width_reg_177[15]),
        .R(1'b0));
  FDRE \width_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(width_reg_177[1]),
        .R(1'b0));
  FDRE \width_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(width_reg_177[2]),
        .R(1'b0));
  FDRE \width_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(width_reg_177[3]),
        .R(1'b0));
  FDRE \width_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(width_reg_177[4]),
        .R(1'b0));
  FDRE \width_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(width_reg_177[5]),
        .R(1'b0));
  FDRE \width_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(width_reg_177[6]),
        .R(1'b0));
  FDRE \width_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(width_reg_177[7]),
        .R(1'b0));
  FDRE \width_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(width_reg_177[8]),
        .R(1'b0));
  FDRE \width_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(width_reg_177[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2hlsStrm_32_32_32_1_1_8_256_s
   (\ap_CS_fsm_reg[9]_0 ,
    E,
    sel,
    \ap_CS_fsm_reg[10]_0 ,
    Q,
    \din_assign_reg_245_reg[31]_0 ,
    ap_clk,
    D,
    A,
    B,
    strm_full_n,
    ap_rst_n,
    img_inp_TVALID_int_regslice,
    rows_cast_loc_channel_empty_n,
    cols_cast_loc_channel_empty_n,
    \ap_CS_fsm_reg[0]_0 ,
    \a_reg0_reg[28] ,
    \din_assign_reg_245_reg[31]_1 );
  output \ap_CS_fsm_reg[9]_0 ;
  output [0:0]E;
  output sel;
  output \ap_CS_fsm_reg[10]_0 ;
  output [0:0]Q;
  output [31:0]\din_assign_reg_245_reg[31]_0 ;
  input ap_clk;
  input [16:0]D;
  input [16:0]A;
  input [11:0]B;
  input strm_full_n;
  input ap_rst_n;
  input img_inp_TVALID_int_regslice;
  input rows_cast_loc_channel_empty_n;
  input cols_cast_loc_channel_empty_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input [11:0]\a_reg0_reg[28] ;
  input [31:0]\din_assign_reg_245_reg[31]_1 ;

  wire [16:0]A;
  wire [11:0]B;
  wire [16:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [11:0]\a_reg0_reg[28] ;
  wire [31:5]add_ln328_fu_123_p2;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire cols_cast_loc_channel_empty_n;
  wire din_assign_reg_2450;
  wire [31:0]\din_assign_reg_245_reg[31]_0 ;
  wire [31:0]\din_assign_reg_245_reg[31]_1 ;
  wire [28:0]grp_fu_110_p2;
  wire i_reg_99;
  wire \i_reg_99[0]_i_4_n_0 ;
  wire [26:0]i_reg_99_reg;
  wire \i_reg_99_reg[0]_i_3_n_0 ;
  wire \i_reg_99_reg[0]_i_3_n_1 ;
  wire \i_reg_99_reg[0]_i_3_n_2 ;
  wire \i_reg_99_reg[0]_i_3_n_3 ;
  wire \i_reg_99_reg[0]_i_3_n_4 ;
  wire \i_reg_99_reg[0]_i_3_n_5 ;
  wire \i_reg_99_reg[0]_i_3_n_6 ;
  wire \i_reg_99_reg[0]_i_3_n_7 ;
  wire \i_reg_99_reg[12]_i_1_n_0 ;
  wire \i_reg_99_reg[12]_i_1_n_1 ;
  wire \i_reg_99_reg[12]_i_1_n_2 ;
  wire \i_reg_99_reg[12]_i_1_n_3 ;
  wire \i_reg_99_reg[12]_i_1_n_4 ;
  wire \i_reg_99_reg[12]_i_1_n_5 ;
  wire \i_reg_99_reg[12]_i_1_n_6 ;
  wire \i_reg_99_reg[12]_i_1_n_7 ;
  wire \i_reg_99_reg[16]_i_1_n_0 ;
  wire \i_reg_99_reg[16]_i_1_n_1 ;
  wire \i_reg_99_reg[16]_i_1_n_2 ;
  wire \i_reg_99_reg[16]_i_1_n_3 ;
  wire \i_reg_99_reg[16]_i_1_n_4 ;
  wire \i_reg_99_reg[16]_i_1_n_5 ;
  wire \i_reg_99_reg[16]_i_1_n_6 ;
  wire \i_reg_99_reg[16]_i_1_n_7 ;
  wire \i_reg_99_reg[20]_i_1_n_0 ;
  wire \i_reg_99_reg[20]_i_1_n_1 ;
  wire \i_reg_99_reg[20]_i_1_n_2 ;
  wire \i_reg_99_reg[20]_i_1_n_3 ;
  wire \i_reg_99_reg[20]_i_1_n_4 ;
  wire \i_reg_99_reg[20]_i_1_n_5 ;
  wire \i_reg_99_reg[20]_i_1_n_6 ;
  wire \i_reg_99_reg[20]_i_1_n_7 ;
  wire \i_reg_99_reg[24]_i_1_n_2 ;
  wire \i_reg_99_reg[24]_i_1_n_3 ;
  wire \i_reg_99_reg[24]_i_1_n_5 ;
  wire \i_reg_99_reg[24]_i_1_n_6 ;
  wire \i_reg_99_reg[24]_i_1_n_7 ;
  wire \i_reg_99_reg[4]_i_1_n_0 ;
  wire \i_reg_99_reg[4]_i_1_n_1 ;
  wire \i_reg_99_reg[4]_i_1_n_2 ;
  wire \i_reg_99_reg[4]_i_1_n_3 ;
  wire \i_reg_99_reg[4]_i_1_n_4 ;
  wire \i_reg_99_reg[4]_i_1_n_5 ;
  wire \i_reg_99_reg[4]_i_1_n_6 ;
  wire \i_reg_99_reg[4]_i_1_n_7 ;
  wire \i_reg_99_reg[8]_i_1_n_0 ;
  wire \i_reg_99_reg[8]_i_1_n_1 ;
  wire \i_reg_99_reg[8]_i_1_n_2 ;
  wire \i_reg_99_reg[8]_i_1_n_3 ;
  wire \i_reg_99_reg[8]_i_1_n_4 ;
  wire \i_reg_99_reg[8]_i_1_n_5 ;
  wire \i_reg_99_reg[8]_i_1_n_6 ;
  wire \i_reg_99_reg[8]_i_1_n_7 ;
  wire icmp_ln330_fu_192_p2;
  wire icmp_ln330_fu_192_p2_carry__0_i_1_n_0;
  wire icmp_ln330_fu_192_p2_carry__0_i_2_n_0;
  wire icmp_ln330_fu_192_p2_carry__0_i_3_n_0;
  wire icmp_ln330_fu_192_p2_carry__0_i_4_n_0;
  wire icmp_ln330_fu_192_p2_carry__0_i_5_n_0;
  wire icmp_ln330_fu_192_p2_carry__0_i_6_n_0;
  wire icmp_ln330_fu_192_p2_carry__0_i_7_n_0;
  wire icmp_ln330_fu_192_p2_carry__0_i_8_n_0;
  wire icmp_ln330_fu_192_p2_carry__0_n_0;
  wire icmp_ln330_fu_192_p2_carry__0_n_1;
  wire icmp_ln330_fu_192_p2_carry__0_n_2;
  wire icmp_ln330_fu_192_p2_carry__0_n_3;
  wire icmp_ln330_fu_192_p2_carry__1_i_1_n_0;
  wire icmp_ln330_fu_192_p2_carry__1_i_2_n_0;
  wire icmp_ln330_fu_192_p2_carry__1_i_3_n_0;
  wire icmp_ln330_fu_192_p2_carry__1_i_4_n_0;
  wire icmp_ln330_fu_192_p2_carry__1_i_5_n_0;
  wire icmp_ln330_fu_192_p2_carry__1_i_6_n_0;
  wire icmp_ln330_fu_192_p2_carry__1_i_7_n_0;
  wire icmp_ln330_fu_192_p2_carry__1_i_8_n_0;
  wire icmp_ln330_fu_192_p2_carry__1_n_0;
  wire icmp_ln330_fu_192_p2_carry__1_n_1;
  wire icmp_ln330_fu_192_p2_carry__1_n_2;
  wire icmp_ln330_fu_192_p2_carry__1_n_3;
  wire icmp_ln330_fu_192_p2_carry__2_i_1_n_0;
  wire icmp_ln330_fu_192_p2_carry__2_i_2_n_0;
  wire icmp_ln330_fu_192_p2_carry__2_i_3_n_0;
  wire icmp_ln330_fu_192_p2_carry__2_i_4_n_0;
  wire icmp_ln330_fu_192_p2_carry__2_n_3;
  wire icmp_ln330_fu_192_p2_carry_i_1_n_0;
  wire icmp_ln330_fu_192_p2_carry_i_2_n_0;
  wire icmp_ln330_fu_192_p2_carry_i_3_n_0;
  wire icmp_ln330_fu_192_p2_carry_i_4_n_0;
  wire icmp_ln330_fu_192_p2_carry_i_5_n_0;
  wire icmp_ln330_fu_192_p2_carry_i_6_n_0;
  wire icmp_ln330_fu_192_p2_carry_i_7_n_0;
  wire icmp_ln330_fu_192_p2_carry_i_8_n_0;
  wire icmp_ln330_fu_192_p2_carry_n_0;
  wire icmp_ln330_fu_192_p2_carry_n_1;
  wire icmp_ln330_fu_192_p2_carry_n_2;
  wire icmp_ln330_fu_192_p2_carry_n_3;
  wire icmp_ln330_reg_241;
  wire \icmp_ln330_reg_241[0]_i_1_n_0 ;
  wire img_inp_TVALID_int_regslice;
  wire [26:0]loop_count_fu_175_p3;
  wire \loop_count_reg_231[12]_i_3_n_0 ;
  wire \loop_count_reg_231[12]_i_4_n_0 ;
  wire \loop_count_reg_231[12]_i_5_n_0 ;
  wire \loop_count_reg_231[12]_i_6_n_0 ;
  wire \loop_count_reg_231[16]_i_3_n_0 ;
  wire \loop_count_reg_231[16]_i_4_n_0 ;
  wire \loop_count_reg_231[16]_i_5_n_0 ;
  wire \loop_count_reg_231[16]_i_6_n_0 ;
  wire \loop_count_reg_231[20]_i_3_n_0 ;
  wire \loop_count_reg_231[20]_i_4_n_0 ;
  wire \loop_count_reg_231[20]_i_5_n_0 ;
  wire \loop_count_reg_231[20]_i_6_n_0 ;
  wire \loop_count_reg_231[24]_i_3_n_0 ;
  wire \loop_count_reg_231[24]_i_4_n_0 ;
  wire \loop_count_reg_231[24]_i_5_n_0 ;
  wire \loop_count_reg_231[24]_i_6_n_0 ;
  wire \loop_count_reg_231[26]_i_3_n_0 ;
  wire \loop_count_reg_231[26]_i_4_n_0 ;
  wire \loop_count_reg_231[27]_i_1_n_0 ;
  wire \loop_count_reg_231[4]_i_3_n_0 ;
  wire \loop_count_reg_231[4]_i_4_n_0 ;
  wire \loop_count_reg_231[4]_i_5_n_0 ;
  wire \loop_count_reg_231[4]_i_6_n_0 ;
  wire \loop_count_reg_231[4]_i_7_n_0 ;
  wire \loop_count_reg_231[8]_i_3_n_0 ;
  wire \loop_count_reg_231[8]_i_4_n_0 ;
  wire \loop_count_reg_231[8]_i_5_n_0 ;
  wire \loop_count_reg_231[8]_i_6_n_0 ;
  wire \loop_count_reg_231_reg[12]_i_2_n_0 ;
  wire \loop_count_reg_231_reg[12]_i_2_n_1 ;
  wire \loop_count_reg_231_reg[12]_i_2_n_2 ;
  wire \loop_count_reg_231_reg[12]_i_2_n_3 ;
  wire \loop_count_reg_231_reg[16]_i_2_n_0 ;
  wire \loop_count_reg_231_reg[16]_i_2_n_1 ;
  wire \loop_count_reg_231_reg[16]_i_2_n_2 ;
  wire \loop_count_reg_231_reg[16]_i_2_n_3 ;
  wire \loop_count_reg_231_reg[20]_i_2_n_0 ;
  wire \loop_count_reg_231_reg[20]_i_2_n_1 ;
  wire \loop_count_reg_231_reg[20]_i_2_n_2 ;
  wire \loop_count_reg_231_reg[20]_i_2_n_3 ;
  wire \loop_count_reg_231_reg[24]_i_2_n_0 ;
  wire \loop_count_reg_231_reg[24]_i_2_n_1 ;
  wire \loop_count_reg_231_reg[24]_i_2_n_2 ;
  wire \loop_count_reg_231_reg[24]_i_2_n_3 ;
  wire \loop_count_reg_231_reg[26]_i_2_n_1 ;
  wire \loop_count_reg_231_reg[26]_i_2_n_3 ;
  wire \loop_count_reg_231_reg[4]_i_2_n_0 ;
  wire \loop_count_reg_231_reg[4]_i_2_n_1 ;
  wire \loop_count_reg_231_reg[4]_i_2_n_2 ;
  wire \loop_count_reg_231_reg[4]_i_2_n_3 ;
  wire \loop_count_reg_231_reg[8]_i_2_n_0 ;
  wire \loop_count_reg_231_reg[8]_i_2_n_1 ;
  wire \loop_count_reg_231_reg[8]_i_2_n_2 ;
  wire \loop_count_reg_231_reg[8]_i_2_n_3 ;
  wire \loop_count_reg_231_reg_n_0_[0] ;
  wire \loop_count_reg_231_reg_n_0_[10] ;
  wire \loop_count_reg_231_reg_n_0_[11] ;
  wire \loop_count_reg_231_reg_n_0_[12] ;
  wire \loop_count_reg_231_reg_n_0_[13] ;
  wire \loop_count_reg_231_reg_n_0_[14] ;
  wire \loop_count_reg_231_reg_n_0_[15] ;
  wire \loop_count_reg_231_reg_n_0_[16] ;
  wire \loop_count_reg_231_reg_n_0_[17] ;
  wire \loop_count_reg_231_reg_n_0_[18] ;
  wire \loop_count_reg_231_reg_n_0_[19] ;
  wire \loop_count_reg_231_reg_n_0_[1] ;
  wire \loop_count_reg_231_reg_n_0_[20] ;
  wire \loop_count_reg_231_reg_n_0_[21] ;
  wire \loop_count_reg_231_reg_n_0_[22] ;
  wire \loop_count_reg_231_reg_n_0_[23] ;
  wire \loop_count_reg_231_reg_n_0_[24] ;
  wire \loop_count_reg_231_reg_n_0_[25] ;
  wire \loop_count_reg_231_reg_n_0_[26] ;
  wire \loop_count_reg_231_reg_n_0_[27] ;
  wire \loop_count_reg_231_reg_n_0_[2] ;
  wire \loop_count_reg_231_reg_n_0_[3] ;
  wire \loop_count_reg_231_reg_n_0_[4] ;
  wire \loop_count_reg_231_reg_n_0_[5] ;
  wire \loop_count_reg_231_reg_n_0_[6] ;
  wire \loop_count_reg_231_reg_n_0_[7] ;
  wire \loop_count_reg_231_reg_n_0_[8] ;
  wire \loop_count_reg_231_reg_n_0_[9] ;
  wire rows_cast_loc_channel_empty_n;
  wire sel;
  wire [31:3]shl_ln_fu_116_p3;
  wire strm_full_n;
  wire [26:1]sub_ln328_1_fu_166_p2;
  wire [31:5]sub_ln328_fu_137_p2;
  wire tmp_reg_216;
  wire \tmp_reg_216_reg[0]_i_1_n_3 ;
  wire [26:0]trunc_ln328_1_reg_221;
  wire \trunc_ln328_1_reg_221[0]_i_2_n_0 ;
  wire \trunc_ln328_1_reg_221[0]_i_3_n_0 ;
  wire \trunc_ln328_1_reg_221[0]_i_4_n_0 ;
  wire \trunc_ln328_1_reg_221[12]_i_2_n_0 ;
  wire \trunc_ln328_1_reg_221[12]_i_3_n_0 ;
  wire \trunc_ln328_1_reg_221[12]_i_4_n_0 ;
  wire \trunc_ln328_1_reg_221[12]_i_5_n_0 ;
  wire \trunc_ln328_1_reg_221[16]_i_2_n_0 ;
  wire \trunc_ln328_1_reg_221[16]_i_3_n_0 ;
  wire \trunc_ln328_1_reg_221[16]_i_4_n_0 ;
  wire \trunc_ln328_1_reg_221[16]_i_5_n_0 ;
  wire \trunc_ln328_1_reg_221[20]_i_2_n_0 ;
  wire \trunc_ln328_1_reg_221[20]_i_3_n_0 ;
  wire \trunc_ln328_1_reg_221[20]_i_4_n_0 ;
  wire \trunc_ln328_1_reg_221[20]_i_5_n_0 ;
  wire \trunc_ln328_1_reg_221[24]_i_2_n_0 ;
  wire \trunc_ln328_1_reg_221[24]_i_3_n_0 ;
  wire \trunc_ln328_1_reg_221[24]_i_4_n_0 ;
  wire \trunc_ln328_1_reg_221[24]_i_5_n_0 ;
  wire \trunc_ln328_1_reg_221[26]_i_2_n_0 ;
  wire \trunc_ln328_1_reg_221[4]_i_2_n_0 ;
  wire \trunc_ln328_1_reg_221[4]_i_3_n_0 ;
  wire \trunc_ln328_1_reg_221[4]_i_4_n_0 ;
  wire \trunc_ln328_1_reg_221[4]_i_5_n_0 ;
  wire \trunc_ln328_1_reg_221[8]_i_2_n_0 ;
  wire \trunc_ln328_1_reg_221[8]_i_3_n_0 ;
  wire \trunc_ln328_1_reg_221[8]_i_4_n_0 ;
  wire \trunc_ln328_1_reg_221[8]_i_5_n_0 ;
  wire \trunc_ln328_1_reg_221_reg[0]_i_1_n_0 ;
  wire \trunc_ln328_1_reg_221_reg[0]_i_1_n_1 ;
  wire \trunc_ln328_1_reg_221_reg[0]_i_1_n_2 ;
  wire \trunc_ln328_1_reg_221_reg[0]_i_1_n_3 ;
  wire \trunc_ln328_1_reg_221_reg[12]_i_1_n_0 ;
  wire \trunc_ln328_1_reg_221_reg[12]_i_1_n_1 ;
  wire \trunc_ln328_1_reg_221_reg[12]_i_1_n_2 ;
  wire \trunc_ln328_1_reg_221_reg[12]_i_1_n_3 ;
  wire \trunc_ln328_1_reg_221_reg[16]_i_1_n_0 ;
  wire \trunc_ln328_1_reg_221_reg[16]_i_1_n_1 ;
  wire \trunc_ln328_1_reg_221_reg[16]_i_1_n_2 ;
  wire \trunc_ln328_1_reg_221_reg[16]_i_1_n_3 ;
  wire \trunc_ln328_1_reg_221_reg[20]_i_1_n_0 ;
  wire \trunc_ln328_1_reg_221_reg[20]_i_1_n_1 ;
  wire \trunc_ln328_1_reg_221_reg[20]_i_1_n_2 ;
  wire \trunc_ln328_1_reg_221_reg[20]_i_1_n_3 ;
  wire \trunc_ln328_1_reg_221_reg[24]_i_1_n_0 ;
  wire \trunc_ln328_1_reg_221_reg[24]_i_1_n_1 ;
  wire \trunc_ln328_1_reg_221_reg[24]_i_1_n_2 ;
  wire \trunc_ln328_1_reg_221_reg[24]_i_1_n_3 ;
  wire \trunc_ln328_1_reg_221_reg[26]_i_1_n_3 ;
  wire \trunc_ln328_1_reg_221_reg[4]_i_1_n_0 ;
  wire \trunc_ln328_1_reg_221_reg[4]_i_1_n_1 ;
  wire \trunc_ln328_1_reg_221_reg[4]_i_1_n_2 ;
  wire \trunc_ln328_1_reg_221_reg[4]_i_1_n_3 ;
  wire \trunc_ln328_1_reg_221_reg[8]_i_1_n_0 ;
  wire \trunc_ln328_1_reg_221_reg[8]_i_1_n_1 ;
  wire \trunc_ln328_1_reg_221_reg[8]_i_1_n_2 ;
  wire \trunc_ln328_1_reg_221_reg[8]_i_1_n_3 ;
  wire [25:0]trunc_ln328_2_reg_226;
  wire \trunc_ln328_2_reg_226[0]_i_2_n_0 ;
  wire \trunc_ln328_2_reg_226[0]_i_3_n_0 ;
  wire \trunc_ln328_2_reg_226_reg[0]_i_1_n_0 ;
  wire \trunc_ln328_2_reg_226_reg[0]_i_1_n_1 ;
  wire \trunc_ln328_2_reg_226_reg[0]_i_1_n_2 ;
  wire \trunc_ln328_2_reg_226_reg[0]_i_1_n_3 ;
  wire \trunc_ln328_2_reg_226_reg[12]_i_1_n_0 ;
  wire \trunc_ln328_2_reg_226_reg[12]_i_1_n_1 ;
  wire \trunc_ln328_2_reg_226_reg[12]_i_1_n_2 ;
  wire \trunc_ln328_2_reg_226_reg[12]_i_1_n_3 ;
  wire \trunc_ln328_2_reg_226_reg[16]_i_1_n_0 ;
  wire \trunc_ln328_2_reg_226_reg[16]_i_1_n_1 ;
  wire \trunc_ln328_2_reg_226_reg[16]_i_1_n_2 ;
  wire \trunc_ln328_2_reg_226_reg[16]_i_1_n_3 ;
  wire \trunc_ln328_2_reg_226_reg[20]_i_1_n_0 ;
  wire \trunc_ln328_2_reg_226_reg[20]_i_1_n_1 ;
  wire \trunc_ln328_2_reg_226_reg[20]_i_1_n_2 ;
  wire \trunc_ln328_2_reg_226_reg[20]_i_1_n_3 ;
  wire \trunc_ln328_2_reg_226_reg[24]_i_1_n_0 ;
  wire \trunc_ln328_2_reg_226_reg[24]_i_1_n_1 ;
  wire \trunc_ln328_2_reg_226_reg[24]_i_1_n_2 ;
  wire \trunc_ln328_2_reg_226_reg[24]_i_1_n_3 ;
  wire \trunc_ln328_2_reg_226_reg[4]_i_1_n_0 ;
  wire \trunc_ln328_2_reg_226_reg[4]_i_1_n_1 ;
  wire \trunc_ln328_2_reg_226_reg[4]_i_1_n_2 ;
  wire \trunc_ln328_2_reg_226_reg[4]_i_1_n_3 ;
  wire \trunc_ln328_2_reg_226_reg[8]_i_1_n_0 ;
  wire \trunc_ln328_2_reg_226_reg[8]_i_1_n_1 ;
  wire \trunc_ln328_2_reg_226_reg[8]_i_1_n_2 ;
  wire \trunc_ln328_2_reg_226_reg[8]_i_1_n_3 ;
  wire [3:2]\NLW_i_reg_99_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_99_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln330_fu_192_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln330_fu_192_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln330_fu_192_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln330_fu_192_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln330_fu_192_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_loop_count_reg_231_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_loop_count_reg_231_reg[26]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_216_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_reg_216_reg[0]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trunc_ln328_1_reg_221_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln328_1_reg_221_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln328_1_reg_221_reg[26]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trunc_ln328_2_reg_226_reg[0]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(icmp_ln330_reg_241),
        .I2(strm_full_n),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln330_fu_192_p2),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(img_inp_TVALID_int_regslice),
        .I1(icmp_ln330_fu_192_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(strm_full_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(icmp_ln330_reg_241),
        .O(ap_block_pp0_stage0_11001__0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[2] ),
        .I2(\ap_CS_fsm_reg_n_0_[1] ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm_reg_n_0_[5] ),
        .I2(\ap_CS_fsm_reg_n_0_[4] ),
        .I3(\ap_CS_fsm_reg_n_0_[3] ),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(Q),
        .I4(cols_cast_loc_channel_empty_n),
        .I5(rows_cast_loc_channel_empty_n),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFB00)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(icmp_ln330_fu_192_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state9),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(Q),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(ap_CS_fsm_state7),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E000E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(icmp_ln330_fu_192_p2),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0A0C000C000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(icmp_ln330_fu_192_p2),
        .I4(ap_CS_fsm_state9),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \din_assign_reg_245[31]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln330_fu_192_p2),
        .O(din_assign_reg_2450));
  FDRE \din_assign_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [0]),
        .Q(\din_assign_reg_245_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[10] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [10]),
        .Q(\din_assign_reg_245_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[11] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [11]),
        .Q(\din_assign_reg_245_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[12] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [12]),
        .Q(\din_assign_reg_245_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[13] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [13]),
        .Q(\din_assign_reg_245_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[14] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [14]),
        .Q(\din_assign_reg_245_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[15] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [15]),
        .Q(\din_assign_reg_245_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[16] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [16]),
        .Q(\din_assign_reg_245_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[17] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [17]),
        .Q(\din_assign_reg_245_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[18] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [18]),
        .Q(\din_assign_reg_245_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[19] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [19]),
        .Q(\din_assign_reg_245_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [1]),
        .Q(\din_assign_reg_245_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[20] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [20]),
        .Q(\din_assign_reg_245_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[21] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [21]),
        .Q(\din_assign_reg_245_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[22] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [22]),
        .Q(\din_assign_reg_245_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[23] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [23]),
        .Q(\din_assign_reg_245_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[24] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [24]),
        .Q(\din_assign_reg_245_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[25] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [25]),
        .Q(\din_assign_reg_245_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[26] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [26]),
        .Q(\din_assign_reg_245_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[27] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [27]),
        .Q(\din_assign_reg_245_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[28] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [28]),
        .Q(\din_assign_reg_245_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[29] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [29]),
        .Q(\din_assign_reg_245_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [2]),
        .Q(\din_assign_reg_245_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[30] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [30]),
        .Q(\din_assign_reg_245_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[31] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [31]),
        .Q(\din_assign_reg_245_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [3]),
        .Q(\din_assign_reg_245_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [4]),
        .Q(\din_assign_reg_245_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [5]),
        .Q(\din_assign_reg_245_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [6]),
        .Q(\din_assign_reg_245_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [7]),
        .Q(\din_assign_reg_245_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [8]),
        .Q(\din_assign_reg_245_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \din_assign_reg_245_reg[9] 
       (.C(ap_clk),
        .CE(din_assign_reg_2450),
        .D(\din_assign_reg_245_reg[31]_1 [9]),
        .Q(\din_assign_reg_245_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \i_reg_99[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln330_fu_192_p2),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state9),
        .O(i_reg_99));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_reg_99[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln330_fu_192_p2),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_99[0]_i_4 
       (.I0(i_reg_99_reg[0]),
        .O(\i_reg_99[0]_i_4_n_0 ));
  FDRE \i_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_7 ),
        .Q(i_reg_99_reg[0]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_99_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_99_reg[0]_i_3_n_0 ,\i_reg_99_reg[0]_i_3_n_1 ,\i_reg_99_reg[0]_i_3_n_2 ,\i_reg_99_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_99_reg[0]_i_3_n_4 ,\i_reg_99_reg[0]_i_3_n_5 ,\i_reg_99_reg[0]_i_3_n_6 ,\i_reg_99_reg[0]_i_3_n_7 }),
        .S({i_reg_99_reg[3:1],\i_reg_99[0]_i_4_n_0 }));
  FDRE \i_reg_99_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_5 ),
        .Q(i_reg_99_reg[10]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_4 ),
        .Q(i_reg_99_reg[11]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_7 ),
        .Q(i_reg_99_reg[12]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_99_reg[12]_i_1 
       (.CI(\i_reg_99_reg[8]_i_1_n_0 ),
        .CO({\i_reg_99_reg[12]_i_1_n_0 ,\i_reg_99_reg[12]_i_1_n_1 ,\i_reg_99_reg[12]_i_1_n_2 ,\i_reg_99_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[12]_i_1_n_4 ,\i_reg_99_reg[12]_i_1_n_5 ,\i_reg_99_reg[12]_i_1_n_6 ,\i_reg_99_reg[12]_i_1_n_7 }),
        .S(i_reg_99_reg[15:12]));
  FDRE \i_reg_99_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_6 ),
        .Q(i_reg_99_reg[13]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_5 ),
        .Q(i_reg_99_reg[14]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[12]_i_1_n_4 ),
        .Q(i_reg_99_reg[15]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_7 ),
        .Q(i_reg_99_reg[16]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_99_reg[16]_i_1 
       (.CI(\i_reg_99_reg[12]_i_1_n_0 ),
        .CO({\i_reg_99_reg[16]_i_1_n_0 ,\i_reg_99_reg[16]_i_1_n_1 ,\i_reg_99_reg[16]_i_1_n_2 ,\i_reg_99_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[16]_i_1_n_4 ,\i_reg_99_reg[16]_i_1_n_5 ,\i_reg_99_reg[16]_i_1_n_6 ,\i_reg_99_reg[16]_i_1_n_7 }),
        .S(i_reg_99_reg[19:16]));
  FDRE \i_reg_99_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_6 ),
        .Q(i_reg_99_reg[17]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_5 ),
        .Q(i_reg_99_reg[18]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[16]_i_1_n_4 ),
        .Q(i_reg_99_reg[19]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_6 ),
        .Q(i_reg_99_reg[1]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_7 ),
        .Q(i_reg_99_reg[20]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_99_reg[20]_i_1 
       (.CI(\i_reg_99_reg[16]_i_1_n_0 ),
        .CO({\i_reg_99_reg[20]_i_1_n_0 ,\i_reg_99_reg[20]_i_1_n_1 ,\i_reg_99_reg[20]_i_1_n_2 ,\i_reg_99_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[20]_i_1_n_4 ,\i_reg_99_reg[20]_i_1_n_5 ,\i_reg_99_reg[20]_i_1_n_6 ,\i_reg_99_reg[20]_i_1_n_7 }),
        .S(i_reg_99_reg[23:20]));
  FDRE \i_reg_99_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_6 ),
        .Q(i_reg_99_reg[21]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_5 ),
        .Q(i_reg_99_reg[22]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[20]_i_1_n_4 ),
        .Q(i_reg_99_reg[23]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[24] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[24]_i_1_n_7 ),
        .Q(i_reg_99_reg[24]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_99_reg[24]_i_1 
       (.CI(\i_reg_99_reg[20]_i_1_n_0 ),
        .CO({\NLW_i_reg_99_reg[24]_i_1_CO_UNCONNECTED [3:2],\i_reg_99_reg[24]_i_1_n_2 ,\i_reg_99_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_99_reg[24]_i_1_O_UNCONNECTED [3],\i_reg_99_reg[24]_i_1_n_5 ,\i_reg_99_reg[24]_i_1_n_6 ,\i_reg_99_reg[24]_i_1_n_7 }),
        .S({1'b0,i_reg_99_reg[26:24]}));
  FDRE \i_reg_99_reg[25] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[24]_i_1_n_6 ),
        .Q(i_reg_99_reg[25]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[26] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[24]_i_1_n_5 ),
        .Q(i_reg_99_reg[26]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_5 ),
        .Q(i_reg_99_reg[2]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[0]_i_3_n_4 ),
        .Q(i_reg_99_reg[3]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_7 ),
        .Q(i_reg_99_reg[4]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_99_reg[4]_i_1 
       (.CI(\i_reg_99_reg[0]_i_3_n_0 ),
        .CO({\i_reg_99_reg[4]_i_1_n_0 ,\i_reg_99_reg[4]_i_1_n_1 ,\i_reg_99_reg[4]_i_1_n_2 ,\i_reg_99_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[4]_i_1_n_4 ,\i_reg_99_reg[4]_i_1_n_5 ,\i_reg_99_reg[4]_i_1_n_6 ,\i_reg_99_reg[4]_i_1_n_7 }),
        .S(i_reg_99_reg[7:4]));
  FDRE \i_reg_99_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_6 ),
        .Q(i_reg_99_reg[5]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_5 ),
        .Q(i_reg_99_reg[6]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[4]_i_1_n_4 ),
        .Q(i_reg_99_reg[7]),
        .R(i_reg_99));
  FDRE \i_reg_99_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_7 ),
        .Q(i_reg_99_reg[8]),
        .R(i_reg_99));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_99_reg[8]_i_1 
       (.CI(\i_reg_99_reg[4]_i_1_n_0 ),
        .CO({\i_reg_99_reg[8]_i_1_n_0 ,\i_reg_99_reg[8]_i_1_n_1 ,\i_reg_99_reg[8]_i_1_n_2 ,\i_reg_99_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_99_reg[8]_i_1_n_4 ,\i_reg_99_reg[8]_i_1_n_5 ,\i_reg_99_reg[8]_i_1_n_6 ,\i_reg_99_reg[8]_i_1_n_7 }),
        .S(i_reg_99_reg[11:8]));
  FDRE \i_reg_99_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_reg_99_reg[8]_i_1_n_6 ),
        .Q(i_reg_99_reg[9]),
        .R(i_reg_99));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln330_fu_192_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln330_fu_192_p2_carry_n_0,icmp_ln330_fu_192_p2_carry_n_1,icmp_ln330_fu_192_p2_carry_n_2,icmp_ln330_fu_192_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln330_fu_192_p2_carry_i_1_n_0,icmp_ln330_fu_192_p2_carry_i_2_n_0,icmp_ln330_fu_192_p2_carry_i_3_n_0,icmp_ln330_fu_192_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln330_fu_192_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln330_fu_192_p2_carry_i_5_n_0,icmp_ln330_fu_192_p2_carry_i_6_n_0,icmp_ln330_fu_192_p2_carry_i_7_n_0,icmp_ln330_fu_192_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln330_fu_192_p2_carry__0
       (.CI(icmp_ln330_fu_192_p2_carry_n_0),
        .CO({icmp_ln330_fu_192_p2_carry__0_n_0,icmp_ln330_fu_192_p2_carry__0_n_1,icmp_ln330_fu_192_p2_carry__0_n_2,icmp_ln330_fu_192_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln330_fu_192_p2_carry__0_i_1_n_0,icmp_ln330_fu_192_p2_carry__0_i_2_n_0,icmp_ln330_fu_192_p2_carry__0_i_3_n_0,icmp_ln330_fu_192_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln330_fu_192_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln330_fu_192_p2_carry__0_i_5_n_0,icmp_ln330_fu_192_p2_carry__0_i_6_n_0,icmp_ln330_fu_192_p2_carry__0_i_7_n_0,icmp_ln330_fu_192_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry__0_i_1
       (.I0(\loop_count_reg_231_reg_n_0_[14] ),
        .I1(i_reg_99_reg[14]),
        .I2(i_reg_99_reg[15]),
        .I3(\loop_count_reg_231_reg_n_0_[15] ),
        .O(icmp_ln330_fu_192_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry__0_i_2
       (.I0(\loop_count_reg_231_reg_n_0_[12] ),
        .I1(i_reg_99_reg[12]),
        .I2(i_reg_99_reg[13]),
        .I3(\loop_count_reg_231_reg_n_0_[13] ),
        .O(icmp_ln330_fu_192_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry__0_i_3
       (.I0(\loop_count_reg_231_reg_n_0_[10] ),
        .I1(i_reg_99_reg[10]),
        .I2(i_reg_99_reg[11]),
        .I3(\loop_count_reg_231_reg_n_0_[11] ),
        .O(icmp_ln330_fu_192_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry__0_i_4
       (.I0(\loop_count_reg_231_reg_n_0_[8] ),
        .I1(i_reg_99_reg[8]),
        .I2(i_reg_99_reg[9]),
        .I3(\loop_count_reg_231_reg_n_0_[9] ),
        .O(icmp_ln330_fu_192_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry__0_i_5
       (.I0(i_reg_99_reg[15]),
        .I1(\loop_count_reg_231_reg_n_0_[15] ),
        .I2(\loop_count_reg_231_reg_n_0_[14] ),
        .I3(i_reg_99_reg[14]),
        .O(icmp_ln330_fu_192_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry__0_i_6
       (.I0(i_reg_99_reg[13]),
        .I1(\loop_count_reg_231_reg_n_0_[13] ),
        .I2(\loop_count_reg_231_reg_n_0_[12] ),
        .I3(i_reg_99_reg[12]),
        .O(icmp_ln330_fu_192_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry__0_i_7
       (.I0(i_reg_99_reg[11]),
        .I1(\loop_count_reg_231_reg_n_0_[11] ),
        .I2(\loop_count_reg_231_reg_n_0_[10] ),
        .I3(i_reg_99_reg[10]),
        .O(icmp_ln330_fu_192_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry__0_i_8
       (.I0(i_reg_99_reg[9]),
        .I1(\loop_count_reg_231_reg_n_0_[9] ),
        .I2(\loop_count_reg_231_reg_n_0_[8] ),
        .I3(i_reg_99_reg[8]),
        .O(icmp_ln330_fu_192_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln330_fu_192_p2_carry__1
       (.CI(icmp_ln330_fu_192_p2_carry__0_n_0),
        .CO({icmp_ln330_fu_192_p2_carry__1_n_0,icmp_ln330_fu_192_p2_carry__1_n_1,icmp_ln330_fu_192_p2_carry__1_n_2,icmp_ln330_fu_192_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln330_fu_192_p2_carry__1_i_1_n_0,icmp_ln330_fu_192_p2_carry__1_i_2_n_0,icmp_ln330_fu_192_p2_carry__1_i_3_n_0,icmp_ln330_fu_192_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln330_fu_192_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln330_fu_192_p2_carry__1_i_5_n_0,icmp_ln330_fu_192_p2_carry__1_i_6_n_0,icmp_ln330_fu_192_p2_carry__1_i_7_n_0,icmp_ln330_fu_192_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry__1_i_1
       (.I0(\loop_count_reg_231_reg_n_0_[22] ),
        .I1(i_reg_99_reg[22]),
        .I2(i_reg_99_reg[23]),
        .I3(\loop_count_reg_231_reg_n_0_[23] ),
        .O(icmp_ln330_fu_192_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry__1_i_2
       (.I0(\loop_count_reg_231_reg_n_0_[20] ),
        .I1(i_reg_99_reg[20]),
        .I2(i_reg_99_reg[21]),
        .I3(\loop_count_reg_231_reg_n_0_[21] ),
        .O(icmp_ln330_fu_192_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry__1_i_3
       (.I0(\loop_count_reg_231_reg_n_0_[18] ),
        .I1(i_reg_99_reg[18]),
        .I2(i_reg_99_reg[19]),
        .I3(\loop_count_reg_231_reg_n_0_[19] ),
        .O(icmp_ln330_fu_192_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry__1_i_4
       (.I0(\loop_count_reg_231_reg_n_0_[16] ),
        .I1(i_reg_99_reg[16]),
        .I2(i_reg_99_reg[17]),
        .I3(\loop_count_reg_231_reg_n_0_[17] ),
        .O(icmp_ln330_fu_192_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry__1_i_5
       (.I0(i_reg_99_reg[23]),
        .I1(\loop_count_reg_231_reg_n_0_[23] ),
        .I2(\loop_count_reg_231_reg_n_0_[22] ),
        .I3(i_reg_99_reg[22]),
        .O(icmp_ln330_fu_192_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry__1_i_6
       (.I0(i_reg_99_reg[21]),
        .I1(\loop_count_reg_231_reg_n_0_[21] ),
        .I2(\loop_count_reg_231_reg_n_0_[20] ),
        .I3(i_reg_99_reg[20]),
        .O(icmp_ln330_fu_192_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry__1_i_7
       (.I0(i_reg_99_reg[19]),
        .I1(\loop_count_reg_231_reg_n_0_[19] ),
        .I2(\loop_count_reg_231_reg_n_0_[18] ),
        .I3(i_reg_99_reg[18]),
        .O(icmp_ln330_fu_192_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry__1_i_8
       (.I0(i_reg_99_reg[17]),
        .I1(\loop_count_reg_231_reg_n_0_[17] ),
        .I2(\loop_count_reg_231_reg_n_0_[16] ),
        .I3(i_reg_99_reg[16]),
        .O(icmp_ln330_fu_192_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln330_fu_192_p2_carry__2
       (.CI(icmp_ln330_fu_192_p2_carry__1_n_0),
        .CO({NLW_icmp_ln330_fu_192_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln330_fu_192_p2,icmp_ln330_fu_192_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln330_fu_192_p2_carry__2_i_1_n_0,icmp_ln330_fu_192_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln330_fu_192_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln330_fu_192_p2_carry__2_i_3_n_0,icmp_ln330_fu_192_p2_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h10)) 
    icmp_ln330_fu_192_p2_carry__2_i_1
       (.I0(i_reg_99_reg[26]),
        .I1(\loop_count_reg_231_reg_n_0_[27] ),
        .I2(\loop_count_reg_231_reg_n_0_[26] ),
        .O(icmp_ln330_fu_192_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry__2_i_2
       (.I0(\loop_count_reg_231_reg_n_0_[24] ),
        .I1(i_reg_99_reg[24]),
        .I2(i_reg_99_reg[25]),
        .I3(\loop_count_reg_231_reg_n_0_[25] ),
        .O(icmp_ln330_fu_192_p2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h21)) 
    icmp_ln330_fu_192_p2_carry__2_i_3
       (.I0(\loop_count_reg_231_reg_n_0_[26] ),
        .I1(\loop_count_reg_231_reg_n_0_[27] ),
        .I2(i_reg_99_reg[26]),
        .O(icmp_ln330_fu_192_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry__2_i_4
       (.I0(i_reg_99_reg[25]),
        .I1(\loop_count_reg_231_reg_n_0_[25] ),
        .I2(\loop_count_reg_231_reg_n_0_[24] ),
        .I3(i_reg_99_reg[24]),
        .O(icmp_ln330_fu_192_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry_i_1
       (.I0(\loop_count_reg_231_reg_n_0_[6] ),
        .I1(i_reg_99_reg[6]),
        .I2(i_reg_99_reg[7]),
        .I3(\loop_count_reg_231_reg_n_0_[7] ),
        .O(icmp_ln330_fu_192_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry_i_2
       (.I0(\loop_count_reg_231_reg_n_0_[4] ),
        .I1(i_reg_99_reg[4]),
        .I2(i_reg_99_reg[5]),
        .I3(\loop_count_reg_231_reg_n_0_[5] ),
        .O(icmp_ln330_fu_192_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry_i_3
       (.I0(\loop_count_reg_231_reg_n_0_[2] ),
        .I1(i_reg_99_reg[2]),
        .I2(i_reg_99_reg[3]),
        .I3(\loop_count_reg_231_reg_n_0_[3] ),
        .O(icmp_ln330_fu_192_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln330_fu_192_p2_carry_i_4
       (.I0(\loop_count_reg_231_reg_n_0_[0] ),
        .I1(i_reg_99_reg[0]),
        .I2(i_reg_99_reg[1]),
        .I3(\loop_count_reg_231_reg_n_0_[1] ),
        .O(icmp_ln330_fu_192_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry_i_5
       (.I0(i_reg_99_reg[7]),
        .I1(\loop_count_reg_231_reg_n_0_[7] ),
        .I2(\loop_count_reg_231_reg_n_0_[6] ),
        .I3(i_reg_99_reg[6]),
        .O(icmp_ln330_fu_192_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry_i_6
       (.I0(i_reg_99_reg[5]),
        .I1(\loop_count_reg_231_reg_n_0_[5] ),
        .I2(\loop_count_reg_231_reg_n_0_[4] ),
        .I3(i_reg_99_reg[4]),
        .O(icmp_ln330_fu_192_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry_i_7
       (.I0(i_reg_99_reg[3]),
        .I1(\loop_count_reg_231_reg_n_0_[3] ),
        .I2(\loop_count_reg_231_reg_n_0_[2] ),
        .I3(i_reg_99_reg[2]),
        .O(icmp_ln330_fu_192_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln330_fu_192_p2_carry_i_8
       (.I0(i_reg_99_reg[1]),
        .I1(\loop_count_reg_231_reg_n_0_[1] ),
        .I2(\loop_count_reg_231_reg_n_0_[0] ),
        .I3(i_reg_99_reg[0]),
        .O(icmp_ln330_fu_192_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln330_reg_241[0]_i_1 
       (.I0(icmp_ln330_fu_192_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(icmp_ln330_reg_241),
        .O(\icmp_ln330_reg_241[0]_i_1_n_0 ));
  FDRE \icmp_ln330_reg_241_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln330_reg_241[0]_i_1_n_0 ),
        .Q(icmp_ln330_reg_241),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__3
       (.I0(Q),
        .I1(rows_cast_loc_channel_empty_n),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[0]_i_1 
       (.I0(trunc_ln328_1_reg_221[0]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[0]),
        .O(loop_count_fu_175_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[10]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[10]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[10]),
        .O(loop_count_fu_175_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[11]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[11]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[11]),
        .O(loop_count_fu_175_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[12]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[12]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[12]),
        .O(loop_count_fu_175_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[12]_i_3 
       (.I0(trunc_ln328_1_reg_221[12]),
        .O(\loop_count_reg_231[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[12]_i_4 
       (.I0(trunc_ln328_1_reg_221[11]),
        .O(\loop_count_reg_231[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[12]_i_5 
       (.I0(trunc_ln328_1_reg_221[10]),
        .O(\loop_count_reg_231[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[12]_i_6 
       (.I0(trunc_ln328_1_reg_221[9]),
        .O(\loop_count_reg_231[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[13]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[13]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[13]),
        .O(loop_count_fu_175_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[14]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[14]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[14]),
        .O(loop_count_fu_175_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[15]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[15]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[15]),
        .O(loop_count_fu_175_p3[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[16]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[16]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[16]),
        .O(loop_count_fu_175_p3[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[16]_i_3 
       (.I0(trunc_ln328_1_reg_221[16]),
        .O(\loop_count_reg_231[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[16]_i_4 
       (.I0(trunc_ln328_1_reg_221[15]),
        .O(\loop_count_reg_231[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[16]_i_5 
       (.I0(trunc_ln328_1_reg_221[14]),
        .O(\loop_count_reg_231[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[16]_i_6 
       (.I0(trunc_ln328_1_reg_221[13]),
        .O(\loop_count_reg_231[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[17]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[17]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[17]),
        .O(loop_count_fu_175_p3[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[18]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[18]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[18]),
        .O(loop_count_fu_175_p3[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[19]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[19]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[19]),
        .O(loop_count_fu_175_p3[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[1]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[1]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[1]),
        .O(loop_count_fu_175_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[20]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[20]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[20]),
        .O(loop_count_fu_175_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[20]_i_3 
       (.I0(trunc_ln328_1_reg_221[20]),
        .O(\loop_count_reg_231[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[20]_i_4 
       (.I0(trunc_ln328_1_reg_221[19]),
        .O(\loop_count_reg_231[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[20]_i_5 
       (.I0(trunc_ln328_1_reg_221[18]),
        .O(\loop_count_reg_231[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[20]_i_6 
       (.I0(trunc_ln328_1_reg_221[17]),
        .O(\loop_count_reg_231[20]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[21]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[21]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[21]),
        .O(loop_count_fu_175_p3[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[22]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[22]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[22]),
        .O(loop_count_fu_175_p3[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[23]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[23]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[23]),
        .O(loop_count_fu_175_p3[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[24]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[24]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[24]),
        .O(loop_count_fu_175_p3[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[24]_i_3 
       (.I0(trunc_ln328_1_reg_221[24]),
        .O(\loop_count_reg_231[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[24]_i_4 
       (.I0(trunc_ln328_1_reg_221[23]),
        .O(\loop_count_reg_231[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[24]_i_5 
       (.I0(trunc_ln328_1_reg_221[22]),
        .O(\loop_count_reg_231[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[24]_i_6 
       (.I0(trunc_ln328_1_reg_221[21]),
        .O(\loop_count_reg_231[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[25]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[25]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[25]),
        .O(loop_count_fu_175_p3[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \loop_count_reg_231[26]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[26]),
        .I1(tmp_reg_216),
        .O(loop_count_fu_175_p3[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[26]_i_3 
       (.I0(trunc_ln328_1_reg_221[26]),
        .O(\loop_count_reg_231[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[26]_i_4 
       (.I0(trunc_ln328_1_reg_221[25]),
        .O(\loop_count_reg_231[26]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5D08)) 
    \loop_count_reg_231[27]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_reg_216),
        .I2(\loop_count_reg_231_reg[26]_i_2_n_1 ),
        .I3(\loop_count_reg_231_reg_n_0_[27] ),
        .O(\loop_count_reg_231[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[2]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[2]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[2]),
        .O(loop_count_fu_175_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[3]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[3]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[3]),
        .O(loop_count_fu_175_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[4]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[4]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[4]),
        .O(loop_count_fu_175_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[4]_i_3 
       (.I0(trunc_ln328_1_reg_221[0]),
        .O(\loop_count_reg_231[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[4]_i_4 
       (.I0(trunc_ln328_1_reg_221[4]),
        .O(\loop_count_reg_231[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[4]_i_5 
       (.I0(trunc_ln328_1_reg_221[3]),
        .O(\loop_count_reg_231[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[4]_i_6 
       (.I0(trunc_ln328_1_reg_221[2]),
        .O(\loop_count_reg_231[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[4]_i_7 
       (.I0(trunc_ln328_1_reg_221[1]),
        .O(\loop_count_reg_231[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[5]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[5]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[5]),
        .O(loop_count_fu_175_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[6]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[6]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[6]),
        .O(loop_count_fu_175_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[7]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[7]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[7]),
        .O(loop_count_fu_175_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[8]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[8]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[8]),
        .O(loop_count_fu_175_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[8]_i_3 
       (.I0(trunc_ln328_1_reg_221[8]),
        .O(\loop_count_reg_231[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[8]_i_4 
       (.I0(trunc_ln328_1_reg_221[7]),
        .O(\loop_count_reg_231[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[8]_i_5 
       (.I0(trunc_ln328_1_reg_221[6]),
        .O(\loop_count_reg_231[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_231[8]_i_6 
       (.I0(trunc_ln328_1_reg_221[5]),
        .O(\loop_count_reg_231[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_231[9]_i_1 
       (.I0(sub_ln328_1_fu_166_p2[9]),
        .I1(tmp_reg_216),
        .I2(trunc_ln328_2_reg_226[9]),
        .O(loop_count_fu_175_p3[9]));
  FDRE \loop_count_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[0]),
        .Q(\loop_count_reg_231_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[10]),
        .Q(\loop_count_reg_231_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[11]),
        .Q(\loop_count_reg_231_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[12]),
        .Q(\loop_count_reg_231_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_231_reg[12]_i_2 
       (.CI(\loop_count_reg_231_reg[8]_i_2_n_0 ),
        .CO({\loop_count_reg_231_reg[12]_i_2_n_0 ,\loop_count_reg_231_reg[12]_i_2_n_1 ,\loop_count_reg_231_reg[12]_i_2_n_2 ,\loop_count_reg_231_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_166_p2[12:9]),
        .S({\loop_count_reg_231[12]_i_3_n_0 ,\loop_count_reg_231[12]_i_4_n_0 ,\loop_count_reg_231[12]_i_5_n_0 ,\loop_count_reg_231[12]_i_6_n_0 }));
  FDRE \loop_count_reg_231_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[13]),
        .Q(\loop_count_reg_231_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[14]),
        .Q(\loop_count_reg_231_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[15]),
        .Q(\loop_count_reg_231_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[16]),
        .Q(\loop_count_reg_231_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_231_reg[16]_i_2 
       (.CI(\loop_count_reg_231_reg[12]_i_2_n_0 ),
        .CO({\loop_count_reg_231_reg[16]_i_2_n_0 ,\loop_count_reg_231_reg[16]_i_2_n_1 ,\loop_count_reg_231_reg[16]_i_2_n_2 ,\loop_count_reg_231_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_166_p2[16:13]),
        .S({\loop_count_reg_231[16]_i_3_n_0 ,\loop_count_reg_231[16]_i_4_n_0 ,\loop_count_reg_231[16]_i_5_n_0 ,\loop_count_reg_231[16]_i_6_n_0 }));
  FDRE \loop_count_reg_231_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[17]),
        .Q(\loop_count_reg_231_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[18]),
        .Q(\loop_count_reg_231_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[19]),
        .Q(\loop_count_reg_231_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[1]),
        .Q(\loop_count_reg_231_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[20]),
        .Q(\loop_count_reg_231_reg_n_0_[20] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_231_reg[20]_i_2 
       (.CI(\loop_count_reg_231_reg[16]_i_2_n_0 ),
        .CO({\loop_count_reg_231_reg[20]_i_2_n_0 ,\loop_count_reg_231_reg[20]_i_2_n_1 ,\loop_count_reg_231_reg[20]_i_2_n_2 ,\loop_count_reg_231_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_166_p2[20:17]),
        .S({\loop_count_reg_231[20]_i_3_n_0 ,\loop_count_reg_231[20]_i_4_n_0 ,\loop_count_reg_231[20]_i_5_n_0 ,\loop_count_reg_231[20]_i_6_n_0 }));
  FDRE \loop_count_reg_231_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[21]),
        .Q(\loop_count_reg_231_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[22]),
        .Q(\loop_count_reg_231_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[23]),
        .Q(\loop_count_reg_231_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[24]),
        .Q(\loop_count_reg_231_reg_n_0_[24] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_231_reg[24]_i_2 
       (.CI(\loop_count_reg_231_reg[20]_i_2_n_0 ),
        .CO({\loop_count_reg_231_reg[24]_i_2_n_0 ,\loop_count_reg_231_reg[24]_i_2_n_1 ,\loop_count_reg_231_reg[24]_i_2_n_2 ,\loop_count_reg_231_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_166_p2[24:21]),
        .S({\loop_count_reg_231[24]_i_3_n_0 ,\loop_count_reg_231[24]_i_4_n_0 ,\loop_count_reg_231[24]_i_5_n_0 ,\loop_count_reg_231[24]_i_6_n_0 }));
  FDRE \loop_count_reg_231_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[25]),
        .Q(\loop_count_reg_231_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[26]),
        .Q(\loop_count_reg_231_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_231_reg[26]_i_2 
       (.CI(\loop_count_reg_231_reg[24]_i_2_n_0 ),
        .CO({\NLW_loop_count_reg_231_reg[26]_i_2_CO_UNCONNECTED [3],\loop_count_reg_231_reg[26]_i_2_n_1 ,\NLW_loop_count_reg_231_reg[26]_i_2_CO_UNCONNECTED [1],\loop_count_reg_231_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop_count_reg_231_reg[26]_i_2_O_UNCONNECTED [3:2],sub_ln328_1_fu_166_p2[26:25]}),
        .S({1'b0,1'b1,\loop_count_reg_231[26]_i_3_n_0 ,\loop_count_reg_231[26]_i_4_n_0 }));
  FDRE \loop_count_reg_231_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop_count_reg_231[27]_i_1_n_0 ),
        .Q(\loop_count_reg_231_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[2]),
        .Q(\loop_count_reg_231_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[3]),
        .Q(\loop_count_reg_231_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[4]),
        .Q(\loop_count_reg_231_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_231_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\loop_count_reg_231_reg[4]_i_2_n_0 ,\loop_count_reg_231_reg[4]_i_2_n_1 ,\loop_count_reg_231_reg[4]_i_2_n_2 ,\loop_count_reg_231_reg[4]_i_2_n_3 }),
        .CYINIT(\loop_count_reg_231[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_166_p2[4:1]),
        .S({\loop_count_reg_231[4]_i_4_n_0 ,\loop_count_reg_231[4]_i_5_n_0 ,\loop_count_reg_231[4]_i_6_n_0 ,\loop_count_reg_231[4]_i_7_n_0 }));
  FDRE \loop_count_reg_231_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[5]),
        .Q(\loop_count_reg_231_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[6]),
        .Q(\loop_count_reg_231_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[7]),
        .Q(\loop_count_reg_231_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \loop_count_reg_231_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[8]),
        .Q(\loop_count_reg_231_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_231_reg[8]_i_2 
       (.CI(\loop_count_reg_231_reg[4]_i_2_n_0 ),
        .CO({\loop_count_reg_231_reg[8]_i_2_n_0 ,\loop_count_reg_231_reg[8]_i_2_n_1 ,\loop_count_reg_231_reg[8]_i_2_n_2 ,\loop_count_reg_231_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln328_1_fu_166_p2[8:5]),
        .S({\loop_count_reg_231[8]_i_3_n_0 ,\loop_count_reg_231[8]_i_4_n_0 ,\loop_count_reg_231[8]_i_5_n_0 ,\loop_count_reg_231[8]_i_6_n_0 }));
  FDRE \loop_count_reg_231_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(loop_count_fu_175_p3[9]),
        .Q(\loop_count_reg_231_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(strm_full_n),
        .I3(icmp_ln330_reg_241),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm_reg[9]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_26 mul_29s_29s_29_7_1_U16
       (.A(A),
        .B(B),
        .D(grp_fu_110_p2),
        .Q({Q,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state9,ap_CS_fsm_state8,\ap_CS_fsm_reg_n_0_[0] }),
        .\a_reg0_reg[28] (\a_reg0_reg[28] ),
        .ap_clk(ap_clk),
        .\b_reg0_reg[16] (D),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .internal_empty_n_reg(ap_NS_fsm[0]),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n));
  FDRE \mul_ln328_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[0]),
        .Q(shl_ln_fu_116_p3[3]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[10]),
        .Q(shl_ln_fu_116_p3[13]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[11]),
        .Q(shl_ln_fu_116_p3[14]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[12]),
        .Q(shl_ln_fu_116_p3[15]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[13]),
        .Q(shl_ln_fu_116_p3[16]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[14]),
        .Q(shl_ln_fu_116_p3[17]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[15]),
        .Q(shl_ln_fu_116_p3[18]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[16]),
        .Q(shl_ln_fu_116_p3[19]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[17]),
        .Q(shl_ln_fu_116_p3[20]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[18]),
        .Q(shl_ln_fu_116_p3[21]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[19]),
        .Q(shl_ln_fu_116_p3[22]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[1]),
        .Q(shl_ln_fu_116_p3[4]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[20]),
        .Q(shl_ln_fu_116_p3[23]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[21]),
        .Q(shl_ln_fu_116_p3[24]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[22]),
        .Q(shl_ln_fu_116_p3[25]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[23]),
        .Q(shl_ln_fu_116_p3[26]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[24]),
        .Q(shl_ln_fu_116_p3[27]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[25]),
        .Q(shl_ln_fu_116_p3[28]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[26]),
        .Q(shl_ln_fu_116_p3[29]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[27]),
        .Q(shl_ln_fu_116_p3[30]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[28]),
        .Q(shl_ln_fu_116_p3[31]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[2]),
        .Q(shl_ln_fu_116_p3[5]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[3]),
        .Q(shl_ln_fu_116_p3[6]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[4]),
        .Q(shl_ln_fu_116_p3[7]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[5]),
        .Q(shl_ln_fu_116_p3[8]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[6]),
        .Q(shl_ln_fu_116_p3[9]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[7]),
        .Q(shl_ln_fu_116_p3[10]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[8]),
        .Q(shl_ln_fu_116_p3[11]),
        .R(1'b0));
  FDRE \mul_ln328_reg_211_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_fu_110_p2[9]),
        .Q(shl_ln_fu_116_p3[12]),
        .R(1'b0));
  FDRE \tmp_reg_216_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[31]),
        .Q(tmp_reg_216),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_216_reg[0]_i_1 
       (.CI(\trunc_ln328_2_reg_226_reg[24]_i_1_n_0 ),
        .CO({\NLW_tmp_reg_216_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_reg_216_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_216_reg[0]_i_1_O_UNCONNECTED [3:2],add_ln328_fu_123_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_116_p3[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[0]_i_2 
       (.I0(shl_ln_fu_116_p3[5]),
        .O(\trunc_ln328_1_reg_221[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[0]_i_3 
       (.I0(shl_ln_fu_116_p3[3]),
        .O(\trunc_ln328_1_reg_221[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[0]_i_4 
       (.I0(shl_ln_fu_116_p3[4]),
        .O(\trunc_ln328_1_reg_221[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[12]_i_2 
       (.I0(shl_ln_fu_116_p3[17]),
        .O(\trunc_ln328_1_reg_221[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[12]_i_3 
       (.I0(shl_ln_fu_116_p3[16]),
        .O(\trunc_ln328_1_reg_221[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[12]_i_4 
       (.I0(shl_ln_fu_116_p3[15]),
        .O(\trunc_ln328_1_reg_221[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[12]_i_5 
       (.I0(shl_ln_fu_116_p3[14]),
        .O(\trunc_ln328_1_reg_221[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[16]_i_2 
       (.I0(shl_ln_fu_116_p3[21]),
        .O(\trunc_ln328_1_reg_221[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[16]_i_3 
       (.I0(shl_ln_fu_116_p3[20]),
        .O(\trunc_ln328_1_reg_221[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[16]_i_4 
       (.I0(shl_ln_fu_116_p3[19]),
        .O(\trunc_ln328_1_reg_221[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[16]_i_5 
       (.I0(shl_ln_fu_116_p3[18]),
        .O(\trunc_ln328_1_reg_221[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[20]_i_2 
       (.I0(shl_ln_fu_116_p3[25]),
        .O(\trunc_ln328_1_reg_221[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[20]_i_3 
       (.I0(shl_ln_fu_116_p3[24]),
        .O(\trunc_ln328_1_reg_221[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[20]_i_4 
       (.I0(shl_ln_fu_116_p3[23]),
        .O(\trunc_ln328_1_reg_221[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[20]_i_5 
       (.I0(shl_ln_fu_116_p3[22]),
        .O(\trunc_ln328_1_reg_221[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[24]_i_2 
       (.I0(shl_ln_fu_116_p3[29]),
        .O(\trunc_ln328_1_reg_221[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[24]_i_3 
       (.I0(shl_ln_fu_116_p3[28]),
        .O(\trunc_ln328_1_reg_221[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[24]_i_4 
       (.I0(shl_ln_fu_116_p3[27]),
        .O(\trunc_ln328_1_reg_221[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[24]_i_5 
       (.I0(shl_ln_fu_116_p3[26]),
        .O(\trunc_ln328_1_reg_221[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[26]_i_2 
       (.I0(shl_ln_fu_116_p3[30]),
        .O(\trunc_ln328_1_reg_221[26]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[4]_i_2 
       (.I0(shl_ln_fu_116_p3[9]),
        .O(\trunc_ln328_1_reg_221[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[4]_i_3 
       (.I0(shl_ln_fu_116_p3[8]),
        .O(\trunc_ln328_1_reg_221[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[4]_i_4 
       (.I0(shl_ln_fu_116_p3[7]),
        .O(\trunc_ln328_1_reg_221[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[4]_i_5 
       (.I0(shl_ln_fu_116_p3[6]),
        .O(\trunc_ln328_1_reg_221[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[8]_i_2 
       (.I0(shl_ln_fu_116_p3[13]),
        .O(\trunc_ln328_1_reg_221[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[8]_i_3 
       (.I0(shl_ln_fu_116_p3[12]),
        .O(\trunc_ln328_1_reg_221[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[8]_i_4 
       (.I0(shl_ln_fu_116_p3[11]),
        .O(\trunc_ln328_1_reg_221[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_1_reg_221[8]_i_5 
       (.I0(shl_ln_fu_116_p3[10]),
        .O(\trunc_ln328_1_reg_221[8]_i_5_n_0 ));
  FDRE \trunc_ln328_1_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[5]),
        .Q(trunc_ln328_1_reg_221[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_1_reg_221_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln328_1_reg_221_reg[0]_i_1_n_0 ,\trunc_ln328_1_reg_221_reg[0]_i_1_n_1 ,\trunc_ln328_1_reg_221_reg[0]_i_1_n_2 ,\trunc_ln328_1_reg_221_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln328_1_reg_221[0]_i_2_n_0 ,1'b0,\trunc_ln328_1_reg_221[0]_i_3_n_0 ,1'b0}),
        .O({sub_ln328_fu_137_p2[5],\NLW_trunc_ln328_1_reg_221_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_116_p3[5],\trunc_ln328_1_reg_221[0]_i_4_n_0 ,shl_ln_fu_116_p3[3],1'b0}));
  FDRE \trunc_ln328_1_reg_221_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[15]),
        .Q(trunc_ln328_1_reg_221[10]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[16]),
        .Q(trunc_ln328_1_reg_221[11]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[17]),
        .Q(trunc_ln328_1_reg_221[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_1_reg_221_reg[12]_i_1 
       (.CI(\trunc_ln328_1_reg_221_reg[8]_i_1_n_0 ),
        .CO({\trunc_ln328_1_reg_221_reg[12]_i_1_n_0 ,\trunc_ln328_1_reg_221_reg[12]_i_1_n_1 ,\trunc_ln328_1_reg_221_reg[12]_i_1_n_2 ,\trunc_ln328_1_reg_221_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln328_1_reg_221[12]_i_2_n_0 ,\trunc_ln328_1_reg_221[12]_i_3_n_0 ,\trunc_ln328_1_reg_221[12]_i_4_n_0 ,\trunc_ln328_1_reg_221[12]_i_5_n_0 }),
        .O(sub_ln328_fu_137_p2[17:14]),
        .S(shl_ln_fu_116_p3[17:14]));
  FDRE \trunc_ln328_1_reg_221_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[18]),
        .Q(trunc_ln328_1_reg_221[13]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[19]),
        .Q(trunc_ln328_1_reg_221[14]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[20]),
        .Q(trunc_ln328_1_reg_221[15]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[21]),
        .Q(trunc_ln328_1_reg_221[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_1_reg_221_reg[16]_i_1 
       (.CI(\trunc_ln328_1_reg_221_reg[12]_i_1_n_0 ),
        .CO({\trunc_ln328_1_reg_221_reg[16]_i_1_n_0 ,\trunc_ln328_1_reg_221_reg[16]_i_1_n_1 ,\trunc_ln328_1_reg_221_reg[16]_i_1_n_2 ,\trunc_ln328_1_reg_221_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln328_1_reg_221[16]_i_2_n_0 ,\trunc_ln328_1_reg_221[16]_i_3_n_0 ,\trunc_ln328_1_reg_221[16]_i_4_n_0 ,\trunc_ln328_1_reg_221[16]_i_5_n_0 }),
        .O(sub_ln328_fu_137_p2[21:18]),
        .S(shl_ln_fu_116_p3[21:18]));
  FDRE \trunc_ln328_1_reg_221_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[22]),
        .Q(trunc_ln328_1_reg_221[17]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[23]),
        .Q(trunc_ln328_1_reg_221[18]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[24]),
        .Q(trunc_ln328_1_reg_221[19]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[6]),
        .Q(trunc_ln328_1_reg_221[1]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[25]),
        .Q(trunc_ln328_1_reg_221[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_1_reg_221_reg[20]_i_1 
       (.CI(\trunc_ln328_1_reg_221_reg[16]_i_1_n_0 ),
        .CO({\trunc_ln328_1_reg_221_reg[20]_i_1_n_0 ,\trunc_ln328_1_reg_221_reg[20]_i_1_n_1 ,\trunc_ln328_1_reg_221_reg[20]_i_1_n_2 ,\trunc_ln328_1_reg_221_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln328_1_reg_221[20]_i_2_n_0 ,\trunc_ln328_1_reg_221[20]_i_3_n_0 ,\trunc_ln328_1_reg_221[20]_i_4_n_0 ,\trunc_ln328_1_reg_221[20]_i_5_n_0 }),
        .O(sub_ln328_fu_137_p2[25:22]),
        .S(shl_ln_fu_116_p3[25:22]));
  FDRE \trunc_ln328_1_reg_221_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[26]),
        .Q(trunc_ln328_1_reg_221[21]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[27]),
        .Q(trunc_ln328_1_reg_221[22]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[28]),
        .Q(trunc_ln328_1_reg_221[23]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[29]),
        .Q(trunc_ln328_1_reg_221[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_1_reg_221_reg[24]_i_1 
       (.CI(\trunc_ln328_1_reg_221_reg[20]_i_1_n_0 ),
        .CO({\trunc_ln328_1_reg_221_reg[24]_i_1_n_0 ,\trunc_ln328_1_reg_221_reg[24]_i_1_n_1 ,\trunc_ln328_1_reg_221_reg[24]_i_1_n_2 ,\trunc_ln328_1_reg_221_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln328_1_reg_221[24]_i_2_n_0 ,\trunc_ln328_1_reg_221[24]_i_3_n_0 ,\trunc_ln328_1_reg_221[24]_i_4_n_0 ,\trunc_ln328_1_reg_221[24]_i_5_n_0 }),
        .O(sub_ln328_fu_137_p2[29:26]),
        .S(shl_ln_fu_116_p3[29:26]));
  FDRE \trunc_ln328_1_reg_221_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[30]),
        .Q(trunc_ln328_1_reg_221[25]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[31]),
        .Q(trunc_ln328_1_reg_221[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_1_reg_221_reg[26]_i_1 
       (.CI(\trunc_ln328_1_reg_221_reg[24]_i_1_n_0 ),
        .CO({\NLW_trunc_ln328_1_reg_221_reg[26]_i_1_CO_UNCONNECTED [3:1],\trunc_ln328_1_reg_221_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln328_1_reg_221[26]_i_2_n_0 }),
        .O({\NLW_trunc_ln328_1_reg_221_reg[26]_i_1_O_UNCONNECTED [3:2],sub_ln328_fu_137_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_116_p3[31:30]}));
  FDRE \trunc_ln328_1_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[7]),
        .Q(trunc_ln328_1_reg_221[2]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[8]),
        .Q(trunc_ln328_1_reg_221[3]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[9]),
        .Q(trunc_ln328_1_reg_221[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_1_reg_221_reg[4]_i_1 
       (.CI(\trunc_ln328_1_reg_221_reg[0]_i_1_n_0 ),
        .CO({\trunc_ln328_1_reg_221_reg[4]_i_1_n_0 ,\trunc_ln328_1_reg_221_reg[4]_i_1_n_1 ,\trunc_ln328_1_reg_221_reg[4]_i_1_n_2 ,\trunc_ln328_1_reg_221_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln328_1_reg_221[4]_i_2_n_0 ,\trunc_ln328_1_reg_221[4]_i_3_n_0 ,\trunc_ln328_1_reg_221[4]_i_4_n_0 ,\trunc_ln328_1_reg_221[4]_i_5_n_0 }),
        .O(sub_ln328_fu_137_p2[9:6]),
        .S(shl_ln_fu_116_p3[9:6]));
  FDRE \trunc_ln328_1_reg_221_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[10]),
        .Q(trunc_ln328_1_reg_221[5]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[11]),
        .Q(trunc_ln328_1_reg_221[6]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[12]),
        .Q(trunc_ln328_1_reg_221[7]),
        .R(1'b0));
  FDRE \trunc_ln328_1_reg_221_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[13]),
        .Q(trunc_ln328_1_reg_221[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_1_reg_221_reg[8]_i_1 
       (.CI(\trunc_ln328_1_reg_221_reg[4]_i_1_n_0 ),
        .CO({\trunc_ln328_1_reg_221_reg[8]_i_1_n_0 ,\trunc_ln328_1_reg_221_reg[8]_i_1_n_1 ,\trunc_ln328_1_reg_221_reg[8]_i_1_n_2 ,\trunc_ln328_1_reg_221_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln328_1_reg_221[8]_i_2_n_0 ,\trunc_ln328_1_reg_221[8]_i_3_n_0 ,\trunc_ln328_1_reg_221[8]_i_4_n_0 ,\trunc_ln328_1_reg_221[8]_i_5_n_0 }),
        .O(sub_ln328_fu_137_p2[13:10]),
        .S(shl_ln_fu_116_p3[13:10]));
  FDRE \trunc_ln328_1_reg_221_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_ln328_fu_137_p2[14]),
        .Q(trunc_ln328_1_reg_221[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_2_reg_226[0]_i_2 
       (.I0(shl_ln_fu_116_p3[4]),
        .O(\trunc_ln328_2_reg_226[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln328_2_reg_226[0]_i_3 
       (.I0(shl_ln_fu_116_p3[3]),
        .O(\trunc_ln328_2_reg_226[0]_i_3_n_0 ));
  FDRE \trunc_ln328_2_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[5]),
        .Q(trunc_ln328_2_reg_226[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_2_reg_226_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln328_2_reg_226_reg[0]_i_1_n_0 ,\trunc_ln328_2_reg_226_reg[0]_i_1_n_1 ,\trunc_ln328_2_reg_226_reg[0]_i_1_n_2 ,\trunc_ln328_2_reg_226_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shl_ln_fu_116_p3[4:3],1'b0}),
        .O({add_ln328_fu_123_p2[5],\NLW_trunc_ln328_2_reg_226_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_116_p3[5],\trunc_ln328_2_reg_226[0]_i_2_n_0 ,\trunc_ln328_2_reg_226[0]_i_3_n_0 ,1'b1}));
  FDRE \trunc_ln328_2_reg_226_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[15]),
        .Q(trunc_ln328_2_reg_226[10]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[16]),
        .Q(trunc_ln328_2_reg_226[11]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[17]),
        .Q(trunc_ln328_2_reg_226[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_2_reg_226_reg[12]_i_1 
       (.CI(\trunc_ln328_2_reg_226_reg[8]_i_1_n_0 ),
        .CO({\trunc_ln328_2_reg_226_reg[12]_i_1_n_0 ,\trunc_ln328_2_reg_226_reg[12]_i_1_n_1 ,\trunc_ln328_2_reg_226_reg[12]_i_1_n_2 ,\trunc_ln328_2_reg_226_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[17:14]),
        .S(shl_ln_fu_116_p3[17:14]));
  FDRE \trunc_ln328_2_reg_226_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[18]),
        .Q(trunc_ln328_2_reg_226[13]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[19]),
        .Q(trunc_ln328_2_reg_226[14]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[20]),
        .Q(trunc_ln328_2_reg_226[15]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[21]),
        .Q(trunc_ln328_2_reg_226[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_2_reg_226_reg[16]_i_1 
       (.CI(\trunc_ln328_2_reg_226_reg[12]_i_1_n_0 ),
        .CO({\trunc_ln328_2_reg_226_reg[16]_i_1_n_0 ,\trunc_ln328_2_reg_226_reg[16]_i_1_n_1 ,\trunc_ln328_2_reg_226_reg[16]_i_1_n_2 ,\trunc_ln328_2_reg_226_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[21:18]),
        .S(shl_ln_fu_116_p3[21:18]));
  FDRE \trunc_ln328_2_reg_226_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[22]),
        .Q(trunc_ln328_2_reg_226[17]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[23]),
        .Q(trunc_ln328_2_reg_226[18]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[24]),
        .Q(trunc_ln328_2_reg_226[19]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[6]),
        .Q(trunc_ln328_2_reg_226[1]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[25]),
        .Q(trunc_ln328_2_reg_226[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_2_reg_226_reg[20]_i_1 
       (.CI(\trunc_ln328_2_reg_226_reg[16]_i_1_n_0 ),
        .CO({\trunc_ln328_2_reg_226_reg[20]_i_1_n_0 ,\trunc_ln328_2_reg_226_reg[20]_i_1_n_1 ,\trunc_ln328_2_reg_226_reg[20]_i_1_n_2 ,\trunc_ln328_2_reg_226_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[25:22]),
        .S(shl_ln_fu_116_p3[25:22]));
  FDRE \trunc_ln328_2_reg_226_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[26]),
        .Q(trunc_ln328_2_reg_226[21]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[27]),
        .Q(trunc_ln328_2_reg_226[22]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[28]),
        .Q(trunc_ln328_2_reg_226[23]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[29]),
        .Q(trunc_ln328_2_reg_226[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_2_reg_226_reg[24]_i_1 
       (.CI(\trunc_ln328_2_reg_226_reg[20]_i_1_n_0 ),
        .CO({\trunc_ln328_2_reg_226_reg[24]_i_1_n_0 ,\trunc_ln328_2_reg_226_reg[24]_i_1_n_1 ,\trunc_ln328_2_reg_226_reg[24]_i_1_n_2 ,\trunc_ln328_2_reg_226_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[29:26]),
        .S(shl_ln_fu_116_p3[29:26]));
  FDRE \trunc_ln328_2_reg_226_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[30]),
        .Q(trunc_ln328_2_reg_226[25]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[7]),
        .Q(trunc_ln328_2_reg_226[2]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[8]),
        .Q(trunc_ln328_2_reg_226[3]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[9]),
        .Q(trunc_ln328_2_reg_226[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_2_reg_226_reg[4]_i_1 
       (.CI(\trunc_ln328_2_reg_226_reg[0]_i_1_n_0 ),
        .CO({\trunc_ln328_2_reg_226_reg[4]_i_1_n_0 ,\trunc_ln328_2_reg_226_reg[4]_i_1_n_1 ,\trunc_ln328_2_reg_226_reg[4]_i_1_n_2 ,\trunc_ln328_2_reg_226_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[9:6]),
        .S(shl_ln_fu_116_p3[9:6]));
  FDRE \trunc_ln328_2_reg_226_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[10]),
        .Q(trunc_ln328_2_reg_226[5]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[11]),
        .Q(trunc_ln328_2_reg_226[6]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[12]),
        .Q(trunc_ln328_2_reg_226[7]),
        .R(1'b0));
  FDRE \trunc_ln328_2_reg_226_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[13]),
        .Q(trunc_ln328_2_reg_226[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln328_2_reg_226_reg[8]_i_1 
       (.CI(\trunc_ln328_2_reg_226_reg[4]_i_1_n_0 ),
        .CO({\trunc_ln328_2_reg_226_reg[8]_i_1_n_0 ,\trunc_ln328_2_reg_226_reg[8]_i_1_n_1 ,\trunc_ln328_2_reg_226_reg[8]_i_1_n_2 ,\trunc_ln328_2_reg_226_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln328_fu_123_p2[13:10]),
        .S(shl_ln_fu_116_p3[13:10]));
  FDRE \trunc_ln328_2_reg_226_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln328_fu_123_p2[14]),
        .Q(trunc_ln328_2_reg_226[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_1
   (ap_rst_n_0,
    E,
    \icmp_ln251_reg_922_pp0_iter6_reg_reg[0] ,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg,
    \ap_CS_fsm_reg[2] ,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg,
    D,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY,
    \ap_CS_fsm_reg[1] ,
    \p_Result_7_reg_1148_reg[7] ,
    ap_clk,
    in_mat_data_full_n,
    Q,
    ap_rst_n,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg,
    \ap_CS_fsm_reg[0] ,
    \rows_reg_856_reg[31] ,
    \cols_loc_read_reg_845_reg[31] ,
    img_inp_TVALID_int_regslice,
    \din_assign_reg_245_reg[31] );
  output ap_rst_n_0;
  output [0:0]E;
  output \icmp_ln251_reg_922_pp0_iter6_reg_reg[0] ;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg;
  output \ap_CS_fsm_reg[2] ;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg;
  output [1:0]D;
  output grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY;
  output \ap_CS_fsm_reg[1] ;
  output [7:0]\p_Result_7_reg_1148_reg[7] ;
  input ap_clk;
  input in_mat_data_full_n;
  input [2:0]Q;
  input ap_rst_n;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input [31:0]\rows_reg_856_reg[31] ;
  input [31:0]\cols_loc_read_reg_845_reg[31] ;
  input img_inp_TVALID_int_regslice;
  input [31:0]\din_assign_reg_245_reg[31] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_channel_write_cols_cast_loc_channel0;
  wire ap_sync_channel_write_rows_cast_loc_channel0;
  wire ap_sync_reg_channel_write_cols_cast_loc_channel;
  wire ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg;
  wire axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready;
  wire axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_0;
  wire axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_3;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_39;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_4;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_40;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_41;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_42;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_43;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_44;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_45;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_46;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_47;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_48;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_49;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_5;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_50;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_51;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_52;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_53;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_54;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_55;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_56;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_57;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_58;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_59;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_6;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_60;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_61;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_62;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_63;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_64;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_65;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_66;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_67;
  wire cols_cast_loc_channel_U_n_10;
  wire cols_cast_loc_channel_U_n_11;
  wire cols_cast_loc_channel_U_n_12;
  wire cols_cast_loc_channel_U_n_13;
  wire cols_cast_loc_channel_U_n_14;
  wire cols_cast_loc_channel_U_n_15;
  wire cols_cast_loc_channel_U_n_16;
  wire cols_cast_loc_channel_U_n_17;
  wire cols_cast_loc_channel_U_n_18;
  wire cols_cast_loc_channel_U_n_19;
  wire cols_cast_loc_channel_U_n_2;
  wire cols_cast_loc_channel_U_n_20;
  wire cols_cast_loc_channel_U_n_21;
  wire cols_cast_loc_channel_U_n_22;
  wire cols_cast_loc_channel_U_n_23;
  wire cols_cast_loc_channel_U_n_24;
  wire cols_cast_loc_channel_U_n_25;
  wire cols_cast_loc_channel_U_n_26;
  wire cols_cast_loc_channel_U_n_27;
  wire cols_cast_loc_channel_U_n_28;
  wire cols_cast_loc_channel_U_n_29;
  wire cols_cast_loc_channel_U_n_3;
  wire cols_cast_loc_channel_U_n_30;
  wire cols_cast_loc_channel_U_n_31;
  wire cols_cast_loc_channel_U_n_32;
  wire cols_cast_loc_channel_U_n_4;
  wire cols_cast_loc_channel_U_n_5;
  wire cols_cast_loc_channel_U_n_6;
  wire cols_cast_loc_channel_U_n_7;
  wire cols_cast_loc_channel_U_n_8;
  wire cols_cast_loc_channel_U_n_9;
  wire cols_cast_loc_channel_empty_n;
  wire cols_cast_loc_channel_full_n;
  wire [31:0]cols_loc_c_dout;
  wire cols_loc_c_empty_n;
  wire cols_loc_c_full_n;
  wire [31:0]\cols_loc_read_reg_845_reg[31] ;
  wire [28:0]data;
  wire [31:0]din_assign_reg_245;
  wire [31:0]\din_assign_reg_245_reg[31] ;
  wire [31:0]dstMat_1_c_dout;
  wire dstMat_1_c_empty_n;
  wire dstMat_1_c_full_n;
  wire [28:0]dstMat_2_c_dout;
  wire dstMat_2_c_empty_n;
  wire dstMat_2_c_full_n;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_ready;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_10;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_11;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_7;
  wire \icmp_ln251_reg_922_pp0_iter6_reg_reg[0] ;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;
  wire p_25_in;
  wire p_26_in;
  wire [7:0]\p_Result_7_reg_1148_reg[7] ;
  wire rows_cast_loc_channel_U_n_10;
  wire rows_cast_loc_channel_U_n_11;
  wire rows_cast_loc_channel_U_n_12;
  wire rows_cast_loc_channel_U_n_13;
  wire rows_cast_loc_channel_U_n_14;
  wire rows_cast_loc_channel_U_n_15;
  wire rows_cast_loc_channel_U_n_16;
  wire rows_cast_loc_channel_U_n_17;
  wire rows_cast_loc_channel_U_n_18;
  wire rows_cast_loc_channel_U_n_19;
  wire rows_cast_loc_channel_U_n_2;
  wire rows_cast_loc_channel_U_n_20;
  wire rows_cast_loc_channel_U_n_21;
  wire rows_cast_loc_channel_U_n_22;
  wire rows_cast_loc_channel_U_n_23;
  wire rows_cast_loc_channel_U_n_24;
  wire rows_cast_loc_channel_U_n_25;
  wire rows_cast_loc_channel_U_n_26;
  wire rows_cast_loc_channel_U_n_27;
  wire rows_cast_loc_channel_U_n_28;
  wire rows_cast_loc_channel_U_n_29;
  wire rows_cast_loc_channel_U_n_3;
  wire rows_cast_loc_channel_U_n_30;
  wire rows_cast_loc_channel_U_n_31;
  wire rows_cast_loc_channel_U_n_4;
  wire rows_cast_loc_channel_U_n_5;
  wire rows_cast_loc_channel_U_n_6;
  wire rows_cast_loc_channel_U_n_7;
  wire rows_cast_loc_channel_U_n_8;
  wire rows_cast_loc_channel_U_n_9;
  wire rows_cast_loc_channel_empty_n;
  wire rows_cast_loc_channel_full_n;
  wire [31:0]\rows_reg_856_reg[31] ;
  wire shiftReg_ce;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n;
  wire start_once_reg;
  wire strm_U_n_10;
  wire strm_U_n_11;
  wire strm_U_n_12;
  wire strm_U_n_13;
  wire strm_U_n_14;
  wire strm_U_n_15;
  wire strm_U_n_16;
  wire strm_U_n_17;
  wire strm_U_n_18;
  wire strm_U_n_19;
  wire strm_U_n_2;
  wire strm_U_n_20;
  wire strm_U_n_21;
  wire strm_U_n_22;
  wire strm_U_n_23;
  wire strm_U_n_24;
  wire strm_U_n_25;
  wire strm_U_n_26;
  wire strm_U_n_27;
  wire strm_U_n_28;
  wire strm_U_n_29;
  wire strm_U_n_3;
  wire strm_U_n_30;
  wire strm_U_n_31;
  wire strm_U_n_32;
  wire strm_U_n_33;
  wire strm_U_n_34;
  wire strm_U_n_35;
  wire strm_U_n_36;
  wire strm_U_n_4;
  wire strm_U_n_5;
  wire strm_U_n_6;
  wire strm_U_n_7;
  wire strm_U_n_8;
  wire strm_U_n_9;
  wire strm_empty_n;
  wire strm_full_n;

  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_cols_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_cast_loc_channel_U_n_32),
        .Q(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_rows_cast_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_cast_loc_channel_U_n_31),
        .Q(ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2hlsStrm_32_32_32_1_1_8_256_s axiStrm2hlsStrm_32_32_32_1_1_8_256_U0
       (.A({rows_cast_loc_channel_U_n_3,rows_cast_loc_channel_U_n_4,rows_cast_loc_channel_U_n_5,rows_cast_loc_channel_U_n_6,rows_cast_loc_channel_U_n_7,rows_cast_loc_channel_U_n_8,rows_cast_loc_channel_U_n_9,rows_cast_loc_channel_U_n_10,rows_cast_loc_channel_U_n_11,rows_cast_loc_channel_U_n_12,rows_cast_loc_channel_U_n_13,rows_cast_loc_channel_U_n_14,rows_cast_loc_channel_U_n_15,rows_cast_loc_channel_U_n_16,rows_cast_loc_channel_U_n_17,rows_cast_loc_channel_U_n_18,rows_cast_loc_channel_U_n_19}),
        .B({cols_cast_loc_channel_U_n_19,cols_cast_loc_channel_U_n_20,cols_cast_loc_channel_U_n_21,cols_cast_loc_channel_U_n_22,cols_cast_loc_channel_U_n_23,cols_cast_loc_channel_U_n_24,cols_cast_loc_channel_U_n_25,cols_cast_loc_channel_U_n_26,cols_cast_loc_channel_U_n_27,cols_cast_loc_channel_U_n_28,cols_cast_loc_channel_U_n_29,cols_cast_loc_channel_U_n_30}),
        .D({cols_cast_loc_channel_U_n_2,cols_cast_loc_channel_U_n_3,cols_cast_loc_channel_U_n_4,cols_cast_loc_channel_U_n_5,cols_cast_loc_channel_U_n_6,cols_cast_loc_channel_U_n_7,cols_cast_loc_channel_U_n_8,cols_cast_loc_channel_U_n_9,cols_cast_loc_channel_U_n_10,cols_cast_loc_channel_U_n_11,cols_cast_loc_channel_U_n_12,cols_cast_loc_channel_U_n_13,cols_cast_loc_channel_U_n_14,cols_cast_loc_channel_U_n_15,cols_cast_loc_channel_U_n_16,cols_cast_loc_channel_U_n_17,cols_cast_loc_channel_U_n_18}),
        .E(shiftReg_ce),
        .Q(axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready),
        .\a_reg0_reg[28] ({rows_cast_loc_channel_U_n_20,rows_cast_loc_channel_U_n_21,rows_cast_loc_channel_U_n_22,rows_cast_loc_channel_U_n_23,rows_cast_loc_channel_U_n_24,rows_cast_loc_channel_U_n_25,rows_cast_loc_channel_U_n_26,rows_cast_loc_channel_U_n_27,rows_cast_loc_channel_U_n_28,rows_cast_loc_channel_U_n_29,rows_cast_loc_channel_U_n_30,rows_cast_loc_channel_U_n_31}),
        .\ap_CS_fsm_reg[0]_0 (ap_rst_n_0),
        .\ap_CS_fsm_reg[10]_0 (axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_3),
        .\ap_CS_fsm_reg[9]_0 (axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .\din_assign_reg_245_reg[31]_0 (din_assign_reg_245),
        .\din_assign_reg_245_reg[31]_1 (\din_assign_reg_245_reg[31] ),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n),
        .sel(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .strm_full_n(strm_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_Block_split3_proc axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0
       (.D(data),
        .Q(Q[2:1]),
        .\SRL_SIG_reg[0][28] (ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(rows_cast_loc_channel_U_n_2),
        .\ap_return_0_preg_reg[28]_0 (\rows_reg_856_reg[31] [28:0]),
        .\ap_return_1_preg_reg[28]_0 (\cols_loc_read_reg_845_reg[31] [28:0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_sync_channel_write_cols_cast_loc_channel0(ap_sync_channel_write_cols_cast_loc_channel0),
        .ap_sync_channel_write_rows_cast_loc_channel0(ap_sync_channel_write_rows_cast_loc_channel0),
        .ap_sync_reg_channel_write_cols_cast_loc_channel(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0(\ap_CS_fsm_reg[2] ),
        .axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done(axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done),
        .cols_cast_loc_channel_full_n(cols_cast_loc_channel_full_n),
        .cols_loc_c_full_n(cols_loc_c_full_n),
        .dstMat_1_c_full_n(dstMat_1_c_full_n),
        .dstMat_2_c_full_n(dstMat_2_c_full_n),
        .\dstMat_cols_read_reg_97_reg[28] ({axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_39,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_40,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_41,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_42,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_43,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_44,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_45,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_46,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_47,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_48,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_49,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_50,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_51,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_52,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_53,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_54,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_55,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_56,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_57,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_58,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_59,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_60,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_61,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_62,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_63,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_64,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_65,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_66,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_67}),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg),
        .internal_full_n_reg(axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_4),
        .internal_full_n_reg_0(axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_5),
        .internal_full_n_reg_1(axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_6),
        .rows_cast_loc_channel_full_n(rows_cast_loc_channel_full_n),
        .start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S cols_cast_loc_channel_U
       (.B({cols_cast_loc_channel_U_n_19,cols_cast_loc_channel_U_n_20,cols_cast_loc_channel_U_n_21,cols_cast_loc_channel_U_n_22,cols_cast_loc_channel_U_n_23,cols_cast_loc_channel_U_n_24,cols_cast_loc_channel_U_n_25,cols_cast_loc_channel_U_n_26,cols_cast_loc_channel_U_n_27,cols_cast_loc_channel_U_n_28,cols_cast_loc_channel_U_n_29,cols_cast_loc_channel_U_n_30}),
        .D({cols_cast_loc_channel_U_n_2,cols_cast_loc_channel_U_n_3,cols_cast_loc_channel_U_n_4,cols_cast_loc_channel_U_n_5,cols_cast_loc_channel_U_n_6,cols_cast_loc_channel_U_n_7,cols_cast_loc_channel_U_n_8,cols_cast_loc_channel_U_n_9,cols_cast_loc_channel_U_n_10,cols_cast_loc_channel_U_n_11,cols_cast_loc_channel_U_n_12,cols_cast_loc_channel_U_n_13,cols_cast_loc_channel_U_n_14,cols_cast_loc_channel_U_n_15,cols_cast_loc_channel_U_n_16,cols_cast_loc_channel_U_n_17,cols_cast_loc_channel_U_n_18}),
        .Q(axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready),
        .\SRL_SIG_reg[0][28] ({axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_39,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_40,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_41,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_42,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_43,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_44,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_45,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_46,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_47,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_48,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_49,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_50,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_51,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_52,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_53,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_54,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_55,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_56,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_57,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_58,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_59,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_60,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_61,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_62,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_63,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_64,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_65,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_66,axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_67}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(cols_cast_loc_channel_U_n_31),
        .ap_rst_n_1(cols_cast_loc_channel_U_n_32),
        .ap_sync_channel_write_cols_cast_loc_channel0(ap_sync_channel_write_cols_cast_loc_channel0),
        .ap_sync_reg_channel_write_cols_cast_loc_channel(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .ap_sync_reg_channel_write_rows_cast_loc_channel_reg(ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0),
        .axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done(axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .cols_cast_loc_channel_full_n(cols_cast_loc_channel_full_n),
        .\mOutPtr_reg[0]_0 (ap_rst_n_0),
        .rows_cast_loc_channel_full_n(rows_cast_loc_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S cols_loc_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cols_loc_c_empty_n(cols_loc_c_empty_n),
        .cols_loc_c_full_n(cols_loc_c_full_n),
        .\cols_loc_read_reg_845_reg[31] (\cols_loc_read_reg_845_reg[31] ),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .\mOutPtr_reg[0]_0 (ap_rst_n_0),
        .\mOutPtr_reg[2]_0 (axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_6),
        .out(cols_loc_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_19 dstMat_1_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dstMat_1_c_empty_n(dstMat_1_c_empty_n),
        .dstMat_1_c_full_n(dstMat_1_c_full_n),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .\mOutPtr_reg[0]_0 (ap_rst_n_0),
        .\mOutPtr_reg[2]_0 (axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_4),
        .out(dstMat_1_c_dout),
        .\rows_reg_856_reg[31] (\rows_reg_856_reg[31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S dstMat_2_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_reg_861_reg[28] (\cols_loc_read_reg_845_reg[31] [28:0]),
        .dstMat_2_c_empty_n(dstMat_2_c_empty_n),
        .dstMat_2_c_full_n(dstMat_2_c_full_n),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .\mOutPtr_reg[2]_0 (axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_5),
        .\mOutPtr_reg[2]_1 (ap_rst_n_0),
        .out(dstMat_2_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2xfMat_32_0_32_32_1_1024_s hlsStrm2xfMat_32_0_32_32_1_1024_U0
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[11]_0 (hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_ready),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 (strm_U_n_36),
        .\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_1 (strm_U_n_35),
        .\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 ({strm_U_n_3,strm_U_n_4,strm_U_n_5,strm_U_n_6,strm_U_n_7,strm_U_n_8,strm_U_n_9,strm_U_n_10,strm_U_n_11,strm_U_n_12,strm_U_n_13,strm_U_n_14,strm_U_n_15,strm_U_n_16,strm_U_n_17,strm_U_n_18,strm_U_n_19,strm_U_n_20,strm_U_n_21,strm_U_n_22,strm_U_n_23,strm_U_n_24,strm_U_n_25,strm_U_n_26,strm_U_n_27,strm_U_n_28,strm_U_n_29,strm_U_n_30,strm_U_n_31,strm_U_n_32,strm_U_n_33,strm_U_n_34}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_7),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg),
        .cols_loc_c_empty_n(cols_loc_c_empty_n),
        .\cols_reg_861_reg[28]_0 (dstMat_2_c_dout),
        .\dout_array_reg[0][0] (ap_rst_n_0),
        .dstMat_1_c_empty_n(dstMat_1_c_empty_n),
        .dstMat_2_c_empty_n(dstMat_2_c_empty_n),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .\icmp_ln251_reg_922_pp0_iter6_reg_reg[0]_0 (\icmp_ln251_reg_922_pp0_iter6_reg_reg[0] ),
        .\icmp_ln280_reg_994_reg[0]_0 (hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_10),
        .in_mat_data_full_n(in_mat_data_full_n),
        .internal_full_n_reg(strm_U_n_2),
        .internal_full_n_reg_0(axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_0),
        .\mOutPtr_reg[1] (hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_11),
        .out(cols_loc_c_dout),
        .p_25_in(p_25_in),
        .p_26_in(p_26_in),
        .\p_Result_7_reg_1148_reg[7]_0 (\p_Result_7_reg_1148_reg[7] ),
        .\rows_reg_856_reg[31]_0 (dstMat_1_c_dout),
        .strm_empty_n(strm_empty_n),
        .strm_full_n(strm_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_20 rows_cast_loc_channel_U
       (.A({rows_cast_loc_channel_U_n_3,rows_cast_loc_channel_U_n_4,rows_cast_loc_channel_U_n_5,rows_cast_loc_channel_U_n_6,rows_cast_loc_channel_U_n_7,rows_cast_loc_channel_U_n_8,rows_cast_loc_channel_U_n_9,rows_cast_loc_channel_U_n_10,rows_cast_loc_channel_U_n_11,rows_cast_loc_channel_U_n_12,rows_cast_loc_channel_U_n_13,rows_cast_loc_channel_U_n_14,rows_cast_loc_channel_U_n_15,rows_cast_loc_channel_U_n_16,rows_cast_loc_channel_U_n_17,rows_cast_loc_channel_U_n_18,rows_cast_loc_channel_U_n_19}),
        .D(data),
        .Q(axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready),
        .\SRL_SIG_reg[1][28] ({rows_cast_loc_channel_U_n_20,rows_cast_loc_channel_U_n_21,rows_cast_loc_channel_U_n_22,rows_cast_loc_channel_U_n_23,rows_cast_loc_channel_U_n_24,rows_cast_loc_channel_U_n_25,rows_cast_loc_channel_U_n_26,rows_cast_loc_channel_U_n_27,rows_cast_loc_channel_U_n_28,rows_cast_loc_channel_U_n_29,rows_cast_loc_channel_U_n_30,rows_cast_loc_channel_U_n_31}),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rows_cast_loc_channel_U_n_2),
        .ap_sync_channel_write_rows_cast_loc_channel0(ap_sync_channel_write_rows_cast_loc_channel0),
        .ap_sync_reg_channel_write_cols_cast_loc_channel(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done(axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done),
        .cols_cast_loc_channel_full_n(cols_cast_loc_channel_full_n),
        .internal_full_n_reg_0(axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_3),
        .\mOutPtr_reg[0]_0 (ap_rst_n_0),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n),
        .rows_cast_loc_channel_full_n(rows_cast_loc_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0 start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .\mOutPtr_reg[0]_0 (hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_ready),
        .\mOutPtr_reg[0]_1 (ap_rst_n_0),
        .start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S strm_U
       (.D(din_assign_reg_245),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][31] ({strm_U_n_3,strm_U_n_4,strm_U_n_5,strm_U_n_6,strm_U_n_7,strm_U_n_8,strm_U_n_9,strm_U_n_10,strm_U_n_11,strm_U_n_12,strm_U_n_13,strm_U_n_14,strm_U_n_15,strm_U_n_16,strm_U_n_17,strm_U_n_18,strm_U_n_19,strm_U_n_20,strm_U_n_21,strm_U_n_22,strm_U_n_23,strm_U_n_24,strm_U_n_25,strm_U_n_26,strm_U_n_27,strm_U_n_28,strm_U_n_29,strm_U_n_30,strm_U_n_31,strm_U_n_32,strm_U_n_33,strm_U_n_34}),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] (hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_10),
        .\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 (hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_11),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_7),
        .\mOutPtr_reg[0]_0 (strm_U_n_2),
        .\mOutPtr_reg[0]_1 (strm_U_n_35),
        .\mOutPtr_reg[1]_0 (strm_U_n_36),
        .\mOutPtr_reg[1]_1 (axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_0),
        .\mOutPtr_reg[1]_2 (ap_rst_n_0),
        .p_25_in(p_25_in),
        .p_26_in(p_26_in),
        .strm_empty_n(strm_empty_n),
        .strm_full_n(strm_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_Block_split3_proc
   (start_once_reg,
    ap_rst_n_0,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_sync_channel_write_cols_cast_loc_channel0,
    ap_sync_channel_write_rows_cast_loc_channel0,
    axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done,
    D,
    \dstMat_cols_read_reg_97_reg[28] ,
    \ap_CS_fsm_reg[1] ,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0,
    dstMat_1_c_full_n,
    dstMat_2_c_full_n,
    cols_loc_c_full_n,
    ap_sync_reg_channel_write_cols_cast_loc_channel,
    cols_cast_loc_channel_full_n,
    \SRL_SIG_reg[0][28] ,
    rows_cast_loc_channel_full_n,
    \ap_return_0_preg_reg[28]_0 ,
    \ap_return_1_preg_reg[28]_0 ,
    start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
    Q);
  output start_once_reg;
  output ap_rst_n_0;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg;
  output grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output ap_sync_channel_write_cols_cast_loc_channel0;
  output ap_sync_channel_write_rows_cast_loc_channel0;
  output axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done;
  output [28:0]D;
  output [28:0]\dstMat_cols_read_reg_97_reg[28] ;
  output \ap_CS_fsm_reg[1] ;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0;
  input dstMat_1_c_full_n;
  input dstMat_2_c_full_n;
  input cols_loc_c_full_n;
  input ap_sync_reg_channel_write_cols_cast_loc_channel;
  input cols_cast_loc_channel_full_n;
  input \SRL_SIG_reg[0][28] ;
  input rows_cast_loc_channel_full_n;
  input [28:0]\ap_return_0_preg_reg[28]_0 ;
  input [28:0]\ap_return_1_preg_reg[28]_0 ;
  input start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  input [1:0]Q;

  wire [28:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][28] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [28:0]ap_return_0_preg;
  wire \ap_return_0_preg[28]_i_2_n_0 ;
  wire [28:0]\ap_return_0_preg_reg[28]_0 ;
  wire [28:0]ap_return_1_preg;
  wire [28:0]\ap_return_1_preg_reg[28]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_channel_write_cols_cast_loc_channel0;
  wire ap_sync_channel_write_rows_cast_loc_channel0;
  wire ap_sync_reg_channel_write_cols_cast_loc_channel;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done;
  wire cols_cast_loc_channel_full_n;
  wire cols_loc_c_full_n;
  wire dstMat_1_c_full_n;
  wire dstMat_2_c_full_n;
  wire [28:0]\dstMat_cols_read_reg_97_reg[28] ;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire rows_cast_loc_channel_full_n;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [0]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [0]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[0]),
        .O(\dstMat_cols_read_reg_97_reg[28] [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [10]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [10]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[10]),
        .O(\dstMat_cols_read_reg_97_reg[28] [10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [11]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [11]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[11]),
        .O(\dstMat_cols_read_reg_97_reg[28] [11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [12]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [12]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[12]),
        .O(\dstMat_cols_read_reg_97_reg[28] [12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [13]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [13]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[13]),
        .O(\dstMat_cols_read_reg_97_reg[28] [13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [14]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [14]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[14]),
        .O(\dstMat_cols_read_reg_97_reg[28] [14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [15]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [15]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[15]),
        .O(\dstMat_cols_read_reg_97_reg[28] [15]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [16]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [16]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[16]),
        .O(\dstMat_cols_read_reg_97_reg[28] [16]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [17]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [17]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[17]),
        .O(\dstMat_cols_read_reg_97_reg[28] [17]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [18]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [18]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[18]),
        .O(\dstMat_cols_read_reg_97_reg[28] [18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [19]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [19]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[19]),
        .O(\dstMat_cols_read_reg_97_reg[28] [19]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [1]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [1]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[1]),
        .O(\dstMat_cols_read_reg_97_reg[28] [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [20]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [20]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[20]),
        .O(\dstMat_cols_read_reg_97_reg[28] [20]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [21]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [21]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[21]),
        .O(\dstMat_cols_read_reg_97_reg[28] [21]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [22]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [22]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[22]),
        .O(\dstMat_cols_read_reg_97_reg[28] [22]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [23]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [23]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[23]),
        .O(\dstMat_cols_read_reg_97_reg[28] [23]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [24]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [24]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[24]),
        .O(\dstMat_cols_read_reg_97_reg[28] [24]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [25]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [25]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[25]),
        .O(\dstMat_cols_read_reg_97_reg[28] [25]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [26]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [26]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[26]),
        .O(\dstMat_cols_read_reg_97_reg[28] [26]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [27]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [27]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[27]),
        .O(\dstMat_cols_read_reg_97_reg[28] [27]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .I1(cols_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .O(ap_sync_channel_write_cols_cast_loc_channel0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(\SRL_SIG_reg[0][28] ),
        .I1(rows_cast_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .O(ap_sync_channel_write_rows_cast_loc_channel0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_2 
       (.I0(\ap_return_0_preg_reg[28]_0 [28]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_2__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [28]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[28]),
        .O(\dstMat_cols_read_reg_97_reg[28] [28]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [2]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [2]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[2]),
        .O(\dstMat_cols_read_reg_97_reg[28] [2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [3]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [3]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[3]),
        .O(\dstMat_cols_read_reg_97_reg[28] [3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [4]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [4]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[4]),
        .O(\dstMat_cols_read_reg_97_reg[28] [4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [5]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [5]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[5]),
        .O(\dstMat_cols_read_reg_97_reg[28] [5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [6]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [6]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[6]),
        .O(\dstMat_cols_read_reg_97_reg[28] [6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [7]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [7]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[7]),
        .O(\dstMat_cols_read_reg_97_reg[28] [7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [8]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [8]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[8]),
        .O(\dstMat_cols_read_reg_97_reg[28] [8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\ap_return_0_preg_reg[28]_0 [9]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_0_preg[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\ap_return_1_preg_reg[28]_0 [9]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_return_1_preg[9]),
        .O(\dstMat_cols_read_reg_97_reg[28] [9]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_2
       (.I0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I1(ap_done_reg),
        .O(axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \ap_return_0_preg[28]_i_1 
       (.I0(dstMat_2_c_full_n),
        .I1(cols_loc_c_full_n),
        .I2(dstMat_1_c_full_n),
        .I3(ap_done_reg),
        .I4(\ap_return_0_preg[28]_i_2_n_0 ),
        .O(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_return_0_preg[28]_i_2 
       (.I0(start_once_reg),
        .I1(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I2(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .O(\ap_return_0_preg[28]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[16] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [16]),
        .Q(ap_return_0_preg[16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[17] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [17]),
        .Q(ap_return_0_preg[17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[18] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [18]),
        .Q(ap_return_0_preg[18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[19] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [19]),
        .Q(ap_return_0_preg[19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[20] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [20]),
        .Q(ap_return_0_preg[20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[21] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [21]),
        .Q(ap_return_0_preg[21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[22] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [22]),
        .Q(ap_return_0_preg[22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[23] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [23]),
        .Q(ap_return_0_preg[23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[24] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [24]),
        .Q(ap_return_0_preg[24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[25] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [25]),
        .Q(ap_return_0_preg[25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[26] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [26]),
        .Q(ap_return_0_preg[26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[27] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [27]),
        .Q(ap_return_0_preg[27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[28] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [28]),
        .Q(ap_return_0_preg[28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_0_preg_reg[28]_0 [9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [12]),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [13]),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [14]),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [15]),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[16] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [16]),
        .Q(ap_return_1_preg[16]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[17] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [17]),
        .Q(ap_return_1_preg[17]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[18] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [18]),
        .Q(ap_return_1_preg[18]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[19] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [19]),
        .Q(ap_return_1_preg[19]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[20] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [20]),
        .Q(ap_return_1_preg[20]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[21] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [21]),
        .Q(ap_return_1_preg[21]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[22] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [22]),
        .Q(ap_return_1_preg[22]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[23] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [23]),
        .Q(ap_return_1_preg[23]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[24] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [24]),
        .Q(ap_return_1_preg[24]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[25] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [25]),
        .Q(ap_return_1_preg[25]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[26] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [26]),
        .Q(ap_return_1_preg[26]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[27] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [27]),
        .Q(ap_return_1_preg[27]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[28] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [28]),
        .Q(ap_return_1_preg[28]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .D(\ap_return_1_preg_reg[28]_0 [9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_i_1
       (.I0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0),
        .O(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg));
  LUT5 #(
    .INIT(32'hAAFFAAAE)) 
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg),
        .I3(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I4(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__0 
       (.I0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I1(dstMat_1_c_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__1 
       (.I0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I1(dstMat_2_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__2 
       (.I0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I1(cols_loc_c_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    start_once_reg_i_1
       (.I0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .I1(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I2(start_once_reg),
        .I3(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .O(start_once_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_s
   (E,
    \icmp_ln251_reg_922_pp0_iter6_reg_reg[0] ,
    ap_rst_n_inv,
    D,
    Q,
    img_inp_TREADY,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
    ap_clk,
    in_mat_data_full_n,
    ap_rst_n,
    dstMat_rows_dout,
    dstMat_cols_dout,
    img_inp_TDATA,
    \ap_CS_fsm_reg[0]_0 ,
    img_inp_TVALID);
  output [0:0]E;
  output \icmp_ln251_reg_922_pp0_iter6_reg_reg[0] ;
  output ap_rst_n_inv;
  output [7:0]D;
  output [0:0]Q;
  output img_inp_TREADY;
  output axiStrm2xfMat_32_0_32_32_1_U0_ap_ready;
  input ap_clk;
  input in_mat_data_full_n;
  input ap_rst_n;
  input [31:0]dstMat_rows_dout;
  input [31:0]dstMat_cols_dout;
  input [31:0]img_inp_TDATA;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input img_inp_TVALID;

  wire [31:0]B_V_data_1_data_out;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_n_0;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_ready;
  wire [31:0]dstMat_cols_dout;
  wire [31:0]dstMat_cols_read_reg_97;
  wire [31:0]dstMat_rows_dout;
  wire [31:0]dstMat_rows_read_reg_92;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_3;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_5;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_9;
  wire \icmp_ln251_reg_922_pp0_iter6_reg_reg[0] ;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TREADY;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;
  wire in_mat_data_full_n;

  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_3),
        .Q(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_5),
        .Q(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[0]),
        .Q(dstMat_cols_read_reg_97[0]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[10]),
        .Q(dstMat_cols_read_reg_97[10]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[11]),
        .Q(dstMat_cols_read_reg_97[11]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[12]),
        .Q(dstMat_cols_read_reg_97[12]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[13]),
        .Q(dstMat_cols_read_reg_97[13]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[14]),
        .Q(dstMat_cols_read_reg_97[14]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[15]),
        .Q(dstMat_cols_read_reg_97[15]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[16]),
        .Q(dstMat_cols_read_reg_97[16]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[17]),
        .Q(dstMat_cols_read_reg_97[17]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[18]),
        .Q(dstMat_cols_read_reg_97[18]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[19]),
        .Q(dstMat_cols_read_reg_97[19]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[1]),
        .Q(dstMat_cols_read_reg_97[1]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[20]),
        .Q(dstMat_cols_read_reg_97[20]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[21]),
        .Q(dstMat_cols_read_reg_97[21]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[22]),
        .Q(dstMat_cols_read_reg_97[22]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[23]),
        .Q(dstMat_cols_read_reg_97[23]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[24]),
        .Q(dstMat_cols_read_reg_97[24]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[25]),
        .Q(dstMat_cols_read_reg_97[25]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[26]),
        .Q(dstMat_cols_read_reg_97[26]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[27]),
        .Q(dstMat_cols_read_reg_97[27]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[28]),
        .Q(dstMat_cols_read_reg_97[28]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[29]),
        .Q(dstMat_cols_read_reg_97[29]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[2]),
        .Q(dstMat_cols_read_reg_97[2]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[30]),
        .Q(dstMat_cols_read_reg_97[30]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[31]),
        .Q(dstMat_cols_read_reg_97[31]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[3]),
        .Q(dstMat_cols_read_reg_97[3]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[4]),
        .Q(dstMat_cols_read_reg_97[4]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[5]),
        .Q(dstMat_cols_read_reg_97[5]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[6]),
        .Q(dstMat_cols_read_reg_97[6]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[7]),
        .Q(dstMat_cols_read_reg_97[7]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[8]),
        .Q(dstMat_cols_read_reg_97[8]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_97_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_cols_dout[9]),
        .Q(dstMat_cols_read_reg_97[9]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[0]),
        .Q(dstMat_rows_read_reg_92[0]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[10]),
        .Q(dstMat_rows_read_reg_92[10]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[11]),
        .Q(dstMat_rows_read_reg_92[11]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[12]),
        .Q(dstMat_rows_read_reg_92[12]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[13]),
        .Q(dstMat_rows_read_reg_92[13]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[14]),
        .Q(dstMat_rows_read_reg_92[14]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[15]),
        .Q(dstMat_rows_read_reg_92[15]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[16]),
        .Q(dstMat_rows_read_reg_92[16]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[17]),
        .Q(dstMat_rows_read_reg_92[17]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[18]),
        .Q(dstMat_rows_read_reg_92[18]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[19]),
        .Q(dstMat_rows_read_reg_92[19]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[1]),
        .Q(dstMat_rows_read_reg_92[1]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[20]),
        .Q(dstMat_rows_read_reg_92[20]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[21]),
        .Q(dstMat_rows_read_reg_92[21]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[22]),
        .Q(dstMat_rows_read_reg_92[22]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[23]),
        .Q(dstMat_rows_read_reg_92[23]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[24]),
        .Q(dstMat_rows_read_reg_92[24]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[25]),
        .Q(dstMat_rows_read_reg_92[25]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[26]),
        .Q(dstMat_rows_read_reg_92[26]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[27]),
        .Q(dstMat_rows_read_reg_92[27]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[28]),
        .Q(dstMat_rows_read_reg_92[28]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[29]),
        .Q(dstMat_rows_read_reg_92[29]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[2]),
        .Q(dstMat_rows_read_reg_92[2]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[30]),
        .Q(dstMat_rows_read_reg_92[30]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[31]),
        .Q(dstMat_rows_read_reg_92[31]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[3]),
        .Q(dstMat_rows_read_reg_92[3]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[4]),
        .Q(dstMat_rows_read_reg_92[4]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[5]),
        .Q(dstMat_rows_read_reg_92[5]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[6]),
        .Q(dstMat_rows_read_reg_92[6]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[7]),
        .Q(dstMat_rows_read_reg_92[7]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[8]),
        .Q(dstMat_rows_read_reg_92[8]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_92_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(dstMat_rows_dout[9]),
        .Q(dstMat_rows_read_reg_92[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_1 grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76
       (.D({ap_NS_fsm[2],ap_NS_fsm[0]}),
        .E(E),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1] (grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_9),
        .\ap_CS_fsm_reg[2] (axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_3),
        .ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_5),
        .\cols_loc_read_reg_845_reg[31] (dstMat_cols_read_reg_97),
        .\din_assign_reg_245_reg[31] (B_V_data_1_data_out),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_n_0),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .\icmp_ln251_reg_922_pp0_iter6_reg_reg[0] (\icmp_ln251_reg_922_pp0_iter6_reg_reg[0] ),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice),
        .in_mat_data_full_n(in_mat_data_full_n),
        .\p_Result_7_reg_1148_reg[7] (D),
        .\rows_reg_856_reg[31] (dstMat_rows_read_reg_92));
  FDRE #(
    .INIT(1'b0)) 
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_9),
        .Q(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both_18 regslice_both_srcPtr_V_data_V_U
       (.\B_V_data_1_payload_B_reg[31]_0 (B_V_data_1_data_out),
        .\B_V_data_1_state_reg[1]_0 (img_inp_TREADY),
        .Q(ap_CS_fsm_state3),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .img_inp_TDATA(img_inp_TDATA),
        .img_inp_TVALID(img_inp_TVALID),
        .img_inp_TVALID_int_regslice(img_inp_TVALID_int_regslice));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_control_s_axi
   (internal_full_n_reg,
    shiftReg_ce,
    internal_full_n_reg_0,
    Block_split1_proc12_U0_ap_start,
    int_ap_start_reg_0,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    thresh,
    maxval,
    rows,
    cols,
    s_axi_control_RDATA,
    interrupt,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    start_once_reg,
    start_for_Threshold_0_0_32_32_1_U0_full_n,
    start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
    start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
    int_ap_ready_reg_0,
    s_axi_control_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    ap_idle);
  output internal_full_n_reg;
  output shiftReg_ce;
  output internal_full_n_reg_0;
  output Block_split1_proc12_U0_ap_start;
  output int_ap_start_reg_0;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [7:0]thresh;
  output [7:0]maxval;
  output [31:0]rows;
  output [31:0]cols;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input start_once_reg;
  input start_for_Threshold_0_0_32_32_1_U0_full_n;
  input start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  input start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  input int_ap_ready_reg_0;
  input [5:0]s_axi_control_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input ap_idle;

  wire Block_split1_proc12_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire [31:0]cols;
  wire [7:1]data0;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_full_n;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_ready_reg_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [7:0]int_maxval0;
  wire \int_maxval[7]_i_1_n_0 ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire \int_rows[31]_i_3_n_0 ;
  wire [7:0]int_thresh0;
  wire \int_thresh[7]_i_1_n_0 ;
  wire \int_thresh[7]_i_3_n_0 ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire interrupt;
  wire [7:0]maxval;
  wire p_0_in;
  wire p_1_in;
  wire [7:2]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[1]_i_2_n_0 ;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire start_for_Threshold_0_0_32_32_1_U0_full_n;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire [7:0]thresh;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    int_ap_done_i_1
       (.I0(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(int_ap_done_i_2_n_0),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000A8888888)) 
    int_ap_ready_i_1
       (.I0(Block_split1_proc12_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .I3(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I4(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .I5(int_ap_ready_reg_0),
        .O(shiftReg_ce));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(shiftReg_ce),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(shiftReg_ce),
        .I2(int_ap_start3_out),
        .I3(Block_split1_proc12_U0_ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(Block_split1_proc12_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_rows[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(shiftReg_ce),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[0]),
        .O(int_maxval0[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[1]),
        .O(int_maxval0[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[2]),
        .O(int_maxval0[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[3]),
        .O(int_maxval0[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[4]),
        .O(int_maxval0[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[5]),
        .O(int_maxval0[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[6]),
        .O(int_maxval0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_maxval[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_thresh[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\int_maxval[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[7]),
        .O(int_maxval0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[0] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[0]),
        .Q(maxval[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[1] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[1]),
        .Q(maxval[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[2] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[2]),
        .Q(maxval[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[3] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[3]),
        .Q(maxval[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[4] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[4]),
        .Q(maxval[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[5] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[5]),
        .Q(maxval[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[6] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[6]),
        .Q(maxval[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[7] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[7]),
        .Q(maxval[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_rows[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[0]),
        .O(int_thresh0[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[1]),
        .O(int_thresh0[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[2]),
        .O(int_thresh0[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[3]),
        .O(int_thresh0[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[4]),
        .O(int_thresh0[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[5]),
        .O(int_thresh0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[6]),
        .O(int_thresh0[6]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_thresh[7]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_thresh[7]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_thresh[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[7]),
        .O(int_thresh0[7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_thresh[7]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_thresh[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[0] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[0]),
        .Q(thresh[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[1] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[1]),
        .Q(thresh[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[2] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[2]),
        .Q(thresh[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[3] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[3]),
        .Q(thresh[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[4] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[4]),
        .Q(thresh[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[5] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[5]),
        .Q(thresh[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[6] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[6]),
        .Q(thresh[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[7] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[7]),
        .Q(thresh[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__5
       (.I0(shiftReg_ce),
        .I1(in_mat_rows_c_full_n),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__6
       (.I0(shiftReg_ce),
        .I1(in_mat_cols_c_full_n),
        .O(internal_full_n_reg_0));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h20000000)) 
    \mOutPtr[1]_i_2__4 
       (.I0(Block_split1_proc12_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .I3(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I4(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(\rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(int_gie_reg_n_0),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(thresh[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(Block_split1_proc12_U0_ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(maxval[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(cols[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(cols[10]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[10]),
        .O(\rdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(cols[11]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[11]),
        .O(\rdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(cols[12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[12]),
        .O(\rdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(cols[13]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[13]),
        .O(\rdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(cols[14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[14]),
        .O(\rdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(cols[15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[15]),
        .O(\rdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(cols[16]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[16]),
        .O(\rdata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(cols[17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[17]),
        .O(\rdata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(cols[18]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[18]),
        .O(\rdata[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(cols[19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222E222)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_1_in),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_0 ),
        .I5(\rdata[1]_i_4_n_0 ),
        .O(\rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(thresh[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[1]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(maxval[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(cols[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(cols[20]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[20]),
        .O(\rdata[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(cols[21]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[21]),
        .O(\rdata[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(cols[22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[22]),
        .O(\rdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(cols[23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[23]),
        .O(\rdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(cols[24]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[24]),
        .O(\rdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(cols[25]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[25]),
        .O(\rdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(cols[26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[26]),
        .O(\rdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(cols[27]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[27]),
        .O(\rdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(cols[28]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[28]),
        .O(\rdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(cols[29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[2]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(thresh[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[2]_i_3 
       (.I0(maxval[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols[2]),
        .O(\rdata[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(cols[30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(cols[31]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[3]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(thresh[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[3]_i_3 
       (.I0(maxval[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols[3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001400000000)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[4]_i_2_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(maxval[4]),
        .I1(cols[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(thresh[4]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows[4]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001400000000)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[5]_i_2_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(maxval[5]),
        .I1(cols[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(thresh[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows[5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001400000000)) 
    \rdata[6]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[6]_i_2_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(maxval[6]),
        .I1(cols[6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(thresh[6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows[6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[7]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(rdata[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_2 
       (.I0(thresh[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[7]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[7]_i_3 
       (.I0(maxval[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols[7]),
        .O(\rdata[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(cols[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[8]),
        .O(\rdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(cols[9]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(\rdata[1]_i_6_n_0 ),
        .O(\rdata_reg[1]_i_2_n_0 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S
   (cols_cast_loc_channel_full_n,
    cols_cast_loc_channel_empty_n,
    D,
    B,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_clk,
    ap_rst_n,
    ap_sync_channel_write_cols_cast_loc_channel0,
    Q,
    ap_sync_reg_channel_write_cols_cast_loc_channel,
    ap_sync_reg_channel_write_rows_cast_loc_channel_reg,
    rows_cast_loc_channel_full_n,
    axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][28] );
  output cols_cast_loc_channel_full_n;
  output cols_cast_loc_channel_empty_n;
  output [16:0]D;
  output [11:0]B;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_channel_write_cols_cast_loc_channel0;
  input [0:0]Q;
  input ap_sync_reg_channel_write_cols_cast_loc_channel;
  input ap_sync_reg_channel_write_rows_cast_loc_channel_reg;
  input rows_cast_loc_channel_full_n;
  input axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done;
  input \mOutPtr_reg[0]_0 ;
  input [28:0]\SRL_SIG_reg[0][28] ;

  wire [11:0]B;
  wire [16:0]D;
  wire [0:0]Q;
  wire [28:0]\SRL_SIG_reg[0][28] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_channel_write_cols_cast_loc_channel0;
  wire ap_sync_reg_channel_write_cols_cast_loc_channel;
  wire ap_sync_reg_channel_write_rows_cast_loc_channel_reg;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done;
  wire cols_cast_loc_channel_empty_n;
  wire cols_cast_loc_channel_full_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_i_2__4_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_cast_loc_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg_25 U_threshold_accel_fifo_w29_d2_S_ram
       (.B(B),
        .D(D),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_cols_cast_loc_channel0(ap_sync_channel_write_cols_cast_loc_channel0),
        .\b_reg0_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\b_reg0_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h000000A8A0A0A0A0)) 
    ap_sync_reg_channel_write_cols_cast_loc_channel_i_1
       (.I0(ap_rst_n),
        .I1(cols_cast_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .I3(ap_sync_reg_channel_write_rows_cast_loc_channel_reg),
        .I4(rows_cast_loc_channel_full_n),
        .I5(axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h02020200AA00AA00)) 
    ap_sync_reg_channel_write_rows_cast_loc_channel_i_1
       (.I0(ap_rst_n),
        .I1(cols_cast_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .I3(ap_sync_reg_channel_write_rows_cast_loc_channel_reg),
        .I4(rows_cast_loc_channel_full_n),
        .I5(axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hAAA8AA00AAAAAA00)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(ap_sync_channel_write_cols_cast_loc_channel0),
        .I4(cols_cast_loc_channel_empty_n),
        .I5(Q),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(cols_cast_loc_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDFFFFFF555555FF)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(ap_sync_channel_write_cols_cast_loc_channel0),
        .I4(internal_full_n_i_2__4_n_0),
        .I5(cols_cast_loc_channel_full_n),
        .O(internal_full_n_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__4
       (.I0(cols_cast_loc_channel_empty_n),
        .I1(Q),
        .O(internal_full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(cols_cast_loc_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(cols_cast_loc_channel_empty_n),
        .I2(ap_sync_channel_write_cols_cast_loc_channel0),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_sync_channel_write_cols_cast_loc_channel0),
        .I2(cols_cast_loc_channel_empty_n),
        .I3(Q),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w29_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_20
   (rows_cast_loc_channel_full_n,
    rows_cast_loc_channel_empty_n,
    ap_rst_n_0,
    A,
    \SRL_SIG_reg[1][28] ,
    ap_clk,
    ap_rst_n,
    ap_done_reg_reg,
    ap_sync_reg_channel_write_cols_cast_loc_channel,
    cols_cast_loc_channel_full_n,
    axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done,
    ap_sync_channel_write_rows_cast_loc_channel0,
    internal_full_n_reg_0,
    Q,
    \mOutPtr_reg[0]_0 ,
    D);
  output rows_cast_loc_channel_full_n;
  output rows_cast_loc_channel_empty_n;
  output ap_rst_n_0;
  output [16:0]A;
  output [11:0]\SRL_SIG_reg[1][28] ;
  input ap_clk;
  input ap_rst_n;
  input ap_done_reg_reg;
  input ap_sync_reg_channel_write_cols_cast_loc_channel;
  input cols_cast_loc_channel_full_n;
  input axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done;
  input ap_sync_channel_write_rows_cast_loc_channel0;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input [28:0]D;

  wire [16:0]A;
  wire [28:0]D;
  wire [0:0]Q;
  wire [11:0]\SRL_SIG_reg[1][28] ;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_channel_write_rows_cast_loc_channel0;
  wire ap_sync_reg_channel_write_cols_cast_loc_channel;
  wire axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done;
  wire cols_cast_loc_channel_full_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_cast_loc_channel_empty_n;
  wire rows_cast_loc_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg U_threshold_accel_fifo_w29_d2_S_ram
       (.A(A),
        .D(D),
        .\SRL_SIG_reg[1][28]_0 (\SRL_SIG_reg[1][28] ),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_rows_cast_loc_channel0(ap_sync_channel_write_rows_cast_loc_channel0),
        .buff1_reg(\mOutPtr_reg_n_0_[0] ),
        .buff1_reg_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h020202AA00000000)) 
    ap_done_reg_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_done_reg_reg),
        .I2(rows_cast_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_cols_cast_loc_channel),
        .I4(cols_cast_loc_channel_full_n),
        .I5(axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hAAA8AAAAAA00AA00)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(ap_sync_channel_write_rows_cast_loc_channel0),
        .I4(Q),
        .I5(rows_cast_loc_channel_empty_n),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(rows_cast_loc_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDFFFFFF555555FF)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(ap_sync_channel_write_rows_cast_loc_channel0),
        .I4(internal_full_n_reg_0),
        .I5(rows_cast_loc_channel_full_n),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(rows_cast_loc_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(rows_cast_loc_channel_empty_n),
        .I1(Q),
        .I2(ap_sync_channel_write_rows_cast_loc_channel0),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_sync_channel_write_rows_cast_loc_channel0),
        .I2(Q),
        .I3(rows_cast_loc_channel_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg
   (A,
    \SRL_SIG_reg[1][28]_0 ,
    buff1_reg,
    buff1_reg_0,
    ap_sync_channel_write_rows_cast_loc_channel0,
    D,
    ap_clk);
  output [16:0]A;
  output [11:0]\SRL_SIG_reg[1][28]_0 ;
  input buff1_reg;
  input buff1_reg_0;
  input ap_sync_channel_write_rows_cast_loc_channel0;
  input [28:0]D;
  input ap_clk;

  wire [16:0]A;
  wire [28:0]D;
  wire [28:0]\SRL_SIG_reg[0]_4 ;
  wire [11:0]\SRL_SIG_reg[1][28]_0 ;
  wire [28:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire ap_sync_channel_write_rows_cast_loc_channel0;
  wire buff1_reg;
  wire buff1_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_4 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_4 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_4 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_4 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_4 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_4 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_4 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_4 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_4 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_4 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_4 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_4 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_4 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [16]),
        .Q(\SRL_SIG_reg[1]_5 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [17]),
        .Q(\SRL_SIG_reg[1]_5 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [18]),
        .Q(\SRL_SIG_reg[1]_5 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [19]),
        .Q(\SRL_SIG_reg[1]_5 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [20]),
        .Q(\SRL_SIG_reg[1]_5 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [21]),
        .Q(\SRL_SIG_reg[1]_5 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [22]),
        .Q(\SRL_SIG_reg[1]_5 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [23]),
        .Q(\SRL_SIG_reg[1]_5 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [24]),
        .Q(\SRL_SIG_reg[1]_5 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [25]),
        .Q(\SRL_SIG_reg[1]_5 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [26]),
        .Q(\SRL_SIG_reg[1]_5 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [27]),
        .Q(\SRL_SIG_reg[1]_5 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [28]),
        .Q(\SRL_SIG_reg[1]_5 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_rows_cast_loc_channel0),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [17]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [17]),
        .O(\SRL_SIG_reg[1][28]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [18]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [18]),
        .O(\SRL_SIG_reg[1][28]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [19]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [19]),
        .O(\SRL_SIG_reg[1][28]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [20]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [20]),
        .O(\SRL_SIG_reg[1][28]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [21]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [21]),
        .O(\SRL_SIG_reg[1][28]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [22]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [22]),
        .O(\SRL_SIG_reg[1][28]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [23]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [23]),
        .O(\SRL_SIG_reg[1][28]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [24]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [24]),
        .O(\SRL_SIG_reg[1][28]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [25]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [25]),
        .O(\SRL_SIG_reg[1][28]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [26]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [26]),
        .O(\SRL_SIG_reg[1][28]_0 [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [27]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [27]),
        .O(\SRL_SIG_reg[1][28]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \a_reg0[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [28]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [28]),
        .O(\SRL_SIG_reg[1][28]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_19
       (.I0(\SRL_SIG_reg[1]_5 [16]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [16]),
        .O(A[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_20
       (.I0(\SRL_SIG_reg[1]_5 [15]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [15]),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_21
       (.I0(\SRL_SIG_reg[1]_5 [14]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [14]),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_22
       (.I0(\SRL_SIG_reg[1]_5 [13]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [13]),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_23
       (.I0(\SRL_SIG_reg[1]_5 [12]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [12]),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_24
       (.I0(\SRL_SIG_reg[1]_5 [11]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [11]),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_25
       (.I0(\SRL_SIG_reg[1]_5 [10]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [10]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_26
       (.I0(\SRL_SIG_reg[1]_5 [9]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [9]),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_27
       (.I0(\SRL_SIG_reg[1]_5 [8]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [8]),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_28
       (.I0(\SRL_SIG_reg[1]_5 [7]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [7]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_29
       (.I0(\SRL_SIG_reg[1]_5 [6]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [6]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_30
       (.I0(\SRL_SIG_reg[1]_5 [5]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [5]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_31
       (.I0(\SRL_SIG_reg[1]_5 [4]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [4]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_32
       (.I0(\SRL_SIG_reg[1]_5 [3]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_33
       (.I0(\SRL_SIG_reg[1]_5 [2]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [2]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_34
       (.I0(\SRL_SIG_reg[1]_5 [1]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_35
       (.I0(\SRL_SIG_reg[1]_5 [0]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .I3(\SRL_SIG_reg[0]_4 [0]),
        .O(A[0]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w29_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg_25
   (D,
    B,
    \b_reg0_reg[0] ,
    \b_reg0_reg[0]_0 ,
    ap_sync_channel_write_cols_cast_loc_channel0,
    \SRL_SIG_reg[0][28]_0 ,
    ap_clk);
  output [16:0]D;
  output [11:0]B;
  input \b_reg0_reg[0] ;
  input \b_reg0_reg[0]_0 ;
  input ap_sync_channel_write_cols_cast_loc_channel0;
  input [28:0]\SRL_SIG_reg[0][28]_0 ;
  input ap_clk;

  wire [11:0]B;
  wire [16:0]D;
  wire [28:0]\SRL_SIG_reg[0][28]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_sync_channel_write_cols_cast_loc_channel0;
  wire \b_reg0_reg[0] ;
  wire \b_reg0_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg[0][28]_0 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_cols_cast_loc_channel0),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_10
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_11
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_12
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_13
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_14
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_15
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_16
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_17
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_18
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_2
       (.I0(\SRL_SIG_reg_n_0_[1][16] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][16] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_3
       (.I0(\SRL_SIG_reg_n_0_[1][15] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][15] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_4
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][14] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][13] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][13] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][12] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][12] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][10] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][10] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff1_reg_i_9
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][9] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_1
       (.I0(\SRL_SIG_reg_n_0_[1][28] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][28] ),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_10
       (.I0(\SRL_SIG_reg_n_0_[1][19] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][19] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_11
       (.I0(\SRL_SIG_reg_n_0_[1][18] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][18] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_12
       (.I0(\SRL_SIG_reg_n_0_[1][17] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][17] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_2
       (.I0(\SRL_SIG_reg_n_0_[1][27] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][27] ),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_3
       (.I0(\SRL_SIG_reg_n_0_[1][26] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][26] ),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_4
       (.I0(\SRL_SIG_reg_n_0_[1][25] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][25] ),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][24] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][24] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][23] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][23] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][22] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][22] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][21] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][21] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    buff2_reg_i_9
       (.I0(\SRL_SIG_reg_n_0_[1][20] ),
        .I1(\b_reg0_reg[0] ),
        .I2(\b_reg0_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][20] ),
        .O(B[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x
   (srcMat_2_c_full_n,
    srcMat_2_c_empty_n,
    D,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    cols_cast_loc_c_full_n,
    srcMat_1_c_full_n,
    ap_done_reg,
    rows_cast_loc_c_full_n,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
    start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n,
    start_once_reg,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][28] );
  output srcMat_2_c_full_n;
  output srcMat_2_c_empty_n;
  output [28:0]D;
  output grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input cols_cast_loc_c_full_n;
  input srcMat_1_c_full_n;
  input ap_done_reg;
  input rows_cast_loc_c_full_n;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  input start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  input start_once_reg;
  input ap_rst_n_inv;
  input [0:0]E;
  input [28:0]\SRL_SIG_reg[0][28] ;

  wire [28:0]D;
  wire [0:0]E;
  wire [28:0]\SRL_SIG_reg[0][28] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_c_full_n;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_cast_loc_c_full_n;
  wire shiftReg_ce;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_empty_n;
  wire srcMat_2_c_full_n;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_2_n_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x_shiftReg U_threshold_accel_fifo_w29_d2_S_x_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(srcMat_2_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(srcMat_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(srcMat_2_c_full_n),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(srcMat_2_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBB80)) 
    start_once_reg_i_1__0
       (.I0(start_once_reg_i_2_n_0),
        .I1(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I2(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I3(start_once_reg),
        .O(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    start_once_reg_i_2
       (.I0(srcMat_2_c_full_n),
        .I1(cols_cast_loc_c_full_n),
        .I2(srcMat_1_c_full_n),
        .I3(ap_done_reg),
        .I4(rows_cast_loc_c_full_n),
        .O(start_once_reg_i_2_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x_shiftReg
   (D,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][28]_0 ,
    ap_clk);
  output [28:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [28:0]\SRL_SIG_reg[0][28]_0 ;
  input ap_clk;

  wire [28:0]D;
  wire [1:0]Q;
  wire [28:0]\SRL_SIG_reg[0][28]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][28]_0 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_751[9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S
   (dstMat_2_c_full_n,
    dstMat_2_c_empty_n,
    out,
    ap_clk,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
    ap_rst_n,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
    \mOutPtr_reg[2]_0 ,
    \cols_reg_861_reg[28] ,
    \mOutPtr_reg[2]_1 );
  output dstMat_2_c_full_n;
  output dstMat_2_c_empty_n;
  output [28:0]out;
  input ap_clk;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  input ap_rst_n;
  input hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  input \mOutPtr_reg[2]_0 ;
  input [28:0]\cols_reg_861_reg[28] ;
  input \mOutPtr_reg[2]_1 ;

  wire ap_clk;
  wire ap_rst_n;
  wire [28:0]\cols_reg_861_reg[28] ;
  wire dstMat_2_c_empty_n;
  wire dstMat_2_c_full_n;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_i_2__1_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire [28:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_shiftReg U_threshold_accel_fifo_w29_d3_S_ram
       (.ap_clk(ap_clk),
        .\cols_reg_861_reg[0] (dstMat_2_c_full_n),
        .\cols_reg_861_reg[28] (\cols_reg_861_reg[28] ),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA8AA0000AAAAAAAA)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_i_2__0_n_0),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I4(dstMat_2_c_empty_n),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(dstMat_2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7F557F557F55)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__1_n_0),
        .I2(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I3(dstMat_2_c_full_n),
        .I4(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I5(dstMat_2_c_empty_n),
        .O(internal_full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h10)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(dstMat_2_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(dstMat_2_c_empty_n),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I2(dstMat_2_c_full_n),
        .I3(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(dstMat_2_c_full_n),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I4(dstMat_2_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I4(dstMat_2_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[2]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[2]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[2]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_shiftReg
   (out,
    \cols_reg_861_reg[0] ,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
    mOutPtr,
    \cols_reg_861_reg[28] ,
    ap_clk);
  output [28:0]out;
  input \cols_reg_861_reg[0] ;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  input [2:0]mOutPtr;
  input [28:0]\cols_reg_861_reg[28] ;
  input ap_clk;

  wire ap_clk;
  wire \cols_reg_861_reg[0] ;
  wire [28:0]\cols_reg_861_reg[28] ;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  wire [2:0]mOutPtr;
  wire [28:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(\cols_reg_861_reg[0] ),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_reg_861_reg[28] [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x
   (cols_cast_loc_c_full_n,
    cols_cast_loc_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n,
    internal_full_n_reg_0,
    shiftReg_ce,
    \cols_cast_loc_read_reg_221_reg[28] ,
    ap_rst_n_inv,
    E);
  output cols_cast_loc_c_full_n;
  output cols_cast_loc_c_empty_n;
  output [28:0]out;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input shiftReg_ce;
  input [28:0]\cols_cast_loc_read_reg_221_reg[28] ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_c_empty_n;
  wire cols_cast_loc_c_full_n;
  wire [28:0]\cols_cast_loc_read_reg_221_reg[28] ;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_empty_n_i_2__3_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [28:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg_11 U_threshold_accel_fifo_w29_d3_S_x_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\cols_cast_loc_read_reg_221_reg[28] (\cols_cast_loc_read_reg_221_reg[28] ),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__9
       (.I0(internal_empty_n_i_2__3_n_0),
        .I1(mOutPtr[2]),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(cols_cast_loc_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(cols_cast_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__9
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(cols_cast_loc_c_full_n),
        .I3(ap_rst_n),
        .I4(internal_full_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(cols_cast_loc_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w29_d3_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_6
   (rows_cast_loc_c_full_n,
    rows_cast_loc_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    internal_empty_n_reg_0,
    shiftReg_ce,
    ap_rst_n,
    \rows_cast_loc_read_reg_216_reg[28] ,
    ap_rst_n_inv,
    E);
  output rows_cast_loc_c_full_n;
  output rows_cast_loc_c_empty_n;
  output [28:0]out;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input internal_empty_n_reg_0;
  input shiftReg_ce;
  input ap_rst_n;
  input [28:0]\rows_cast_loc_read_reg_216_reg[28] ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_i_2__4_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__8_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_2__3_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [28:0]out;
  wire rows_cast_loc_c_empty_n;
  wire rows_cast_loc_c_full_n;
  wire [28:0]\rows_cast_loc_read_reg_216_reg[28] ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg U_threshold_accel_fifo_w29_d3_S_x_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .\rows_cast_loc_read_reg_216_reg[28] (\rows_cast_loc_read_reg_216_reg[28] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__8
       (.I0(internal_empty_n_i_2__4_n_0),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(rows_cast_loc_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(rows_cast_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__8
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(rows_cast_loc_c_full_n),
        .I3(ap_rst_n),
        .I4(internal_empty_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(rows_cast_loc_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \mOutPtr[2]_i_2__3 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__3_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    \rows_cast_loc_read_reg_216_reg[28] ,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [28:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [28:0]\rows_cast_loc_read_reg_216_reg[28] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [28:0]out;
  wire [28:0]\rows_cast_loc_read_reg_216_reg[28] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_cast_loc_read_reg_216_reg[28] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w29_d3_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg_11
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    \cols_cast_loc_read_reg_221_reg[28] ,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [28:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [28:0]\cols_cast_loc_read_reg_221_reg[28] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [28:0]\cols_cast_loc_read_reg_221_reg[28] ;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [28:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_cast_loc_read_reg_221_reg[28] [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S
   (strm_full_n,
    strm_empty_n,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][31] ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_0 ,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_1 ,
    p_25_in,
    p_26_in,
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ,
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ,
    \mOutPtr_reg[1]_2 ,
    E,
    D);
  output strm_full_n;
  output strm_empty_n;
  output \mOutPtr_reg[0]_0 ;
  output [31:0]\SRL_SIG_reg[0][31] ;
  output \mOutPtr_reg[0]_1 ;
  output \mOutPtr_reg[1]_0 ;
  input internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_1 ;
  input p_25_in;
  input p_26_in;
  input \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ;
  input \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ;
  input \mOutPtr_reg[1]_2 ;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ;
  wire ap_rst_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_2 ;
  wire p_25_in;
  wire p_26_in;
  wire strm_empty_n;
  wire strm_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_shiftReg U_threshold_accel_fifo_w32_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] (\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 (\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h2A0AAA0AAA0AAA0A)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(strm_empty_n),
        .I4(p_25_in),
        .I5(p_26_in),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(strm_empty_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__0
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg_0),
        .Q(strm_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1 
       (.I0(strm_empty_n),
        .I1(p_25_in),
        .I2(p_26_in),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(p_26_in),
        .I3(p_25_in),
        .I4(strm_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg[0]_1 ),
        .S(\mOutPtr_reg[1]_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(\mOutPtr_reg[1]_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_shiftReg
   (\SRL_SIG_reg[0][31]_0 ,
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ,
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ,
    E,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ;
  input \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ;
  input [0:0]E;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][0] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][10] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][11] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][12] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][13] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][14] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][15] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][16] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][17] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][18] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][19] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][1] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][20] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][21] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][22] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][23] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][24] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][25] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][26] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][27] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][28] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[29]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][29] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][2] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[30]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][30] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_3 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][31] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][3] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][4] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][5] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][6] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][7] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][8] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] ),
        .I2(\SRL_SIG_reg_n_0_[1][9] ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x
   (xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    S,
    \cols_reg_751_reg[7] ,
    \cols_reg_751_reg[11] ,
    \cols_reg_751_reg[15] ,
    \cols_reg_751_reg[19] ,
    \cols_reg_751_reg[23] ,
    \cols_reg_751_reg[27] ,
    \cols_reg_751_reg[28] ,
    D,
    cols_loc_channel_dout,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][16] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][24] ,
    \SRL_SIG_reg[1][28] ,
    \SRL_SIG_reg[1][31] ,
    DI,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][20] ,
    \SRL_SIG_reg[0][24] ,
    \SRL_SIG_reg[0][28] ,
    \SRL_SIG_reg[0][30] ,
    ap_clk,
    Q,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    shiftReg_ce,
    ap_done_reg,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][31] );
  output xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;
  output xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  output [3:0]S;
  output [3:0]\cols_reg_751_reg[7] ;
  output [3:0]\cols_reg_751_reg[11] ;
  output [3:0]\cols_reg_751_reg[15] ;
  output [3:0]\cols_reg_751_reg[19] ;
  output [3:0]\cols_reg_751_reg[23] ;
  output [3:0]\cols_reg_751_reg[27] ;
  output [0:0]\cols_reg_751_reg[28] ;
  output [0:0]D;
  output [31:0]cols_loc_channel_dout;
  output [3:0]\SRL_SIG_reg[1][4] ;
  output [3:0]\SRL_SIG_reg[1][8] ;
  output [3:0]\SRL_SIG_reg[1][12] ;
  output [3:0]\SRL_SIG_reg[1][16] ;
  output [3:0]\SRL_SIG_reg[1][20] ;
  output [3:0]\SRL_SIG_reg[1][24] ;
  output [3:0]\SRL_SIG_reg[1][28] ;
  output [2:0]\SRL_SIG_reg[1][31] ;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][8] ;
  output [3:0]\SRL_SIG_reg[0][12] ;
  output [3:0]\SRL_SIG_reg[0][16] ;
  output [3:0]\SRL_SIG_reg[0][20] ;
  output [3:0]\SRL_SIG_reg[0][24] ;
  output [3:0]\SRL_SIG_reg[0][28] ;
  output [1:0]\SRL_SIG_reg[0][30] ;
  input ap_clk;
  input [28:0]Q;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input shiftReg_ce;
  input ap_done_reg;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [0:0]D;
  wire [3:0]DI;
  wire [28:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][12] ;
  wire [3:0]\SRL_SIG_reg[0][16] ;
  wire [3:0]\SRL_SIG_reg[0][20] ;
  wire [3:0]\SRL_SIG_reg[0][24] ;
  wire [3:0]\SRL_SIG_reg[0][28] ;
  wire [1:0]\SRL_SIG_reg[0][30] ;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [3:0]\SRL_SIG_reg[0][8] ;
  wire [3:0]\SRL_SIG_reg[1][12] ;
  wire [3:0]\SRL_SIG_reg[1][16] ;
  wire [3:0]\SRL_SIG_reg[1][20] ;
  wire [3:0]\SRL_SIG_reg[1][24] ;
  wire [3:0]\SRL_SIG_reg[1][28] ;
  wire [2:0]\SRL_SIG_reg[1][31] ;
  wire [3:0]\SRL_SIG_reg[1][4] ;
  wire [3:0]\SRL_SIG_reg[1][8] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]cols_loc_channel_dout;
  wire [3:0]\cols_reg_751_reg[11] ;
  wire [3:0]\cols_reg_751_reg[15] ;
  wire [3:0]\cols_reg_751_reg[19] ;
  wire [3:0]\cols_reg_751_reg[23] ;
  wire [3:0]\cols_reg_751_reg[27] ;
  wire [0:0]\cols_reg_751_reg[28] ;
  wire [3:0]\cols_reg_751_reg[7] ;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n_i_1__10_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_10 U_threshold_accel_fifo_w32_d2_S_x_ram
       (.D(D),
        .DI(DI),
        .E(shiftReg_ce_0),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .\SRL_SIG_reg[0][24]_0 (\SRL_SIG_reg[0][24] ),
        .\SRL_SIG_reg[0][28]_0 (\SRL_SIG_reg[0][28] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][31]_0 (xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][24]_0 (\SRL_SIG_reg[1][24] ),
        .\SRL_SIG_reg[1][28]_0 (\SRL_SIG_reg[1][28] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .\cols_reg_751_reg[11] (\cols_reg_751_reg[11] ),
        .\cols_reg_751_reg[15] (\cols_reg_751_reg[15] ),
        .\cols_reg_751_reg[19] (\cols_reg_751_reg[19] ),
        .\cols_reg_751_reg[23] (\cols_reg_751_reg[23] ),
        .\cols_reg_751_reg[27] (\cols_reg_751_reg[27] ),
        .\cols_reg_751_reg[28] (\cols_reg_751_reg[28] ),
        .\cols_reg_751_reg[7] (\cols_reg_751_reg[7] ),
        .shiftReg_ce(shiftReg_ce),
        .\sub13_i_i_reg_792_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\sub13_i_i_reg_792_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce_0),
        .I4(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__10
       (.I0(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h9995666A)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I2(shiftReg_ce),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_done_reg),
        .I2(shiftReg_ce),
        .I3(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0
   (in_mat_cols_c10_full_n,
    in_mat_cols_c10_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    Threshold_0_0_32_32_1_U0_maxval_read,
    in_mat_rows_c9_full_n,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    Q,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    E,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][15] );
  output in_mat_cols_c10_full_n;
  output in_mat_cols_c10_empty_n;
  output [15:0]D;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_0;
  input Threshold_0_0_32_32_1_U0_maxval_read;
  input in_mat_rows_c9_full_n;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input [0:0]Q;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  input [0:0]E;
  input ap_rst_n_inv;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_i_2__13_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_17 U_threshold_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_cols_c10_full_n),
        .ap_clk(ap_clk),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .\width_reg_177_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\width_reg_177_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_cols_c10_empty_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(in_mat_cols_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n_i_2__13_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_cols_c10_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__13
       (.I0(in_mat_cols_c10_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(E),
        .O(internal_full_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(in_mat_cols_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__7 
       (.I0(in_mat_cols_c10_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(E),
        .I2(in_mat_cols_c10_full_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(in_mat_cols_c10_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_0
   (in_mat_cols_c_full_n,
    in_mat_cols_c_empty_n,
    dstMat_cols_dout,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    E,
    shiftReg_ce,
    ap_rst_n_inv,
    in);
  output in_mat_cols_c_full_n;
  output in_mat_cols_c_empty_n;
  output [31:0]dstMat_cols_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [31:0]in;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]dstMat_cols_dout;
  wire [31:0]in;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__14_n_0;
  wire internal_full_n_i_2__15_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_16 U_threshold_accel_fifo_w32_d2_S_x0_ram
       (.\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_cols_c_full_n),
        .ap_clk(ap_clk),
        .dstMat_cols_dout(dstMat_cols_dout),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_cols_c_empty_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(in_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n_i_2__15_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__14_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__15
       (.I0(in_mat_cols_c_empty_n),
        .I1(E),
        .I2(in_mat_cols_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__2
       (.I0(E),
        .I1(in_mat_cols_c_empty_n),
        .I2(shiftReg_ce),
        .I3(in_mat_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(in_mat_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__4 
       (.I0(in_mat_cols_c_empty_n),
        .I1(E),
        .I2(in_mat_cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(in_mat_cols_c_full_n),
        .I3(E),
        .I4(in_mat_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_1
   (in_mat_rows_c9_full_n,
    in_mat_rows_c9_empty_n,
    SR,
    Threshold_0_0_32_32_1_U0_maxval_read,
    E,
    \SRL_SIG_reg[1][15] ,
    mOutPtr110_out,
    ap_clk,
    Q,
    in_mat_cols_c10_empty_n,
    Threshold_0_0_32_32_1_U0_ap_start,
    maxval_c_empty_n,
    thresh_c_empty_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    in_mat_cols_c10_full_n,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    \SRL_SIG_reg[0][15] ,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    ap_rst_n_inv,
    D);
  output in_mat_rows_c9_full_n;
  output in_mat_rows_c9_empty_n;
  output [0:0]SR;
  output Threshold_0_0_32_32_1_U0_maxval_read;
  output [0:0]E;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output mOutPtr110_out;
  input ap_clk;
  input [1:0]Q;
  input in_mat_cols_c10_empty_n;
  input Threshold_0_0_32_32_1_U0_ap_start;
  input maxval_c_empty_n;
  input thresh_c_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input in_mat_cols_c10_full_n;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input [0:0]\SRL_SIG_reg[0][15] ;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  input ap_rst_n_inv;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__16_n_0;
  wire internal_full_n_i_2__14_n_0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire maxval_c_empty_n;
  wire thresh_c_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_14 U_threshold_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .\SRL_SIG_reg[0][15]_0 (in_mat_rows_c9_full_n),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .axiStrm2xfMat_32_0_32_32_1_U0_ap_start(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .\height_reg_182_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\height_reg_182_reg[0]_0 (\mOutPtr_reg_n_0_[1] ),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_full_n_reg(E));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(in_mat_rows_c9_empty_n),
        .I1(in_mat_cols_c10_empty_n),
        .I2(Q[0]),
        .I3(Threshold_0_0_32_32_1_U0_ap_start),
        .I4(maxval_c_empty_n),
        .I5(thresh_c_empty_n),
        .O(Threshold_0_0_32_32_1_U0_maxval_read));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_V_reg_99[12]_i_1 
       (.I0(Threshold_0_0_32_32_1_U0_maxval_read),
        .I1(Q[1]),
        .O(SR));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_rows_c9_empty_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(in_mat_rows_c9_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n_i_2__14_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_rows_c9_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out_0),
        .O(internal_full_n_i_1__16_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__14
       (.I0(in_mat_rows_c9_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(E),
        .O(internal_full_n_i_2__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__3
       (.I0(Threshold_0_0_32_32_1_U0_maxval_read),
        .I1(in_mat_rows_c9_empty_n),
        .I2(E),
        .I3(in_mat_rows_c9_full_n),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__4
       (.I0(Threshold_0_0_32_32_1_U0_maxval_read),
        .I1(in_mat_cols_c10_empty_n),
        .I2(E),
        .I3(in_mat_cols_c10_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(in_mat_rows_c9_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__6 
       (.I0(in_mat_rows_c9_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(E),
        .I2(in_mat_rows_c9_full_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(in_mat_rows_c9_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_2
   (in_mat_rows_c_full_n,
    in_mat_rows_c_empty_n,
    dstMat_rows_dout,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    E,
    shiftReg_ce,
    in_mat_cols_c_full_n,
    maxval_c_full_n,
    out_mat_rows_c_full_n,
    thresh_c_full_n,
    out_mat_cols_c_full_n,
    ap_rst_n_inv,
    in);
  output in_mat_rows_c_full_n;
  output in_mat_rows_c_empty_n;
  output [31:0]dstMat_rows_dout;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input shiftReg_ce;
  input in_mat_cols_c_full_n;
  input maxval_c_full_n;
  input out_mat_rows_c_full_n;
  input thresh_c_full_n;
  input out_mat_cols_c_full_n;
  input ap_rst_n_inv;
  input [31:0]in;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]dstMat_rows_dout;
  wire [31:0]in;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_i_2__16_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire maxval_c_full_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_rows_c_full_n;
  wire shiftReg_ce;
  wire thresh_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg U_threshold_accel_fifo_w32_d2_S_x0_ram
       (.\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c_full_n),
        .ap_clk(ap_clk),
        .dstMat_rows_dout(dstMat_rows_dout),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    int_ap_ready_i_2
       (.I0(in_mat_rows_c_full_n),
        .I1(in_mat_cols_c_full_n),
        .I2(maxval_c_full_n),
        .I3(out_mat_rows_c_full_n),
        .I4(thresh_c_full_n),
        .I5(out_mat_cols_c_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_rows_c_empty_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(in_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n_i_2__16_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__13_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__16
       (.I0(in_mat_rows_c_empty_n),
        .I1(E),
        .I2(in_mat_rows_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(E),
        .I1(in_mat_rows_c_empty_n),
        .I2(shiftReg_ce),
        .I3(in_mat_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(in_mat_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__3 
       (.I0(in_mat_rows_c_empty_n),
        .I1(E),
        .I2(in_mat_rows_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(in_mat_rows_c_full_n),
        .I3(E),
        .I4(in_mat_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg
   (dstMat_rows_dout,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    in,
    ap_clk);
  output [31:0]dstMat_rows_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [31:0]dstMat_rows_dout;
  wire [31:0]in;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_92[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_rows_dout[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_14
   (\SRL_SIG_reg[1][15]_0 ,
    internal_full_n_reg,
    \height_reg_182_reg[0] ,
    \height_reg_182_reg[0]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    in_mat_cols_c10_full_n,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    \SRL_SIG_reg[0][15]_1 ,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  output internal_full_n_reg;
  input \height_reg_182_reg[0] ;
  input \height_reg_182_reg[0]_0 ;
  input \SRL_SIG_reg[0][15]_0 ;
  input in_mat_cols_c10_full_n;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input [0:0]\SRL_SIG_reg[0][15]_1 ;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [0:0]\SRL_SIG_reg[0][15]_1 ;
  wire [15:0]\SRL_SIG_reg[0]_1 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire \height_reg_182_reg[0] ;
  wire \height_reg_182_reg[0]_0 ;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c_empty_n;
  wire internal_full_n_reg;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][15]_i_1__4 
       (.I0(\SRL_SIG_reg[0][15]_0 ),
        .I1(in_mat_cols_c10_full_n),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .I4(\SRL_SIG_reg[0][15]_1 ),
        .I5(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .O(internal_full_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_16
   (dstMat_cols_dout,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    in,
    ap_clk);
  output [31:0]dstMat_cols_dout;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [31:0]dstMat_cols_dout;
  wire [31:0]in;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_97[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(dstMat_cols_dout[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_17
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    in_mat_rows_c9_full_n,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    Q,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    \width_reg_177_reg[0] ,
    \width_reg_177_reg[0]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input in_mat_rows_c9_full_n;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input [0:0]Q;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  input \width_reg_177_reg[0] ;
  input \width_reg_177_reg[0]_0 ;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire shiftReg_ce;
  wire \width_reg_177_reg[0] ;
  wire \width_reg_177_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(in_mat_rows_c9_full_n),
        .I2(in_mat_rows_c_empty_n),
        .I3(in_mat_cols_c_empty_n),
        .I4(Q),
        .I5(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_7
   (srcMat_1_c_full_n,
    srcMat_1_c_empty_n,
    internal_empty_n_reg_0,
    srcMat_1_c_dout,
    ap_clk,
    shiftReg_ce,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    Q,
    srcMat_2_c_empty_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output srcMat_1_c_full_n;
  output srcMat_1_c_empty_n;
  output internal_empty_n_reg_0;
  output [31:0]srcMat_1_c_dout;
  input ap_clk;
  input shiftReg_ce;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input [0:0]Q;
  input srcMat_2_c_empty_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__7_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_2_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire [31:0]srcMat_1_c_dout;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_empty_n;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_9 U_threshold_accel_fifo_w32_d2_S_x_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_dout(srcMat_1_c_dout));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(srcMat_1_c_empty_n),
        .I1(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I2(Q),
        .I3(srcMat_2_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(srcMat_1_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(srcMat_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(srcMat_1_c_full_n),
        .I3(shiftReg_ce),
        .I4(internal_empty_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(srcMat_1_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_8
   (strm_full_n,
    strm_empty_n,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    shiftReg_ce,
    ap_rst_n_inv,
    D);
  output strm_full_n;
  output strm_empty_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire strm_empty_n;
  wire strm_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg U_threshold_accel_fifo_w32_d2_S_x_ram
       (.\B_V_data_1_payload_A_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\B_V_data_1_payload_A_reg[0]_0 (\mOutPtr_reg_n_0_[0] ),
        .D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(strm_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(strm_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(strm_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(strm_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_empty_n_reg_0),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg
   (\SRL_SIG_reg[0][31]_0 ,
    \B_V_data_1_payload_A_reg[0] ,
    \B_V_data_1_payload_A_reg[0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input \B_V_data_1_payload_A_reg[0] ;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire \B_V_data_1_payload_A_reg[0] ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[31]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(\B_V_data_1_payload_A_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_10
   (S,
    \cols_reg_751_reg[7] ,
    \cols_reg_751_reg[11] ,
    \cols_reg_751_reg[15] ,
    \cols_reg_751_reg[19] ,
    \cols_reg_751_reg[23] ,
    \cols_reg_751_reg[27] ,
    \cols_reg_751_reg[28] ,
    E,
    D,
    cols_loc_channel_dout,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][16]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    \SRL_SIG_reg[1][24]_0 ,
    \SRL_SIG_reg[1][28]_0 ,
    \SRL_SIG_reg[1][31]_0 ,
    DI,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][20]_0 ,
    \SRL_SIG_reg[0][24]_0 ,
    \SRL_SIG_reg[0][28]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    Q,
    \sub13_i_i_reg_792_reg[0] ,
    \sub13_i_i_reg_792_reg[0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    shiftReg_ce,
    ap_done_reg,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [3:0]S;
  output [3:0]\cols_reg_751_reg[7] ;
  output [3:0]\cols_reg_751_reg[11] ;
  output [3:0]\cols_reg_751_reg[15] ;
  output [3:0]\cols_reg_751_reg[19] ;
  output [3:0]\cols_reg_751_reg[23] ;
  output [3:0]\cols_reg_751_reg[27] ;
  output [0:0]\cols_reg_751_reg[28] ;
  output [0:0]E;
  output [0:0]D;
  output [31:0]cols_loc_channel_dout;
  output [3:0]\SRL_SIG_reg[1][4]_0 ;
  output [3:0]\SRL_SIG_reg[1][8]_0 ;
  output [3:0]\SRL_SIG_reg[1][12]_0 ;
  output [3:0]\SRL_SIG_reg[1][16]_0 ;
  output [3:0]\SRL_SIG_reg[1][20]_0 ;
  output [3:0]\SRL_SIG_reg[1][24]_0 ;
  output [3:0]\SRL_SIG_reg[1][28]_0 ;
  output [2:0]\SRL_SIG_reg[1][31]_0 ;
  output [3:0]DI;
  output [3:0]\SRL_SIG_reg[0][8]_0 ;
  output [3:0]\SRL_SIG_reg[0][12]_0 ;
  output [3:0]\SRL_SIG_reg[0][16]_0 ;
  output [3:0]\SRL_SIG_reg[0][20]_0 ;
  output [3:0]\SRL_SIG_reg[0][24]_0 ;
  output [3:0]\SRL_SIG_reg[0][28]_0 ;
  output [1:0]\SRL_SIG_reg[0][30]_0 ;
  input [28:0]Q;
  input \sub13_i_i_reg_792_reg[0] ;
  input \sub13_i_i_reg_792_reg[0]_0 ;
  input \SRL_SIG_reg[0][31]_0 ;
  input shiftReg_ce;
  input ap_done_reg;
  input [31:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [28:0]Q;
  wire [3:0]S;
  wire [3:0]\SRL_SIG_reg[0][12]_0 ;
  wire [3:0]\SRL_SIG_reg[0][16]_0 ;
  wire [3:0]\SRL_SIG_reg[0][20]_0 ;
  wire [3:0]\SRL_SIG_reg[0][24]_0 ;
  wire [3:0]\SRL_SIG_reg[0][28]_0 ;
  wire [1:0]\SRL_SIG_reg[0][30]_0 ;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_1 ;
  wire [3:0]\SRL_SIG_reg[0][8]_0 ;
  wire [3:0]\SRL_SIG_reg[1][12]_0 ;
  wire [3:0]\SRL_SIG_reg[1][16]_0 ;
  wire [3:0]\SRL_SIG_reg[1][20]_0 ;
  wire [3:0]\SRL_SIG_reg[1][24]_0 ;
  wire [3:0]\SRL_SIG_reg[1][28]_0 ;
  wire [2:0]\SRL_SIG_reg[1][31]_0 ;
  wire [3:0]\SRL_SIG_reg[1][4]_0 ;
  wire [3:0]\SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [31:0]cols_loc_channel_dout;
  wire [3:0]\cols_reg_751_reg[11] ;
  wire [3:0]\cols_reg_751_reg[15] ;
  wire [3:0]\cols_reg_751_reg[19] ;
  wire [3:0]\cols_reg_751_reg[23] ;
  wire [3:0]\cols_reg_751_reg[27] ;
  wire [0:0]\cols_reg_751_reg[28] ;
  wire [3:0]\cols_reg_751_reg[7] ;
  wire shiftReg_ce;
  wire \sub13_i_i_reg_792_reg[0] ;
  wire \sub13_i_i_reg_792_reg[0]_0 ;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[0][31]_0 ),
        .I1(shiftReg_ce),
        .I2(ap_done_reg),
        .O(E));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_10__0
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(cols_loc_channel_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_11__0
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(cols_loc_channel_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_12__0
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(cols_loc_channel_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_13__0
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(cols_loc_channel_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_14__0
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(cols_loc_channel_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_15__0
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(cols_loc_channel_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_16__0
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(cols_loc_channel_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_17__0
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(cols_loc_channel_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_1__0
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(cols_loc_channel_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_2__0
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(cols_loc_channel_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_3__0
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(cols_loc_channel_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_4__0
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(cols_loc_channel_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_5__0
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(cols_loc_channel_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_6__0
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(cols_loc_channel_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_7__0
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(cols_loc_channel_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_8__0
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(cols_loc_channel_dout[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_9__0
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(cols_loc_channel_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_10__0
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(cols_loc_channel_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_11__0
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(cols_loc_channel_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_12__0
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(cols_loc_channel_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_13
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(cols_loc_channel_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_14
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(cols_loc_channel_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_15
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(cols_loc_channel_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_1__0
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(cols_loc_channel_dout[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_2__0
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(cols_loc_channel_dout[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_3__0
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(cols_loc_channel_dout[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_4__0
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(cols_loc_channel_dout[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_5__0
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(cols_loc_channel_dout[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_6__0
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(cols_loc_channel_dout[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_7__0
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(cols_loc_channel_dout[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_8__0
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(cols_loc_channel_dout[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff2_reg_i_9__0
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(cols_loc_channel_dout[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][8]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][8]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][8]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][8] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][8] ),
        .O(\SRL_SIG_reg[1][8]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][7] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][7] ),
        .O(\SRL_SIG_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][6] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .O(\SRL_SIG_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][5] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][5] ),
        .O(\SRL_SIG_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][12]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][12]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][12]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][12]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][12] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][12] ),
        .O(\SRL_SIG_reg[1][12]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][11] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][11] ),
        .O(\SRL_SIG_reg[1][12]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][10] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][10] ),
        .O(\SRL_SIG_reg[1][12]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][9] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][9] ),
        .O(\SRL_SIG_reg[1][12]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][16]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][16]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][16] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][16] ),
        .O(\SRL_SIG_reg[1][16]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][15] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][15] ),
        .O(\SRL_SIG_reg[1][16]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][14] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][14] ),
        .O(\SRL_SIG_reg[1][16]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][13] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][13] ),
        .O(\SRL_SIG_reg[1][16]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__3_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][20]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__3_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][20]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__3_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][20]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__3_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][20]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__3_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][20] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][20] ),
        .O(\SRL_SIG_reg[1][20]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__3_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][19] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][19] ),
        .O(\SRL_SIG_reg[1][20]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__3_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][18] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][18] ),
        .O(\SRL_SIG_reg[1][20]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__3_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][17] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][17] ),
        .O(\SRL_SIG_reg[1][20]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__4_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][24]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__4_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][24]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__4_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][24]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__4_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][24]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__4_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][24] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][24] ),
        .O(\SRL_SIG_reg[1][24]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__4_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][23] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][23] ),
        .O(\SRL_SIG_reg[1][24]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__4_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][22] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][22] ),
        .O(\SRL_SIG_reg[1][24]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__4_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][21] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][21] ),
        .O(\SRL_SIG_reg[1][24]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__5_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][28]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__5_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][28]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__5_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][28]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__5_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][28]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__5_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][28] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][28] ),
        .O(\SRL_SIG_reg[1][28]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__5_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][27] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][27] ),
        .O(\SRL_SIG_reg[1][28]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__5_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][26] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][26] ),
        .O(\SRL_SIG_reg[1][28]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__5_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][25] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][25] ),
        .O(\SRL_SIG_reg[1][28]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__6_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][30]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry__6_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][30]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__6_i_3
       (.I0(\SRL_SIG_reg_n_0_[1][31] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][31] ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__6_i_4
       (.I0(\SRL_SIG_reg_n_0_[1][30] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][30] ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry__6_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][29] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][29] ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub13_i_i_fu_210_p2_carry_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\sub13_i_i_reg_792_reg[0]_0 ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry_i_5
       (.I0(\SRL_SIG_reg_n_0_[1][4] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][4] ),
        .O(\SRL_SIG_reg[1][4]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry_i_6
       (.I0(\SRL_SIG_reg_n_0_[1][3] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][3] ),
        .O(\SRL_SIG_reg[1][4]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry_i_7
       (.I0(\SRL_SIG_reg_n_0_[1][2] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][2] ),
        .O(\SRL_SIG_reg[1][4]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub13_i_i_fu_210_p2_carry_i_8
       (.I0(\SRL_SIG_reg_n_0_[1][1] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][1] ),
        .O(\SRL_SIG_reg[1][4]_0 [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    \sub13_i_i_reg_792[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[1][0] ),
        .I1(\sub13_i_i_reg_792_reg[0] ),
        .I2(\sub13_i_i_reg_792_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[0][0] ),
        .O(D));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_1
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg_n_0_[1][7] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][7] ),
        .O(\cols_reg_751_reg[7] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_2
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg_n_0_[1][6] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][6] ),
        .O(\cols_reg_751_reg[7] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_3
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg_n_0_[1][5] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][5] ),
        .O(\cols_reg_751_reg[7] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__0_i_4
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg_n_0_[1][4] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][4] ),
        .O(\cols_reg_751_reg[7] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg_n_0_[1][11] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][11] ),
        .O(\cols_reg_751_reg[11] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg_n_0_[1][10] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][10] ),
        .O(\cols_reg_751_reg[11] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg_n_0_[1][9] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][9] ),
        .O(\cols_reg_751_reg[11] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__1_i_4
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg_n_0_[1][8] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][8] ),
        .O(\cols_reg_751_reg[11] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_1
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg_n_0_[1][15] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][15] ),
        .O(\cols_reg_751_reg[15] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg_n_0_[1][14] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][14] ),
        .O(\cols_reg_751_reg[15] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg_n_0_[1][13] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][13] ),
        .O(\cols_reg_751_reg[15] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__2_i_4
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg_n_0_[1][12] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][12] ),
        .O(\cols_reg_751_reg[15] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_1
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg_n_0_[1][19] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][19] ),
        .O(\cols_reg_751_reg[19] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_2
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg_n_0_[1][18] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][18] ),
        .O(\cols_reg_751_reg[19] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_3
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg_n_0_[1][17] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][17] ),
        .O(\cols_reg_751_reg[19] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__3_i_4
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg_n_0_[1][16] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][16] ),
        .O(\cols_reg_751_reg[19] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_1
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg_n_0_[1][23] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][23] ),
        .O(\cols_reg_751_reg[23] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_2
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg_n_0_[1][22] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][22] ),
        .O(\cols_reg_751_reg[23] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_3
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg_n_0_[1][21] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][21] ),
        .O(\cols_reg_751_reg[23] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__4_i_4
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg_n_0_[1][20] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][20] ),
        .O(\cols_reg_751_reg[23] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_1
       (.I0(Q[27]),
        .I1(\SRL_SIG_reg_n_0_[1][27] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][27] ),
        .O(\cols_reg_751_reg[27] [3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_2
       (.I0(Q[26]),
        .I1(\SRL_SIG_reg_n_0_[1][26] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][26] ),
        .O(\cols_reg_751_reg[27] [2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_3
       (.I0(Q[25]),
        .I1(\SRL_SIG_reg_n_0_[1][25] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][25] ),
        .O(\cols_reg_751_reg[27] [1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__5_i_4
       (.I0(Q[24]),
        .I1(\SRL_SIG_reg_n_0_[1][24] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][24] ),
        .O(\cols_reg_751_reg[27] [0]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry__6_i_1
       (.I0(Q[28]),
        .I1(\SRL_SIG_reg_n_0_[1][28] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][28] ),
        .O(\cols_reg_751_reg[28] ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_1
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg_n_0_[1][3] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][3] ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_2
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg_n_0_[1][2] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][2] ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_3
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg_n_0_[1][1] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][1] ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    sub_ln378_fu_175_p2_carry_i_4
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg_n_0_[1][0] ),
        .I2(\sub13_i_i_reg_792_reg[0] ),
        .I3(\sub13_i_i_reg_792_reg[0]_0 ),
        .I4(\SRL_SIG_reg_n_0_[0][0] ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_9
   (srcMat_1_c_dout,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]srcMat_1_c_dout;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire [31:0]srcMat_1_c_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_18__0
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(srcMat_1_c_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_19__0
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(srcMat_1_c_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_20__0
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(srcMat_1_c_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_21__0
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(srcMat_1_c_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_22__0
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(srcMat_1_c_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_23__0
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(srcMat_1_c_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_24__0
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(srcMat_1_c_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_25__0
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(srcMat_1_c_dout[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_26__0
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(srcMat_1_c_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_27__0
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(srcMat_1_c_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_28__0
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(srcMat_1_c_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_29__0
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(srcMat_1_c_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_30__0
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(srcMat_1_c_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_31__0
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(srcMat_1_c_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_32__0
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(srcMat_1_c_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_33__0
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(srcMat_1_c_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_34__0
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(srcMat_1_c_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(srcMat_1_c_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(srcMat_1_c_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(srcMat_1_c_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(srcMat_1_c_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(srcMat_1_c_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(srcMat_1_c_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(srcMat_1_c_dout[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(srcMat_1_c_dout[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(srcMat_1_c_dout[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(srcMat_1_c_dout[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(srcMat_1_c_dout[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(srcMat_1_c_dout[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(srcMat_1_c_dout[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(srcMat_1_c_dout[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_746[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(srcMat_1_c_dout[31]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S
   (cols_loc_c_full_n,
    cols_loc_c_empty_n,
    out,
    ap_clk,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
    ap_rst_n,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
    \mOutPtr_reg[2]_0 ,
    \cols_loc_read_reg_845_reg[31] ,
    \mOutPtr_reg[0]_0 );
  output cols_loc_c_full_n;
  output cols_loc_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  input ap_rst_n;
  input hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  input \mOutPtr_reg[2]_0 ;
  input [31:0]\cols_loc_read_reg_845_reg[31] ;
  input \mOutPtr_reg[0]_0 ;

  wire ap_clk;
  wire ap_rst_n;
  wire cols_loc_c_empty_n;
  wire cols_loc_c_full_n;
  wire [31:0]\cols_loc_read_reg_845_reg[31] ;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_i_2__1_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_2__2_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg_24 U_threshold_accel_fifo_w32_d3_S_ram
       (.ap_clk(ap_clk),
        .buff1_reg(cols_loc_c_full_n),
        .\cols_loc_read_reg_845_reg[31] (\cols_loc_read_reg_845_reg[31] ),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA8AA0000AAAAAAAA)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_i_2__1_n_0),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I4(cols_loc_c_empty_n),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_empty_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(cols_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7F557F557F55)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__2_n_0),
        .I2(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I3(cols_loc_c_full_n),
        .I4(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I5(cols_loc_c_empty_n),
        .O(internal_full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h10)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(cols_loc_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(cols_loc_c_empty_n),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I2(cols_loc_c_full_n),
        .I3(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(cols_loc_c_full_n),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I4(cols_loc_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I4(cols_loc_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_19
   (dstMat_1_c_full_n,
    dstMat_1_c_empty_n,
    out,
    ap_clk,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
    ap_rst_n,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
    \mOutPtr_reg[2]_0 ,
    \rows_reg_856_reg[31] ,
    \mOutPtr_reg[0]_0 );
  output dstMat_1_c_full_n;
  output dstMat_1_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  input ap_rst_n;
  input hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  input \mOutPtr_reg[2]_0 ;
  input [31:0]\rows_reg_856_reg[31] ;
  input \mOutPtr_reg[0]_0 ;

  wire ap_clk;
  wire ap_rst_n;
  wire dstMat_1_c_empty_n;
  wire dstMat_1_c_full_n;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_empty_n_i_2_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire [31:0]\rows_reg_856_reg[31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg U_threshold_accel_fifo_w32_d3_S_ram
       (.ap_clk(ap_clk),
        .buff1_reg(dstMat_1_c_full_n),
        .grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .mOutPtr(mOutPtr),
        .out(out),
        .\rows_reg_856_reg[31] (\rows_reg_856_reg[31] ));
  LUT6 #(
    .INIT(64'hA8AA0000AAAAAAAA)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_i_2_n_0),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I4(dstMat_1_c_empty_n),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(dstMat_1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7F557F557F55)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__0_n_0),
        .I2(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I3(dstMat_1_c_full_n),
        .I4(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I5(dstMat_1_c_empty_n),
        .O(internal_full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h10)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(dstMat_1_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(dstMat_1_c_empty_n),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I2(dstMat_1_c_full_n),
        .I3(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .I2(dstMat_1_c_full_n),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I4(dstMat_1_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I4(dstMat_1_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg
   (out,
    buff1_reg,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
    mOutPtr,
    \rows_reg_856_reg[31] ,
    ap_clk);
  output [31:0]out;
  input buff1_reg;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  input [2:0]mOutPtr;
  input [31:0]\rows_reg_856_reg[31] ;
  input ap_clk;

  wire ap_clk;
  wire buff1_reg;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [31:0]\rows_reg_856_reg[31] ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(buff1_reg),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_reg_856_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg_24
   (out,
    buff1_reg,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
    mOutPtr,
    \cols_loc_read_reg_845_reg[31] ,
    ap_clk);
  output [31:0]out;
  input buff1_reg;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  input [2:0]mOutPtr;
  input [31:0]\cols_loc_read_reg_845_reg[31] ;
  input ap_clk;

  wire ap_clk;
  wire buff1_reg;
  wire [31:0]\cols_loc_read_reg_845_reg[31] ;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(buff1_reg),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_loc_read_reg_845_reg[31] [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S
   (out_mat_cols_c_full_n,
    out_mat_cols_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    Q,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_rows_c_empty_n,
    in,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    ap_rst_n_inv);
  output out_mat_cols_c_full_n;
  output out_mat_cols_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_rows_c_empty_n;
  input [31:0]in;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__25_n_0;
  wire internal_empty_n_i_2__11_n_0;
  wire internal_empty_n_i_3__1_n_0;
  wire internal_full_n_i_1__25_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_rows_c_empty_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg_12 U_threshold_accel_fifo_w32_d4_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__25
       (.I0(internal_empty_n_i_2__11_n_0),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(out_mat_cols_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__25_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_i_3__1_n_0),
        .O(internal_empty_n_i_2__11_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    internal_empty_n_i_3__1
       (.I0(out_mat_cols_c_empty_n),
        .I1(Q),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I3(out_mat_rows_c_empty_n),
        .I4(shiftReg_ce),
        .O(internal_empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_0),
        .Q(out_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__25
       (.I0(ap_rst_n),
        .I1(out_mat_cols_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__25_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_0),
        .Q(out_mat_cols_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(out_mat_rows_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(Q),
        .I3(out_mat_cols_c_empty_n),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(out_mat_cols_c_empty_n),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(out_mat_cols_c_empty_n),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_4
   (out_mat_rows_c_full_n,
    out_mat_rows_c_empty_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    internal_empty_n_reg_1,
    ap_rst_n,
    shiftReg_ce,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_cols_c_empty_n,
    Q,
    in,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    ap_rst_n_inv);
  output out_mat_rows_c_full_n;
  output out_mat_rows_c_empty_n;
  output internal_empty_n_reg_0;
  output [31:0]out;
  input ap_clk;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input shiftReg_ce;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_cols_c_empty_n;
  input [0:0]Q;
  input [31:0]in;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_empty_n_i_2__10_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__24_n_0;
  wire internal_full_n_i_2__8_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg U_threshold_accel_fifo_w32_d4_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__24
       (.I0(internal_empty_n_i_2__10_n_0),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(out_mat_rows_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__24_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_1),
        .O(internal_empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(out_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__24
       (.I0(ap_rst_n),
        .I1(out_mat_rows_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_i_2__8_n_0),
        .O(internal_full_n_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_2__8
       (.I0(out_mat_rows_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(out_mat_cols_c_empty_n),
        .I3(Q),
        .O(internal_full_n_i_2__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_2__9
       (.I0(out_mat_rows_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(Q),
        .I3(out_mat_cols_c_empty_n),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(out_mat_rows_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(out_mat_rows_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(out_mat_cols_c_empty_n),
        .I3(Q),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I3(out_mat_rows_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(out_mat_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg_12
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    in_mat_data_full_n,
    in_mat_data_empty_n,
    in_mat_data_dout,
    Q,
    \SRL_SIG_reg[0][7] ,
    shiftReg_addr,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output in_mat_data_full_n;
  output in_mat_data_empty_n;
  output [3:0]in_mat_data_dout;
  output [7:0]Q;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output shiftReg_addr;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_full_n_i_1__15_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg_15 U_threshold_accel_fifo_w8_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\icmp_ln886_reg_205[0]_i_6 (\mOutPtr_reg[0]_0 ),
        .\icmp_ln886_reg_205[0]_i_6_0 (\mOutPtr_reg[1]_0 ),
        .in_mat_data_dout(in_mat_data_dout));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln886_reg_205[0]_i_11 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__15
       (.I0(in_mat_data_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(in_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__15
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(in_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(in_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_3
   (\mOutPtr_reg[0]_0 ,
    out_mat_data_full_n,
    out_mat_data_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output out_mat_data_full_n;
  output out_mat_data_empty_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n_i_1__18_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg U_threshold_accel_fifo_w8_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_V_reg_894_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_V_reg_894_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__18
       (.I0(out_mat_data_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(out_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__18
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(out_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(out_mat_data_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg
   (D,
    \tmp_V_reg_894_reg[7] ,
    \tmp_V_reg_894_reg[0] ,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \tmp_V_reg_894_reg[7] ;
  input \tmp_V_reg_894_reg[0] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire \tmp_V_reg_894_reg[0] ;
  wire \tmp_V_reg_894_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_894[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\tmp_V_reg_894_reg[7] ),
        .I3(\tmp_V_reg_894_reg[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_894[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\tmp_V_reg_894_reg[7] ),
        .I3(\tmp_V_reg_894_reg[0] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_894[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_V_reg_894_reg[7] ),
        .I3(\tmp_V_reg_894_reg[0] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_894[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\tmp_V_reg_894_reg[7] ),
        .I3(\tmp_V_reg_894_reg[0] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_894[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_V_reg_894_reg[7] ),
        .I3(\tmp_V_reg_894_reg[0] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_894[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\tmp_V_reg_894_reg[7] ),
        .I3(\tmp_V_reg_894_reg[0] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_894[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_V_reg_894_reg[7] ),
        .I3(\tmp_V_reg_894_reg[0] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_894[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\tmp_V_reg_894_reg[7] ),
        .I3(\tmp_V_reg_894_reg[0] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg_15
   (in_mat_data_dout,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    \icmp_ln886_reg_205[0]_i_6 ,
    \icmp_ln886_reg_205[0]_i_6_0 ,
    E,
    D,
    ap_clk);
  output [3:0]in_mat_data_dout;
  output [7:0]Q;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input \icmp_ln886_reg_205[0]_i_6 ;
  input \icmp_ln886_reg_205[0]_i_6_0 ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire \icmp_ln886_reg_205[0]_i_6 ;
  wire \icmp_ln886_reg_205[0]_i_6_0 ;
  wire [3:0]in_mat_data_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][7]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][7]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][7]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][7]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln886_reg_205[0]_i_12 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][7]_0 [7]),
        .I2(\icmp_ln886_reg_205[0]_i_6 ),
        .I3(\icmp_ln886_reg_205[0]_i_6_0 ),
        .O(in_mat_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln886_reg_205[0]_i_13 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][7]_0 [5]),
        .I2(\icmp_ln886_reg_205[0]_i_6 ),
        .I3(\icmp_ln886_reg_205[0]_i_6_0 ),
        .O(in_mat_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln886_reg_205[0]_i_14 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][7]_0 [3]),
        .I2(\icmp_ln886_reg_205[0]_i_6 ),
        .I3(\icmp_ln886_reg_205[0]_i_6_0 ),
        .O(in_mat_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln886_reg_205[0]_i_15 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][7]_0 [1]),
        .I2(\icmp_ln886_reg_205[0]_i_6 ),
        .I3(\icmp_ln886_reg_205[0]_i_6_0 ),
        .O(in_mat_data_dout[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S
   (maxval_c_full_n,
    maxval_c_empty_n,
    out,
    ap_clk,
    Threshold_0_0_32_32_1_U0_maxval_read,
    shiftReg_ce,
    ap_rst_n,
    internal_full_n_reg_0,
    in,
    ap_rst_n_inv);
  output maxval_c_full_n;
  output maxval_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input Threshold_0_0_32_32_1_U0_maxval_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [7:0]in;
  input ap_rst_n_inv;

  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_empty_n_i_2__13_n_0;
  wire internal_full_n_i_1__21_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire maxval_c_empty_n;
  wire maxval_c_full_n;
  wire [7:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg_13 U_threshold_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__21
       (.I0(internal_empty_n_i_2__13_n_0),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(shiftReg_ce),
        .I3(maxval_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__21_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(maxval_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__21
       (.I0(ap_rst_n),
        .I1(maxval_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(maxval_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(Threshold_0_0_32_32_1_U0_maxval_read),
        .I1(maxval_c_empty_n),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(maxval_c_empty_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(maxval_c_empty_n),
        .I4(Threshold_0_0_32_32_1_U0_maxval_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_5
   (thresh_c_full_n,
    thresh_c_empty_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    Threshold_0_0_32_32_1_U0_maxval_read,
    shiftReg_ce,
    ap_rst_n,
    maxval_c_empty_n,
    Threshold_0_0_32_32_1_U0_ap_start,
    Q,
    in_mat_cols_c10_empty_n,
    in_mat_rows_c9_empty_n,
    in,
    ap_rst_n_inv);
  output thresh_c_full_n;
  output thresh_c_empty_n;
  output internal_empty_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input Threshold_0_0_32_32_1_U0_maxval_read;
  input shiftReg_ce;
  input ap_rst_n;
  input maxval_c_empty_n;
  input Threshold_0_0_32_32_1_U0_ap_start;
  input [0:0]Q;
  input in_mat_cols_c10_empty_n;
  input in_mat_rows_c9_empty_n;
  input [7:0]in;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_rows_c9_empty_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_empty_n_i_2__12_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__20_n_0;
  wire internal_full_n_i_2__6_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire maxval_c_empty_n;
  wire [7:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire thresh_c_empty_n;
  wire thresh_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg U_threshold_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__20
       (.I0(internal_empty_n_i_2__12_n_0),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(shiftReg_ce),
        .I3(thresh_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__20_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(thresh_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__20
       (.I0(ap_rst_n),
        .I1(thresh_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_i_2__6_n_0),
        .O(internal_full_n_i_1__20_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    internal_full_n_i_2__6
       (.I0(thresh_c_empty_n),
        .I1(maxval_c_empty_n),
        .I2(Threshold_0_0_32_32_1_U0_ap_start),
        .I3(Q),
        .I4(in_mat_cols_c10_empty_n),
        .I5(in_mat_rows_c9_empty_n),
        .O(internal_full_n_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    internal_full_n_i_2__7
       (.I0(thresh_c_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_ap_start),
        .I2(Q),
        .I3(in_mat_cols_c10_empty_n),
        .I4(in_mat_rows_c9_empty_n),
        .I5(maxval_c_empty_n),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(thresh_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(thresh_c_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(Threshold_0_0_32_32_1_U0_maxval_read),
        .I3(thresh_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(thresh_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [7:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg_13
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [7:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2axiStrm_32_32_32_1_1_8_256_s
   (Q,
    ap_done_reg,
    ap_rst_n_0,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    \icmp_ln479_reg_256_reg[0]_0 ,
    ap_done_reg_reg_0,
    B_V_data_1_sel_wr_reg,
    ap_clk,
    D,
    out,
    ap_rst_n,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
    \ap_CS_fsm_reg[2]_0 ,
    shiftReg_ce,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg,
    out_mat_cols_c_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_rows_c_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    strm_empty_n,
    img_out_TREADY_int_regslice,
    rows_cast_loc_c_empty_n,
    cols_cast_loc_c_empty_n,
    hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start,
    B_V_data_1_sel_wr,
    ap_rst_n_inv);
  output [1:0]Q;
  output ap_done_reg;
  output ap_rst_n_0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output \icmp_ln479_reg_256_reg[0]_0 ;
  output ap_done_reg_reg_0;
  output B_V_data_1_sel_wr_reg;
  input ap_clk;
  input [28:0]D;
  input [28:0]out;
  input ap_rst_n;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  input [1:0]\ap_CS_fsm_reg[2]_0 ;
  input shiftReg_ce;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg;
  input out_mat_cols_c_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_rows_c_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input strm_empty_n;
  input img_out_TREADY_int_regslice;
  input rows_cast_loc_c_empty_n;
  input cols_cast_loc_c_empty_n;
  input hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  input B_V_data_1_sel_wr;
  input ap_rst_n_inv;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg;
  wire [28:0]D;
  wire [1:0]Q;
  wire [31:5]add_ln477_fu_142_p2;
  wire \ap_CS_fsm[11]_i_2__1_n_0 ;
  wire \ap_CS_fsm[1]_i_3__2_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [11:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__2_n_0;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_2_n_0;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg;
  wire cols_cast_loc_c_empty_n;
  wire [28:0]cols_cast_loc_read_reg_221;
  wire [28:0]grp_fu_131_p2;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  wire i_reg_120;
  wire i_reg_1200;
  wire \i_reg_120[0]_i_4_n_0 ;
  wire [26:0]i_reg_120_reg;
  wire \i_reg_120_reg[0]_i_3_n_0 ;
  wire \i_reg_120_reg[0]_i_3_n_1 ;
  wire \i_reg_120_reg[0]_i_3_n_2 ;
  wire \i_reg_120_reg[0]_i_3_n_3 ;
  wire \i_reg_120_reg[0]_i_3_n_4 ;
  wire \i_reg_120_reg[0]_i_3_n_5 ;
  wire \i_reg_120_reg[0]_i_3_n_6 ;
  wire \i_reg_120_reg[0]_i_3_n_7 ;
  wire \i_reg_120_reg[12]_i_1_n_0 ;
  wire \i_reg_120_reg[12]_i_1_n_1 ;
  wire \i_reg_120_reg[12]_i_1_n_2 ;
  wire \i_reg_120_reg[12]_i_1_n_3 ;
  wire \i_reg_120_reg[12]_i_1_n_4 ;
  wire \i_reg_120_reg[12]_i_1_n_5 ;
  wire \i_reg_120_reg[12]_i_1_n_6 ;
  wire \i_reg_120_reg[12]_i_1_n_7 ;
  wire \i_reg_120_reg[16]_i_1_n_0 ;
  wire \i_reg_120_reg[16]_i_1_n_1 ;
  wire \i_reg_120_reg[16]_i_1_n_2 ;
  wire \i_reg_120_reg[16]_i_1_n_3 ;
  wire \i_reg_120_reg[16]_i_1_n_4 ;
  wire \i_reg_120_reg[16]_i_1_n_5 ;
  wire \i_reg_120_reg[16]_i_1_n_6 ;
  wire \i_reg_120_reg[16]_i_1_n_7 ;
  wire \i_reg_120_reg[20]_i_1_n_0 ;
  wire \i_reg_120_reg[20]_i_1_n_1 ;
  wire \i_reg_120_reg[20]_i_1_n_2 ;
  wire \i_reg_120_reg[20]_i_1_n_3 ;
  wire \i_reg_120_reg[20]_i_1_n_4 ;
  wire \i_reg_120_reg[20]_i_1_n_5 ;
  wire \i_reg_120_reg[20]_i_1_n_6 ;
  wire \i_reg_120_reg[20]_i_1_n_7 ;
  wire \i_reg_120_reg[24]_i_1_n_2 ;
  wire \i_reg_120_reg[24]_i_1_n_3 ;
  wire \i_reg_120_reg[24]_i_1_n_5 ;
  wire \i_reg_120_reg[24]_i_1_n_6 ;
  wire \i_reg_120_reg[24]_i_1_n_7 ;
  wire \i_reg_120_reg[4]_i_1_n_0 ;
  wire \i_reg_120_reg[4]_i_1_n_1 ;
  wire \i_reg_120_reg[4]_i_1_n_2 ;
  wire \i_reg_120_reg[4]_i_1_n_3 ;
  wire \i_reg_120_reg[4]_i_1_n_4 ;
  wire \i_reg_120_reg[4]_i_1_n_5 ;
  wire \i_reg_120_reg[4]_i_1_n_6 ;
  wire \i_reg_120_reg[4]_i_1_n_7 ;
  wire \i_reg_120_reg[8]_i_1_n_0 ;
  wire \i_reg_120_reg[8]_i_1_n_1 ;
  wire \i_reg_120_reg[8]_i_1_n_2 ;
  wire \i_reg_120_reg[8]_i_1_n_3 ;
  wire \i_reg_120_reg[8]_i_1_n_4 ;
  wire \i_reg_120_reg[8]_i_1_n_5 ;
  wire \i_reg_120_reg[8]_i_1_n_6 ;
  wire \i_reg_120_reg[8]_i_1_n_7 ;
  wire icmp_ln479_fu_211_p2;
  wire icmp_ln479_fu_211_p2_carry__0_i_1_n_0;
  wire icmp_ln479_fu_211_p2_carry__0_i_2_n_0;
  wire icmp_ln479_fu_211_p2_carry__0_i_3_n_0;
  wire icmp_ln479_fu_211_p2_carry__0_i_4_n_0;
  wire icmp_ln479_fu_211_p2_carry__0_i_5_n_0;
  wire icmp_ln479_fu_211_p2_carry__0_i_6_n_0;
  wire icmp_ln479_fu_211_p2_carry__0_i_7_n_0;
  wire icmp_ln479_fu_211_p2_carry__0_i_8_n_0;
  wire icmp_ln479_fu_211_p2_carry__0_n_0;
  wire icmp_ln479_fu_211_p2_carry__0_n_1;
  wire icmp_ln479_fu_211_p2_carry__0_n_2;
  wire icmp_ln479_fu_211_p2_carry__0_n_3;
  wire icmp_ln479_fu_211_p2_carry__1_i_1_n_0;
  wire icmp_ln479_fu_211_p2_carry__1_i_2_n_0;
  wire icmp_ln479_fu_211_p2_carry__1_i_3_n_0;
  wire icmp_ln479_fu_211_p2_carry__1_i_4_n_0;
  wire icmp_ln479_fu_211_p2_carry__1_i_5_n_0;
  wire icmp_ln479_fu_211_p2_carry__1_i_6_n_0;
  wire icmp_ln479_fu_211_p2_carry__1_i_7_n_0;
  wire icmp_ln479_fu_211_p2_carry__1_i_8_n_0;
  wire icmp_ln479_fu_211_p2_carry__1_n_0;
  wire icmp_ln479_fu_211_p2_carry__1_n_1;
  wire icmp_ln479_fu_211_p2_carry__1_n_2;
  wire icmp_ln479_fu_211_p2_carry__1_n_3;
  wire icmp_ln479_fu_211_p2_carry__2_i_1_n_0;
  wire icmp_ln479_fu_211_p2_carry__2_i_2_n_0;
  wire icmp_ln479_fu_211_p2_carry__2_i_3_n_0;
  wire icmp_ln479_fu_211_p2_carry__2_i_4_n_0;
  wire icmp_ln479_fu_211_p2_carry__2_n_3;
  wire icmp_ln479_fu_211_p2_carry_i_1_n_0;
  wire icmp_ln479_fu_211_p2_carry_i_2_n_0;
  wire icmp_ln479_fu_211_p2_carry_i_3_n_0;
  wire icmp_ln479_fu_211_p2_carry_i_4_n_0;
  wire icmp_ln479_fu_211_p2_carry_i_5_n_0;
  wire icmp_ln479_fu_211_p2_carry_i_6_n_0;
  wire icmp_ln479_fu_211_p2_carry_i_7_n_0;
  wire icmp_ln479_fu_211_p2_carry_i_8_n_0;
  wire icmp_ln479_fu_211_p2_carry_n_0;
  wire icmp_ln479_fu_211_p2_carry_n_1;
  wire icmp_ln479_fu_211_p2_carry_n_2;
  wire icmp_ln479_fu_211_p2_carry_n_3;
  wire icmp_ln479_reg_256;
  wire \icmp_ln479_reg_256[0]_i_1_n_0 ;
  wire \icmp_ln479_reg_256_reg[0]_0 ;
  wire img_out_TREADY_int_regslice;
  wire [26:0]loop_count_fu_194_p3;
  wire \loop_count_reg_246[12]_i_3_n_0 ;
  wire \loop_count_reg_246[12]_i_4_n_0 ;
  wire \loop_count_reg_246[12]_i_5_n_0 ;
  wire \loop_count_reg_246[12]_i_6_n_0 ;
  wire \loop_count_reg_246[16]_i_3_n_0 ;
  wire \loop_count_reg_246[16]_i_4_n_0 ;
  wire \loop_count_reg_246[16]_i_5_n_0 ;
  wire \loop_count_reg_246[16]_i_6_n_0 ;
  wire \loop_count_reg_246[20]_i_3_n_0 ;
  wire \loop_count_reg_246[20]_i_4_n_0 ;
  wire \loop_count_reg_246[20]_i_5_n_0 ;
  wire \loop_count_reg_246[20]_i_6_n_0 ;
  wire \loop_count_reg_246[24]_i_3_n_0 ;
  wire \loop_count_reg_246[24]_i_4_n_0 ;
  wire \loop_count_reg_246[24]_i_5_n_0 ;
  wire \loop_count_reg_246[24]_i_6_n_0 ;
  wire \loop_count_reg_246[26]_i_3_n_0 ;
  wire \loop_count_reg_246[26]_i_4_n_0 ;
  wire \loop_count_reg_246[27]_i_1_n_0 ;
  wire \loop_count_reg_246[4]_i_3_n_0 ;
  wire \loop_count_reg_246[4]_i_4_n_0 ;
  wire \loop_count_reg_246[4]_i_5_n_0 ;
  wire \loop_count_reg_246[4]_i_6_n_0 ;
  wire \loop_count_reg_246[4]_i_7_n_0 ;
  wire \loop_count_reg_246[8]_i_3_n_0 ;
  wire \loop_count_reg_246[8]_i_4_n_0 ;
  wire \loop_count_reg_246[8]_i_5_n_0 ;
  wire \loop_count_reg_246[8]_i_6_n_0 ;
  wire \loop_count_reg_246_reg[12]_i_2_n_0 ;
  wire \loop_count_reg_246_reg[12]_i_2_n_1 ;
  wire \loop_count_reg_246_reg[12]_i_2_n_2 ;
  wire \loop_count_reg_246_reg[12]_i_2_n_3 ;
  wire \loop_count_reg_246_reg[16]_i_2_n_0 ;
  wire \loop_count_reg_246_reg[16]_i_2_n_1 ;
  wire \loop_count_reg_246_reg[16]_i_2_n_2 ;
  wire \loop_count_reg_246_reg[16]_i_2_n_3 ;
  wire \loop_count_reg_246_reg[20]_i_2_n_0 ;
  wire \loop_count_reg_246_reg[20]_i_2_n_1 ;
  wire \loop_count_reg_246_reg[20]_i_2_n_2 ;
  wire \loop_count_reg_246_reg[20]_i_2_n_3 ;
  wire \loop_count_reg_246_reg[24]_i_2_n_0 ;
  wire \loop_count_reg_246_reg[24]_i_2_n_1 ;
  wire \loop_count_reg_246_reg[24]_i_2_n_2 ;
  wire \loop_count_reg_246_reg[24]_i_2_n_3 ;
  wire \loop_count_reg_246_reg[26]_i_2_n_1 ;
  wire \loop_count_reg_246_reg[26]_i_2_n_3 ;
  wire \loop_count_reg_246_reg[4]_i_2_n_0 ;
  wire \loop_count_reg_246_reg[4]_i_2_n_1 ;
  wire \loop_count_reg_246_reg[4]_i_2_n_2 ;
  wire \loop_count_reg_246_reg[4]_i_2_n_3 ;
  wire \loop_count_reg_246_reg[8]_i_2_n_0 ;
  wire \loop_count_reg_246_reg[8]_i_2_n_1 ;
  wire \loop_count_reg_246_reg[8]_i_2_n_2 ;
  wire \loop_count_reg_246_reg[8]_i_2_n_3 ;
  wire \loop_count_reg_246_reg_n_0_[0] ;
  wire \loop_count_reg_246_reg_n_0_[10] ;
  wire \loop_count_reg_246_reg_n_0_[11] ;
  wire \loop_count_reg_246_reg_n_0_[12] ;
  wire \loop_count_reg_246_reg_n_0_[13] ;
  wire \loop_count_reg_246_reg_n_0_[14] ;
  wire \loop_count_reg_246_reg_n_0_[15] ;
  wire \loop_count_reg_246_reg_n_0_[16] ;
  wire \loop_count_reg_246_reg_n_0_[17] ;
  wire \loop_count_reg_246_reg_n_0_[18] ;
  wire \loop_count_reg_246_reg_n_0_[19] ;
  wire \loop_count_reg_246_reg_n_0_[1] ;
  wire \loop_count_reg_246_reg_n_0_[20] ;
  wire \loop_count_reg_246_reg_n_0_[21] ;
  wire \loop_count_reg_246_reg_n_0_[22] ;
  wire \loop_count_reg_246_reg_n_0_[23] ;
  wire \loop_count_reg_246_reg_n_0_[24] ;
  wire \loop_count_reg_246_reg_n_0_[25] ;
  wire \loop_count_reg_246_reg_n_0_[26] ;
  wire \loop_count_reg_246_reg_n_0_[27] ;
  wire \loop_count_reg_246_reg_n_0_[2] ;
  wire \loop_count_reg_246_reg_n_0_[3] ;
  wire \loop_count_reg_246_reg_n_0_[4] ;
  wire \loop_count_reg_246_reg_n_0_[5] ;
  wire \loop_count_reg_246_reg_n_0_[6] ;
  wire \loop_count_reg_246_reg_n_0_[7] ;
  wire \loop_count_reg_246_reg_n_0_[8] ;
  wire \loop_count_reg_246_reg_n_0_[9] ;
  wire [28:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_rows_c_empty_n;
  wire rows_cast_loc_c_empty_n;
  wire [28:17]rows_cast_loc_read_reg_216;
  wire shiftReg_ce;
  wire [31:3]shl_ln_fu_135_p3;
  wire strm_empty_n;
  wire [26:1]sub_ln477_1_fu_185_p2;
  wire [31:5]sub_ln477_fu_156_p2;
  wire tmp_reg_231;
  wire \tmp_reg_231_reg[0]_i_1_n_3 ;
  wire [26:0]trunc_ln477_1_reg_236;
  wire \trunc_ln477_1_reg_236[0]_i_2_n_0 ;
  wire \trunc_ln477_1_reg_236[0]_i_3_n_0 ;
  wire \trunc_ln477_1_reg_236[0]_i_4_n_0 ;
  wire \trunc_ln477_1_reg_236[12]_i_2_n_0 ;
  wire \trunc_ln477_1_reg_236[12]_i_3_n_0 ;
  wire \trunc_ln477_1_reg_236[12]_i_4_n_0 ;
  wire \trunc_ln477_1_reg_236[12]_i_5_n_0 ;
  wire \trunc_ln477_1_reg_236[16]_i_2_n_0 ;
  wire \trunc_ln477_1_reg_236[16]_i_3_n_0 ;
  wire \trunc_ln477_1_reg_236[16]_i_4_n_0 ;
  wire \trunc_ln477_1_reg_236[16]_i_5_n_0 ;
  wire \trunc_ln477_1_reg_236[20]_i_2_n_0 ;
  wire \trunc_ln477_1_reg_236[20]_i_3_n_0 ;
  wire \trunc_ln477_1_reg_236[20]_i_4_n_0 ;
  wire \trunc_ln477_1_reg_236[20]_i_5_n_0 ;
  wire \trunc_ln477_1_reg_236[24]_i_2_n_0 ;
  wire \trunc_ln477_1_reg_236[24]_i_3_n_0 ;
  wire \trunc_ln477_1_reg_236[24]_i_4_n_0 ;
  wire \trunc_ln477_1_reg_236[24]_i_5_n_0 ;
  wire \trunc_ln477_1_reg_236[26]_i_2_n_0 ;
  wire \trunc_ln477_1_reg_236[4]_i_2_n_0 ;
  wire \trunc_ln477_1_reg_236[4]_i_3_n_0 ;
  wire \trunc_ln477_1_reg_236[4]_i_4_n_0 ;
  wire \trunc_ln477_1_reg_236[4]_i_5_n_0 ;
  wire \trunc_ln477_1_reg_236[8]_i_2_n_0 ;
  wire \trunc_ln477_1_reg_236[8]_i_3_n_0 ;
  wire \trunc_ln477_1_reg_236[8]_i_4_n_0 ;
  wire \trunc_ln477_1_reg_236[8]_i_5_n_0 ;
  wire \trunc_ln477_1_reg_236_reg[0]_i_1_n_0 ;
  wire \trunc_ln477_1_reg_236_reg[0]_i_1_n_1 ;
  wire \trunc_ln477_1_reg_236_reg[0]_i_1_n_2 ;
  wire \trunc_ln477_1_reg_236_reg[0]_i_1_n_3 ;
  wire \trunc_ln477_1_reg_236_reg[12]_i_1_n_0 ;
  wire \trunc_ln477_1_reg_236_reg[12]_i_1_n_1 ;
  wire \trunc_ln477_1_reg_236_reg[12]_i_1_n_2 ;
  wire \trunc_ln477_1_reg_236_reg[12]_i_1_n_3 ;
  wire \trunc_ln477_1_reg_236_reg[16]_i_1_n_0 ;
  wire \trunc_ln477_1_reg_236_reg[16]_i_1_n_1 ;
  wire \trunc_ln477_1_reg_236_reg[16]_i_1_n_2 ;
  wire \trunc_ln477_1_reg_236_reg[16]_i_1_n_3 ;
  wire \trunc_ln477_1_reg_236_reg[20]_i_1_n_0 ;
  wire \trunc_ln477_1_reg_236_reg[20]_i_1_n_1 ;
  wire \trunc_ln477_1_reg_236_reg[20]_i_1_n_2 ;
  wire \trunc_ln477_1_reg_236_reg[20]_i_1_n_3 ;
  wire \trunc_ln477_1_reg_236_reg[24]_i_1_n_0 ;
  wire \trunc_ln477_1_reg_236_reg[24]_i_1_n_1 ;
  wire \trunc_ln477_1_reg_236_reg[24]_i_1_n_2 ;
  wire \trunc_ln477_1_reg_236_reg[24]_i_1_n_3 ;
  wire \trunc_ln477_1_reg_236_reg[26]_i_1_n_3 ;
  wire \trunc_ln477_1_reg_236_reg[4]_i_1_n_0 ;
  wire \trunc_ln477_1_reg_236_reg[4]_i_1_n_1 ;
  wire \trunc_ln477_1_reg_236_reg[4]_i_1_n_2 ;
  wire \trunc_ln477_1_reg_236_reg[4]_i_1_n_3 ;
  wire \trunc_ln477_1_reg_236_reg[8]_i_1_n_0 ;
  wire \trunc_ln477_1_reg_236_reg[8]_i_1_n_1 ;
  wire \trunc_ln477_1_reg_236_reg[8]_i_1_n_2 ;
  wire \trunc_ln477_1_reg_236_reg[8]_i_1_n_3 ;
  wire [25:0]trunc_ln477_2_reg_241;
  wire \trunc_ln477_2_reg_241[0]_i_2_n_0 ;
  wire \trunc_ln477_2_reg_241[0]_i_3_n_0 ;
  wire \trunc_ln477_2_reg_241_reg[0]_i_1_n_0 ;
  wire \trunc_ln477_2_reg_241_reg[0]_i_1_n_1 ;
  wire \trunc_ln477_2_reg_241_reg[0]_i_1_n_2 ;
  wire \trunc_ln477_2_reg_241_reg[0]_i_1_n_3 ;
  wire \trunc_ln477_2_reg_241_reg[12]_i_1_n_0 ;
  wire \trunc_ln477_2_reg_241_reg[12]_i_1_n_1 ;
  wire \trunc_ln477_2_reg_241_reg[12]_i_1_n_2 ;
  wire \trunc_ln477_2_reg_241_reg[12]_i_1_n_3 ;
  wire \trunc_ln477_2_reg_241_reg[16]_i_1_n_0 ;
  wire \trunc_ln477_2_reg_241_reg[16]_i_1_n_1 ;
  wire \trunc_ln477_2_reg_241_reg[16]_i_1_n_2 ;
  wire \trunc_ln477_2_reg_241_reg[16]_i_1_n_3 ;
  wire \trunc_ln477_2_reg_241_reg[20]_i_1_n_0 ;
  wire \trunc_ln477_2_reg_241_reg[20]_i_1_n_1 ;
  wire \trunc_ln477_2_reg_241_reg[20]_i_1_n_2 ;
  wire \trunc_ln477_2_reg_241_reg[20]_i_1_n_3 ;
  wire \trunc_ln477_2_reg_241_reg[24]_i_1_n_0 ;
  wire \trunc_ln477_2_reg_241_reg[24]_i_1_n_1 ;
  wire \trunc_ln477_2_reg_241_reg[24]_i_1_n_2 ;
  wire \trunc_ln477_2_reg_241_reg[24]_i_1_n_3 ;
  wire \trunc_ln477_2_reg_241_reg[4]_i_1_n_0 ;
  wire \trunc_ln477_2_reg_241_reg[4]_i_1_n_1 ;
  wire \trunc_ln477_2_reg_241_reg[4]_i_1_n_2 ;
  wire \trunc_ln477_2_reg_241_reg[4]_i_1_n_3 ;
  wire \trunc_ln477_2_reg_241_reg[8]_i_1_n_0 ;
  wire \trunc_ln477_2_reg_241_reg[8]_i_1_n_1 ;
  wire \trunc_ln477_2_reg_241_reg[8]_i_1_n_2 ;
  wire \trunc_ln477_2_reg_241_reg[8]_i_1_n_3 ;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire [3:2]\NLW_i_reg_120_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_120_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln479_fu_211_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln479_fu_211_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln479_fu_211_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln479_fu_211_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln479_fu_211_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_loop_count_reg_246_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_loop_count_reg_246_reg[26]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_231_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_reg_231_reg[0]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trunc_ln477_1_reg_236_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln477_1_reg_236_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln477_1_reg_236_reg[26]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trunc_ln477_2_reg_241_reg[0]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\icmp_ln479_reg_256_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(icmp_ln479_reg_256),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(strm_empty_n),
        .I4(img_out_TREADY_int_regslice),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln479_reg_256_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFFFAAAAFFFFAAAA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Q[1]),
        .I1(ap_done_reg),
        .I2(rows_cast_loc_c_empty_n),
        .I3(cols_cast_loc_c_empty_n),
        .I4(Q[0]),
        .I5(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hEEEEEECE)) 
    \ap_CS_fsm[10]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_CS_fsm_state10),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln479_fu_211_p2),
        .I4(\ap_CS_fsm[11]_i_2__1_n_0 ),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ap_CS_fsm[11]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln479_fu_211_p2),
        .I2(\ap_CS_fsm[11]_i_2__1_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[11]));
  LUT5 #(
    .INIT(32'h08888888)) 
    \ap_CS_fsm[11]_i_2__1 
       (.I0(icmp_ln479_reg_256),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(strm_empty_n),
        .I4(img_out_TREADY_int_regslice),
        .O(\ap_CS_fsm[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FF000000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(out_mat_cols_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(out_mat_rows_c_empty_n),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .I4(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I5(\ap_CS_fsm_reg[2]_0 [0]),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(ap_done_reg_reg_0),
        .I1(\ap_CS_fsm[1]_i_3__2_n_0 ),
        .I2(\ap_CS_fsm[1]_i_4_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[6] ),
        .I4(ap_CS_fsm_state8),
        .I5(\ap_CS_fsm_reg_n_0_[3] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(ap_done_reg),
        .I1(rows_cast_loc_c_empty_n),
        .I2(cols_cast_loc_c_empty_n),
        .I3(Q[0]),
        .I4(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .O(ap_done_reg_reg_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_3__2 
       (.I0(ap_CS_fsm_state9),
        .I1(\ap_CS_fsm_reg_n_0_[4] ),
        .I2(\ap_CS_fsm_reg_n_0_[1] ),
        .I3(\ap_CS_fsm_reg_n_0_[2] ),
        .O(\ap_CS_fsm[1]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg_n_0_[5] ),
        .I3(Q[1]),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1113)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h555755575557FFFF)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .I4(shiftReg_ce),
        .I5(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg),
        .O(\ap_CS_fsm[2]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    ap_done_reg_i_1__2
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__2_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEFEF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(icmp_ln479_fu_211_p2),
        .I1(\ap_CS_fsm[11]_i_2__1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state10),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_CS_fsm_state10),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[11]_i_2__1_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln479_fu_211_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h88888880)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[2]_i_2__1_n_0 ),
        .I2(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .I3(Q[1]),
        .I4(ap_done_reg),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hDDD00000)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_1
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_2_n_0),
        .I2(shiftReg_ce),
        .I3(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg),
        .I4(ap_rst_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_2
       (.I0(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .O(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_2_n_0));
  FDRE \cols_cast_loc_read_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(cols_cast_loc_read_reg_221[0]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(cols_cast_loc_read_reg_221[10]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(cols_cast_loc_read_reg_221[11]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(cols_cast_loc_read_reg_221[12]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(cols_cast_loc_read_reg_221[13]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(cols_cast_loc_read_reg_221[14]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(cols_cast_loc_read_reg_221[15]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[16]),
        .Q(cols_cast_loc_read_reg_221[16]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[17]),
        .Q(cols_cast_loc_read_reg_221[17]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[18]),
        .Q(cols_cast_loc_read_reg_221[18]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[19]),
        .Q(cols_cast_loc_read_reg_221[19]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(cols_cast_loc_read_reg_221[1]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[20]),
        .Q(cols_cast_loc_read_reg_221[20]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[21]),
        .Q(cols_cast_loc_read_reg_221[21]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[22]),
        .Q(cols_cast_loc_read_reg_221[22]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[23]),
        .Q(cols_cast_loc_read_reg_221[23]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[24]),
        .Q(cols_cast_loc_read_reg_221[24]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[25]),
        .Q(cols_cast_loc_read_reg_221[25]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[26]),
        .Q(cols_cast_loc_read_reg_221[26]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[27]),
        .Q(cols_cast_loc_read_reg_221[27]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[28]),
        .Q(cols_cast_loc_read_reg_221[28]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(cols_cast_loc_read_reg_221[2]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(cols_cast_loc_read_reg_221[3]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(cols_cast_loc_read_reg_221[4]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(cols_cast_loc_read_reg_221[5]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(cols_cast_loc_read_reg_221[6]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(cols_cast_loc_read_reg_221[7]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(cols_cast_loc_read_reg_221[8]),
        .R(1'b0));
  FDRE \cols_cast_loc_read_reg_221_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(cols_cast_loc_read_reg_221[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \i_reg_120[0]_i_1 
       (.I0(\ap_CS_fsm[11]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln479_fu_211_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_state10),
        .O(i_reg_120));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_reg_120[0]_i_2 
       (.I0(\ap_CS_fsm[11]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln479_fu_211_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(i_reg_1200));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_120[0]_i_4 
       (.I0(i_reg_120_reg[0]),
        .O(\i_reg_120[0]_i_4_n_0 ));
  FDRE \i_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_7 ),
        .Q(i_reg_120_reg[0]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_120_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_120_reg[0]_i_3_n_0 ,\i_reg_120_reg[0]_i_3_n_1 ,\i_reg_120_reg[0]_i_3_n_2 ,\i_reg_120_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_120_reg[0]_i_3_n_4 ,\i_reg_120_reg[0]_i_3_n_5 ,\i_reg_120_reg[0]_i_3_n_6 ,\i_reg_120_reg[0]_i_3_n_7 }),
        .S({i_reg_120_reg[3:1],\i_reg_120[0]_i_4_n_0 }));
  FDRE \i_reg_120_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_5 ),
        .Q(i_reg_120_reg[10]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_4 ),
        .Q(i_reg_120_reg[11]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_7 ),
        .Q(i_reg_120_reg[12]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_120_reg[12]_i_1 
       (.CI(\i_reg_120_reg[8]_i_1_n_0 ),
        .CO({\i_reg_120_reg[12]_i_1_n_0 ,\i_reg_120_reg[12]_i_1_n_1 ,\i_reg_120_reg[12]_i_1_n_2 ,\i_reg_120_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[12]_i_1_n_4 ,\i_reg_120_reg[12]_i_1_n_5 ,\i_reg_120_reg[12]_i_1_n_6 ,\i_reg_120_reg[12]_i_1_n_7 }),
        .S(i_reg_120_reg[15:12]));
  FDRE \i_reg_120_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_6 ),
        .Q(i_reg_120_reg[13]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_5 ),
        .Q(i_reg_120_reg[14]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[12]_i_1_n_4 ),
        .Q(i_reg_120_reg[15]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_7 ),
        .Q(i_reg_120_reg[16]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_120_reg[16]_i_1 
       (.CI(\i_reg_120_reg[12]_i_1_n_0 ),
        .CO({\i_reg_120_reg[16]_i_1_n_0 ,\i_reg_120_reg[16]_i_1_n_1 ,\i_reg_120_reg[16]_i_1_n_2 ,\i_reg_120_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[16]_i_1_n_4 ,\i_reg_120_reg[16]_i_1_n_5 ,\i_reg_120_reg[16]_i_1_n_6 ,\i_reg_120_reg[16]_i_1_n_7 }),
        .S(i_reg_120_reg[19:16]));
  FDRE \i_reg_120_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_6 ),
        .Q(i_reg_120_reg[17]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_5 ),
        .Q(i_reg_120_reg[18]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[16]_i_1_n_4 ),
        .Q(i_reg_120_reg[19]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_6 ),
        .Q(i_reg_120_reg[1]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_7 ),
        .Q(i_reg_120_reg[20]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_120_reg[20]_i_1 
       (.CI(\i_reg_120_reg[16]_i_1_n_0 ),
        .CO({\i_reg_120_reg[20]_i_1_n_0 ,\i_reg_120_reg[20]_i_1_n_1 ,\i_reg_120_reg[20]_i_1_n_2 ,\i_reg_120_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[20]_i_1_n_4 ,\i_reg_120_reg[20]_i_1_n_5 ,\i_reg_120_reg[20]_i_1_n_6 ,\i_reg_120_reg[20]_i_1_n_7 }),
        .S(i_reg_120_reg[23:20]));
  FDRE \i_reg_120_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_6 ),
        .Q(i_reg_120_reg[21]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_5 ),
        .Q(i_reg_120_reg[22]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[20]_i_1_n_4 ),
        .Q(i_reg_120_reg[23]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[24]_i_1_n_7 ),
        .Q(i_reg_120_reg[24]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_120_reg[24]_i_1 
       (.CI(\i_reg_120_reg[20]_i_1_n_0 ),
        .CO({\NLW_i_reg_120_reg[24]_i_1_CO_UNCONNECTED [3:2],\i_reg_120_reg[24]_i_1_n_2 ,\i_reg_120_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_120_reg[24]_i_1_O_UNCONNECTED [3],\i_reg_120_reg[24]_i_1_n_5 ,\i_reg_120_reg[24]_i_1_n_6 ,\i_reg_120_reg[24]_i_1_n_7 }),
        .S({1'b0,i_reg_120_reg[26:24]}));
  FDRE \i_reg_120_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[24]_i_1_n_6 ),
        .Q(i_reg_120_reg[25]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[24]_i_1_n_5 ),
        .Q(i_reg_120_reg[26]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_5 ),
        .Q(i_reg_120_reg[2]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[0]_i_3_n_4 ),
        .Q(i_reg_120_reg[3]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_7 ),
        .Q(i_reg_120_reg[4]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_120_reg[4]_i_1 
       (.CI(\i_reg_120_reg[0]_i_3_n_0 ),
        .CO({\i_reg_120_reg[4]_i_1_n_0 ,\i_reg_120_reg[4]_i_1_n_1 ,\i_reg_120_reg[4]_i_1_n_2 ,\i_reg_120_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[4]_i_1_n_4 ,\i_reg_120_reg[4]_i_1_n_5 ,\i_reg_120_reg[4]_i_1_n_6 ,\i_reg_120_reg[4]_i_1_n_7 }),
        .S(i_reg_120_reg[7:4]));
  FDRE \i_reg_120_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_6 ),
        .Q(i_reg_120_reg[5]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_5 ),
        .Q(i_reg_120_reg[6]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[4]_i_1_n_4 ),
        .Q(i_reg_120_reg[7]),
        .R(i_reg_120));
  FDRE \i_reg_120_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_7 ),
        .Q(i_reg_120_reg[8]),
        .R(i_reg_120));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_120_reg[8]_i_1 
       (.CI(\i_reg_120_reg[4]_i_1_n_0 ),
        .CO({\i_reg_120_reg[8]_i_1_n_0 ,\i_reg_120_reg[8]_i_1_n_1 ,\i_reg_120_reg[8]_i_1_n_2 ,\i_reg_120_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_120_reg[8]_i_1_n_4 ,\i_reg_120_reg[8]_i_1_n_5 ,\i_reg_120_reg[8]_i_1_n_6 ,\i_reg_120_reg[8]_i_1_n_7 }),
        .S(i_reg_120_reg[11:8]));
  FDRE \i_reg_120_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1200),
        .D(\i_reg_120_reg[8]_i_1_n_6 ),
        .Q(i_reg_120_reg[9]),
        .R(i_reg_120));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln479_fu_211_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln479_fu_211_p2_carry_n_0,icmp_ln479_fu_211_p2_carry_n_1,icmp_ln479_fu_211_p2_carry_n_2,icmp_ln479_fu_211_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln479_fu_211_p2_carry_i_1_n_0,icmp_ln479_fu_211_p2_carry_i_2_n_0,icmp_ln479_fu_211_p2_carry_i_3_n_0,icmp_ln479_fu_211_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln479_fu_211_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln479_fu_211_p2_carry_i_5_n_0,icmp_ln479_fu_211_p2_carry_i_6_n_0,icmp_ln479_fu_211_p2_carry_i_7_n_0,icmp_ln479_fu_211_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln479_fu_211_p2_carry__0
       (.CI(icmp_ln479_fu_211_p2_carry_n_0),
        .CO({icmp_ln479_fu_211_p2_carry__0_n_0,icmp_ln479_fu_211_p2_carry__0_n_1,icmp_ln479_fu_211_p2_carry__0_n_2,icmp_ln479_fu_211_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln479_fu_211_p2_carry__0_i_1_n_0,icmp_ln479_fu_211_p2_carry__0_i_2_n_0,icmp_ln479_fu_211_p2_carry__0_i_3_n_0,icmp_ln479_fu_211_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln479_fu_211_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln479_fu_211_p2_carry__0_i_5_n_0,icmp_ln479_fu_211_p2_carry__0_i_6_n_0,icmp_ln479_fu_211_p2_carry__0_i_7_n_0,icmp_ln479_fu_211_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry__0_i_1
       (.I0(\loop_count_reg_246_reg_n_0_[15] ),
        .I1(i_reg_120_reg[15]),
        .I2(\loop_count_reg_246_reg_n_0_[14] ),
        .I3(i_reg_120_reg[14]),
        .O(icmp_ln479_fu_211_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry__0_i_2
       (.I0(\loop_count_reg_246_reg_n_0_[13] ),
        .I1(i_reg_120_reg[13]),
        .I2(\loop_count_reg_246_reg_n_0_[12] ),
        .I3(i_reg_120_reg[12]),
        .O(icmp_ln479_fu_211_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry__0_i_3
       (.I0(\loop_count_reg_246_reg_n_0_[11] ),
        .I1(i_reg_120_reg[11]),
        .I2(\loop_count_reg_246_reg_n_0_[10] ),
        .I3(i_reg_120_reg[10]),
        .O(icmp_ln479_fu_211_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry__0_i_4
       (.I0(\loop_count_reg_246_reg_n_0_[9] ),
        .I1(i_reg_120_reg[9]),
        .I2(\loop_count_reg_246_reg_n_0_[8] ),
        .I3(i_reg_120_reg[8]),
        .O(icmp_ln479_fu_211_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry__0_i_5
       (.I0(i_reg_120_reg[15]),
        .I1(\loop_count_reg_246_reg_n_0_[15] ),
        .I2(i_reg_120_reg[14]),
        .I3(\loop_count_reg_246_reg_n_0_[14] ),
        .O(icmp_ln479_fu_211_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry__0_i_6
       (.I0(i_reg_120_reg[13]),
        .I1(\loop_count_reg_246_reg_n_0_[13] ),
        .I2(i_reg_120_reg[12]),
        .I3(\loop_count_reg_246_reg_n_0_[12] ),
        .O(icmp_ln479_fu_211_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry__0_i_7
       (.I0(i_reg_120_reg[11]),
        .I1(\loop_count_reg_246_reg_n_0_[11] ),
        .I2(i_reg_120_reg[10]),
        .I3(\loop_count_reg_246_reg_n_0_[10] ),
        .O(icmp_ln479_fu_211_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry__0_i_8
       (.I0(i_reg_120_reg[9]),
        .I1(\loop_count_reg_246_reg_n_0_[9] ),
        .I2(i_reg_120_reg[8]),
        .I3(\loop_count_reg_246_reg_n_0_[8] ),
        .O(icmp_ln479_fu_211_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln479_fu_211_p2_carry__1
       (.CI(icmp_ln479_fu_211_p2_carry__0_n_0),
        .CO({icmp_ln479_fu_211_p2_carry__1_n_0,icmp_ln479_fu_211_p2_carry__1_n_1,icmp_ln479_fu_211_p2_carry__1_n_2,icmp_ln479_fu_211_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln479_fu_211_p2_carry__1_i_1_n_0,icmp_ln479_fu_211_p2_carry__1_i_2_n_0,icmp_ln479_fu_211_p2_carry__1_i_3_n_0,icmp_ln479_fu_211_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln479_fu_211_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln479_fu_211_p2_carry__1_i_5_n_0,icmp_ln479_fu_211_p2_carry__1_i_6_n_0,icmp_ln479_fu_211_p2_carry__1_i_7_n_0,icmp_ln479_fu_211_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry__1_i_1
       (.I0(\loop_count_reg_246_reg_n_0_[23] ),
        .I1(i_reg_120_reg[23]),
        .I2(\loop_count_reg_246_reg_n_0_[22] ),
        .I3(i_reg_120_reg[22]),
        .O(icmp_ln479_fu_211_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry__1_i_2
       (.I0(\loop_count_reg_246_reg_n_0_[21] ),
        .I1(i_reg_120_reg[21]),
        .I2(\loop_count_reg_246_reg_n_0_[20] ),
        .I3(i_reg_120_reg[20]),
        .O(icmp_ln479_fu_211_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry__1_i_3
       (.I0(\loop_count_reg_246_reg_n_0_[19] ),
        .I1(i_reg_120_reg[19]),
        .I2(\loop_count_reg_246_reg_n_0_[18] ),
        .I3(i_reg_120_reg[18]),
        .O(icmp_ln479_fu_211_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry__1_i_4
       (.I0(\loop_count_reg_246_reg_n_0_[17] ),
        .I1(i_reg_120_reg[17]),
        .I2(\loop_count_reg_246_reg_n_0_[16] ),
        .I3(i_reg_120_reg[16]),
        .O(icmp_ln479_fu_211_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry__1_i_5
       (.I0(i_reg_120_reg[23]),
        .I1(\loop_count_reg_246_reg_n_0_[23] ),
        .I2(i_reg_120_reg[22]),
        .I3(\loop_count_reg_246_reg_n_0_[22] ),
        .O(icmp_ln479_fu_211_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry__1_i_6
       (.I0(i_reg_120_reg[21]),
        .I1(\loop_count_reg_246_reg_n_0_[21] ),
        .I2(i_reg_120_reg[20]),
        .I3(\loop_count_reg_246_reg_n_0_[20] ),
        .O(icmp_ln479_fu_211_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry__1_i_7
       (.I0(i_reg_120_reg[19]),
        .I1(\loop_count_reg_246_reg_n_0_[19] ),
        .I2(i_reg_120_reg[18]),
        .I3(\loop_count_reg_246_reg_n_0_[18] ),
        .O(icmp_ln479_fu_211_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry__1_i_8
       (.I0(i_reg_120_reg[17]),
        .I1(\loop_count_reg_246_reg_n_0_[17] ),
        .I2(i_reg_120_reg[16]),
        .I3(\loop_count_reg_246_reg_n_0_[16] ),
        .O(icmp_ln479_fu_211_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln479_fu_211_p2_carry__2
       (.CI(icmp_ln479_fu_211_p2_carry__1_n_0),
        .CO({NLW_icmp_ln479_fu_211_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln479_fu_211_p2,icmp_ln479_fu_211_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln479_fu_211_p2_carry__2_i_1_n_0,icmp_ln479_fu_211_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln479_fu_211_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln479_fu_211_p2_carry__2_i_3_n_0,icmp_ln479_fu_211_p2_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln479_fu_211_p2_carry__2_i_1
       (.I0(\loop_count_reg_246_reg_n_0_[27] ),
        .I1(\loop_count_reg_246_reg_n_0_[26] ),
        .I2(i_reg_120_reg[26]),
        .O(icmp_ln479_fu_211_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry__2_i_2
       (.I0(\loop_count_reg_246_reg_n_0_[25] ),
        .I1(i_reg_120_reg[25]),
        .I2(\loop_count_reg_246_reg_n_0_[24] ),
        .I3(i_reg_120_reg[24]),
        .O(icmp_ln479_fu_211_p2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln479_fu_211_p2_carry__2_i_3
       (.I0(\loop_count_reg_246_reg_n_0_[27] ),
        .I1(i_reg_120_reg[26]),
        .I2(\loop_count_reg_246_reg_n_0_[26] ),
        .O(icmp_ln479_fu_211_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry__2_i_4
       (.I0(i_reg_120_reg[25]),
        .I1(\loop_count_reg_246_reg_n_0_[25] ),
        .I2(i_reg_120_reg[24]),
        .I3(\loop_count_reg_246_reg_n_0_[24] ),
        .O(icmp_ln479_fu_211_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry_i_1
       (.I0(\loop_count_reg_246_reg_n_0_[7] ),
        .I1(i_reg_120_reg[7]),
        .I2(\loop_count_reg_246_reg_n_0_[6] ),
        .I3(i_reg_120_reg[6]),
        .O(icmp_ln479_fu_211_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry_i_2
       (.I0(\loop_count_reg_246_reg_n_0_[5] ),
        .I1(i_reg_120_reg[5]),
        .I2(\loop_count_reg_246_reg_n_0_[4] ),
        .I3(i_reg_120_reg[4]),
        .O(icmp_ln479_fu_211_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry_i_3
       (.I0(\loop_count_reg_246_reg_n_0_[3] ),
        .I1(i_reg_120_reg[3]),
        .I2(\loop_count_reg_246_reg_n_0_[2] ),
        .I3(i_reg_120_reg[2]),
        .O(icmp_ln479_fu_211_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln479_fu_211_p2_carry_i_4
       (.I0(\loop_count_reg_246_reg_n_0_[1] ),
        .I1(i_reg_120_reg[1]),
        .I2(\loop_count_reg_246_reg_n_0_[0] ),
        .I3(i_reg_120_reg[0]),
        .O(icmp_ln479_fu_211_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry_i_5
       (.I0(i_reg_120_reg[7]),
        .I1(\loop_count_reg_246_reg_n_0_[7] ),
        .I2(i_reg_120_reg[6]),
        .I3(\loop_count_reg_246_reg_n_0_[6] ),
        .O(icmp_ln479_fu_211_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry_i_6
       (.I0(i_reg_120_reg[5]),
        .I1(\loop_count_reg_246_reg_n_0_[5] ),
        .I2(i_reg_120_reg[4]),
        .I3(\loop_count_reg_246_reg_n_0_[4] ),
        .O(icmp_ln479_fu_211_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry_i_7
       (.I0(i_reg_120_reg[3]),
        .I1(\loop_count_reg_246_reg_n_0_[3] ),
        .I2(i_reg_120_reg[2]),
        .I3(\loop_count_reg_246_reg_n_0_[2] ),
        .O(icmp_ln479_fu_211_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln479_fu_211_p2_carry_i_8
       (.I0(i_reg_120_reg[1]),
        .I1(\loop_count_reg_246_reg_n_0_[1] ),
        .I2(i_reg_120_reg[0]),
        .I3(\loop_count_reg_246_reg_n_0_[0] ),
        .O(icmp_ln479_fu_211_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln479_reg_256[0]_i_1 
       (.I0(icmp_ln479_fu_211_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[11]_i_2__1_n_0 ),
        .I3(icmp_ln479_reg_256),
        .O(\icmp_ln479_reg_256[0]_i_1_n_0 ));
  FDRE \icmp_ln479_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln479_reg_256[0]_i_1_n_0 ),
        .Q(icmp_ln479_reg_256),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[0]_i_1 
       (.I0(trunc_ln477_1_reg_236[0]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[0]),
        .O(loop_count_fu_194_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[10]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[10]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[10]),
        .O(loop_count_fu_194_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[11]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[11]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[11]),
        .O(loop_count_fu_194_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[12]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[12]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[12]),
        .O(loop_count_fu_194_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[12]_i_3 
       (.I0(trunc_ln477_1_reg_236[12]),
        .O(\loop_count_reg_246[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[12]_i_4 
       (.I0(trunc_ln477_1_reg_236[11]),
        .O(\loop_count_reg_246[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[12]_i_5 
       (.I0(trunc_ln477_1_reg_236[10]),
        .O(\loop_count_reg_246[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[12]_i_6 
       (.I0(trunc_ln477_1_reg_236[9]),
        .O(\loop_count_reg_246[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[13]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[13]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[13]),
        .O(loop_count_fu_194_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[14]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[14]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[14]),
        .O(loop_count_fu_194_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[15]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[15]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[15]),
        .O(loop_count_fu_194_p3[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[16]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[16]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[16]),
        .O(loop_count_fu_194_p3[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[16]_i_3 
       (.I0(trunc_ln477_1_reg_236[16]),
        .O(\loop_count_reg_246[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[16]_i_4 
       (.I0(trunc_ln477_1_reg_236[15]),
        .O(\loop_count_reg_246[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[16]_i_5 
       (.I0(trunc_ln477_1_reg_236[14]),
        .O(\loop_count_reg_246[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[16]_i_6 
       (.I0(trunc_ln477_1_reg_236[13]),
        .O(\loop_count_reg_246[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[17]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[17]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[17]),
        .O(loop_count_fu_194_p3[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[18]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[18]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[18]),
        .O(loop_count_fu_194_p3[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[19]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[19]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[19]),
        .O(loop_count_fu_194_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[1]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[1]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[1]),
        .O(loop_count_fu_194_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[20]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[20]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[20]),
        .O(loop_count_fu_194_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[20]_i_3 
       (.I0(trunc_ln477_1_reg_236[20]),
        .O(\loop_count_reg_246[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[20]_i_4 
       (.I0(trunc_ln477_1_reg_236[19]),
        .O(\loop_count_reg_246[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[20]_i_5 
       (.I0(trunc_ln477_1_reg_236[18]),
        .O(\loop_count_reg_246[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[20]_i_6 
       (.I0(trunc_ln477_1_reg_236[17]),
        .O(\loop_count_reg_246[20]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[21]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[21]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[21]),
        .O(loop_count_fu_194_p3[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[22]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[22]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[22]),
        .O(loop_count_fu_194_p3[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[23]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[23]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[23]),
        .O(loop_count_fu_194_p3[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[24]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[24]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[24]),
        .O(loop_count_fu_194_p3[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[24]_i_3 
       (.I0(trunc_ln477_1_reg_236[24]),
        .O(\loop_count_reg_246[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[24]_i_4 
       (.I0(trunc_ln477_1_reg_236[23]),
        .O(\loop_count_reg_246[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[24]_i_5 
       (.I0(trunc_ln477_1_reg_236[22]),
        .O(\loop_count_reg_246[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[24]_i_6 
       (.I0(trunc_ln477_1_reg_236[21]),
        .O(\loop_count_reg_246[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[25]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[25]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[25]),
        .O(loop_count_fu_194_p3[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \loop_count_reg_246[26]_i_1 
       (.I0(tmp_reg_231),
        .I1(sub_ln477_1_fu_185_p2[26]),
        .O(loop_count_fu_194_p3[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[26]_i_3 
       (.I0(trunc_ln477_1_reg_236[26]),
        .O(\loop_count_reg_246[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[26]_i_4 
       (.I0(trunc_ln477_1_reg_236[25]),
        .O(\loop_count_reg_246[26]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h30AA)) 
    \loop_count_reg_246[27]_i_1 
       (.I0(\loop_count_reg_246_reg_n_0_[27] ),
        .I1(\loop_count_reg_246_reg[26]_i_2_n_1 ),
        .I2(tmp_reg_231),
        .I3(ap_CS_fsm_state10),
        .O(\loop_count_reg_246[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[2]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[2]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[2]),
        .O(loop_count_fu_194_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[3]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[3]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[3]),
        .O(loop_count_fu_194_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[4]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[4]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[4]),
        .O(loop_count_fu_194_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[4]_i_3 
       (.I0(trunc_ln477_1_reg_236[0]),
        .O(\loop_count_reg_246[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[4]_i_4 
       (.I0(trunc_ln477_1_reg_236[4]),
        .O(\loop_count_reg_246[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[4]_i_5 
       (.I0(trunc_ln477_1_reg_236[3]),
        .O(\loop_count_reg_246[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[4]_i_6 
       (.I0(trunc_ln477_1_reg_236[2]),
        .O(\loop_count_reg_246[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[4]_i_7 
       (.I0(trunc_ln477_1_reg_236[1]),
        .O(\loop_count_reg_246[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[5]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[5]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[5]),
        .O(loop_count_fu_194_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[6]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[6]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[6]),
        .O(loop_count_fu_194_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[7]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[7]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[7]),
        .O(loop_count_fu_194_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[8]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[8]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[8]),
        .O(loop_count_fu_194_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[8]_i_3 
       (.I0(trunc_ln477_1_reg_236[8]),
        .O(\loop_count_reg_246[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[8]_i_4 
       (.I0(trunc_ln477_1_reg_236[7]),
        .O(\loop_count_reg_246[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[8]_i_5 
       (.I0(trunc_ln477_1_reg_236[6]),
        .O(\loop_count_reg_246[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_count_reg_246[8]_i_6 
       (.I0(trunc_ln477_1_reg_236[5]),
        .O(\loop_count_reg_246[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop_count_reg_246[9]_i_1 
       (.I0(sub_ln477_1_fu_185_p2[9]),
        .I1(tmp_reg_231),
        .I2(trunc_ln477_2_reg_241[9]),
        .O(loop_count_fu_194_p3[9]));
  FDRE \loop_count_reg_246_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[0]),
        .Q(\loop_count_reg_246_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[10]),
        .Q(\loop_count_reg_246_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[11]),
        .Q(\loop_count_reg_246_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[12]),
        .Q(\loop_count_reg_246_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_246_reg[12]_i_2 
       (.CI(\loop_count_reg_246_reg[8]_i_2_n_0 ),
        .CO({\loop_count_reg_246_reg[12]_i_2_n_0 ,\loop_count_reg_246_reg[12]_i_2_n_1 ,\loop_count_reg_246_reg[12]_i_2_n_2 ,\loop_count_reg_246_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_185_p2[12:9]),
        .S({\loop_count_reg_246[12]_i_3_n_0 ,\loop_count_reg_246[12]_i_4_n_0 ,\loop_count_reg_246[12]_i_5_n_0 ,\loop_count_reg_246[12]_i_6_n_0 }));
  FDRE \loop_count_reg_246_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[13]),
        .Q(\loop_count_reg_246_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[14]),
        .Q(\loop_count_reg_246_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[15]),
        .Q(\loop_count_reg_246_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[16]),
        .Q(\loop_count_reg_246_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_246_reg[16]_i_2 
       (.CI(\loop_count_reg_246_reg[12]_i_2_n_0 ),
        .CO({\loop_count_reg_246_reg[16]_i_2_n_0 ,\loop_count_reg_246_reg[16]_i_2_n_1 ,\loop_count_reg_246_reg[16]_i_2_n_2 ,\loop_count_reg_246_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_185_p2[16:13]),
        .S({\loop_count_reg_246[16]_i_3_n_0 ,\loop_count_reg_246[16]_i_4_n_0 ,\loop_count_reg_246[16]_i_5_n_0 ,\loop_count_reg_246[16]_i_6_n_0 }));
  FDRE \loop_count_reg_246_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[17]),
        .Q(\loop_count_reg_246_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[18]),
        .Q(\loop_count_reg_246_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[19]),
        .Q(\loop_count_reg_246_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[1]),
        .Q(\loop_count_reg_246_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[20]),
        .Q(\loop_count_reg_246_reg_n_0_[20] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_246_reg[20]_i_2 
       (.CI(\loop_count_reg_246_reg[16]_i_2_n_0 ),
        .CO({\loop_count_reg_246_reg[20]_i_2_n_0 ,\loop_count_reg_246_reg[20]_i_2_n_1 ,\loop_count_reg_246_reg[20]_i_2_n_2 ,\loop_count_reg_246_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_185_p2[20:17]),
        .S({\loop_count_reg_246[20]_i_3_n_0 ,\loop_count_reg_246[20]_i_4_n_0 ,\loop_count_reg_246[20]_i_5_n_0 ,\loop_count_reg_246[20]_i_6_n_0 }));
  FDRE \loop_count_reg_246_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[21]),
        .Q(\loop_count_reg_246_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[22]),
        .Q(\loop_count_reg_246_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[23]),
        .Q(\loop_count_reg_246_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[24]),
        .Q(\loop_count_reg_246_reg_n_0_[24] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_246_reg[24]_i_2 
       (.CI(\loop_count_reg_246_reg[20]_i_2_n_0 ),
        .CO({\loop_count_reg_246_reg[24]_i_2_n_0 ,\loop_count_reg_246_reg[24]_i_2_n_1 ,\loop_count_reg_246_reg[24]_i_2_n_2 ,\loop_count_reg_246_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_185_p2[24:21]),
        .S({\loop_count_reg_246[24]_i_3_n_0 ,\loop_count_reg_246[24]_i_4_n_0 ,\loop_count_reg_246[24]_i_5_n_0 ,\loop_count_reg_246[24]_i_6_n_0 }));
  FDRE \loop_count_reg_246_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[25]),
        .Q(\loop_count_reg_246_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[26]),
        .Q(\loop_count_reg_246_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_246_reg[26]_i_2 
       (.CI(\loop_count_reg_246_reg[24]_i_2_n_0 ),
        .CO({\NLW_loop_count_reg_246_reg[26]_i_2_CO_UNCONNECTED [3],\loop_count_reg_246_reg[26]_i_2_n_1 ,\NLW_loop_count_reg_246_reg[26]_i_2_CO_UNCONNECTED [1],\loop_count_reg_246_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop_count_reg_246_reg[26]_i_2_O_UNCONNECTED [3:2],sub_ln477_1_fu_185_p2[26:25]}),
        .S({1'b0,1'b1,\loop_count_reg_246[26]_i_3_n_0 ,\loop_count_reg_246[26]_i_4_n_0 }));
  FDRE \loop_count_reg_246_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop_count_reg_246[27]_i_1_n_0 ),
        .Q(\loop_count_reg_246_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[2]),
        .Q(\loop_count_reg_246_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[3]),
        .Q(\loop_count_reg_246_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[4]),
        .Q(\loop_count_reg_246_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_246_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\loop_count_reg_246_reg[4]_i_2_n_0 ,\loop_count_reg_246_reg[4]_i_2_n_1 ,\loop_count_reg_246_reg[4]_i_2_n_2 ,\loop_count_reg_246_reg[4]_i_2_n_3 }),
        .CYINIT(\loop_count_reg_246[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_185_p2[4:1]),
        .S({\loop_count_reg_246[4]_i_4_n_0 ,\loop_count_reg_246[4]_i_5_n_0 ,\loop_count_reg_246[4]_i_6_n_0 ,\loop_count_reg_246[4]_i_7_n_0 }));
  FDRE \loop_count_reg_246_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[5]),
        .Q(\loop_count_reg_246_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[6]),
        .Q(\loop_count_reg_246_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[7]),
        .Q(\loop_count_reg_246_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \loop_count_reg_246_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[8]),
        .Q(\loop_count_reg_246_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \loop_count_reg_246_reg[8]_i_2 
       (.CI(\loop_count_reg_246_reg[4]_i_2_n_0 ),
        .CO({\loop_count_reg_246_reg[8]_i_2_n_0 ,\loop_count_reg_246_reg[8]_i_2_n_1 ,\loop_count_reg_246_reg[8]_i_2_n_2 ,\loop_count_reg_246_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln477_1_fu_185_p2[8:5]),
        .S({\loop_count_reg_246[8]_i_3_n_0 ,\loop_count_reg_246[8]_i_4_n_0 ,\loop_count_reg_246[8]_i_5_n_0 ,\loop_count_reg_246[8]_i_6_n_0 }));
  FDRE \loop_count_reg_246_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(loop_count_fu_194_p3[9]),
        .Q(\loop_count_reg_246_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1 mul_29s_29s_29_7_1_U80
       (.D(grp_fu_131_p2),
        .Q(Q[0]),
        .\a_reg0_reg[28] (rows_cast_loc_read_reg_216),
        .ap_clk(ap_clk),
        .buff1_reg(D[16:0]),
        .buff2_reg(cols_cast_loc_read_reg_221),
        .out(out[16:0]));
  FDRE \mul_ln477_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[0]),
        .Q(shl_ln_fu_135_p3[3]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[10]),
        .Q(shl_ln_fu_135_p3[13]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[11]),
        .Q(shl_ln_fu_135_p3[14]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[12]),
        .Q(shl_ln_fu_135_p3[15]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[13]),
        .Q(shl_ln_fu_135_p3[16]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[14]),
        .Q(shl_ln_fu_135_p3[17]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[15]),
        .Q(shl_ln_fu_135_p3[18]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[16]),
        .Q(shl_ln_fu_135_p3[19]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[17]),
        .Q(shl_ln_fu_135_p3[20]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[18]),
        .Q(shl_ln_fu_135_p3[21]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[19]),
        .Q(shl_ln_fu_135_p3[22]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[1]),
        .Q(shl_ln_fu_135_p3[4]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[20]),
        .Q(shl_ln_fu_135_p3[23]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[21]),
        .Q(shl_ln_fu_135_p3[24]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[22]),
        .Q(shl_ln_fu_135_p3[25]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[23]),
        .Q(shl_ln_fu_135_p3[26]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[24]),
        .Q(shl_ln_fu_135_p3[27]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[25]),
        .Q(shl_ln_fu_135_p3[28]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[26]),
        .Q(shl_ln_fu_135_p3[29]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[27]),
        .Q(shl_ln_fu_135_p3[30]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[28]),
        .Q(shl_ln_fu_135_p3[31]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[2]),
        .Q(shl_ln_fu_135_p3[5]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[3]),
        .Q(shl_ln_fu_135_p3[6]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[4]),
        .Q(shl_ln_fu_135_p3[7]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[5]),
        .Q(shl_ln_fu_135_p3[8]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[6]),
        .Q(shl_ln_fu_135_p3[9]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[7]),
        .Q(shl_ln_fu_135_p3[10]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[8]),
        .Q(shl_ln_fu_135_p3[11]),
        .R(1'b0));
  FDRE \mul_ln477_reg_226_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_fu_131_p2[9]),
        .Q(shl_ln_fu_135_p3[12]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[17]),
        .Q(rows_cast_loc_read_reg_216[17]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[18]),
        .Q(rows_cast_loc_read_reg_216[18]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[19]),
        .Q(rows_cast_loc_read_reg_216[19]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[20]),
        .Q(rows_cast_loc_read_reg_216[20]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[21]),
        .Q(rows_cast_loc_read_reg_216[21]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[22]),
        .Q(rows_cast_loc_read_reg_216[22]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[23]),
        .Q(rows_cast_loc_read_reg_216[23]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[24]),
        .Q(rows_cast_loc_read_reg_216[24]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[25]),
        .Q(rows_cast_loc_read_reg_216[25]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[26]),
        .Q(rows_cast_loc_read_reg_216[26]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[27]),
        .Q(rows_cast_loc_read_reg_216[27]),
        .R(1'b0));
  FDRE \rows_cast_loc_read_reg_216_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[28]),
        .Q(rows_cast_loc_read_reg_216[28]),
        .R(1'b0));
  FDRE \tmp_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[31]),
        .Q(tmp_reg_231),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_231_reg[0]_i_1 
       (.CI(\trunc_ln477_2_reg_241_reg[24]_i_1_n_0 ),
        .CO({\NLW_tmp_reg_231_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_reg_231_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_231_reg[0]_i_1_O_UNCONNECTED [3:2],add_ln477_fu_142_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_135_p3[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[0]_i_2 
       (.I0(shl_ln_fu_135_p3[5]),
        .O(\trunc_ln477_1_reg_236[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[0]_i_3 
       (.I0(shl_ln_fu_135_p3[3]),
        .O(\trunc_ln477_1_reg_236[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[0]_i_4 
       (.I0(shl_ln_fu_135_p3[4]),
        .O(\trunc_ln477_1_reg_236[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[12]_i_2 
       (.I0(shl_ln_fu_135_p3[17]),
        .O(\trunc_ln477_1_reg_236[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[12]_i_3 
       (.I0(shl_ln_fu_135_p3[16]),
        .O(\trunc_ln477_1_reg_236[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[12]_i_4 
       (.I0(shl_ln_fu_135_p3[15]),
        .O(\trunc_ln477_1_reg_236[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[12]_i_5 
       (.I0(shl_ln_fu_135_p3[14]),
        .O(\trunc_ln477_1_reg_236[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[16]_i_2 
       (.I0(shl_ln_fu_135_p3[21]),
        .O(\trunc_ln477_1_reg_236[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[16]_i_3 
       (.I0(shl_ln_fu_135_p3[20]),
        .O(\trunc_ln477_1_reg_236[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[16]_i_4 
       (.I0(shl_ln_fu_135_p3[19]),
        .O(\trunc_ln477_1_reg_236[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[16]_i_5 
       (.I0(shl_ln_fu_135_p3[18]),
        .O(\trunc_ln477_1_reg_236[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[20]_i_2 
       (.I0(shl_ln_fu_135_p3[25]),
        .O(\trunc_ln477_1_reg_236[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[20]_i_3 
       (.I0(shl_ln_fu_135_p3[24]),
        .O(\trunc_ln477_1_reg_236[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[20]_i_4 
       (.I0(shl_ln_fu_135_p3[23]),
        .O(\trunc_ln477_1_reg_236[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[20]_i_5 
       (.I0(shl_ln_fu_135_p3[22]),
        .O(\trunc_ln477_1_reg_236[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[24]_i_2 
       (.I0(shl_ln_fu_135_p3[29]),
        .O(\trunc_ln477_1_reg_236[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[24]_i_3 
       (.I0(shl_ln_fu_135_p3[28]),
        .O(\trunc_ln477_1_reg_236[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[24]_i_4 
       (.I0(shl_ln_fu_135_p3[27]),
        .O(\trunc_ln477_1_reg_236[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[24]_i_5 
       (.I0(shl_ln_fu_135_p3[26]),
        .O(\trunc_ln477_1_reg_236[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[26]_i_2 
       (.I0(shl_ln_fu_135_p3[30]),
        .O(\trunc_ln477_1_reg_236[26]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[4]_i_2 
       (.I0(shl_ln_fu_135_p3[9]),
        .O(\trunc_ln477_1_reg_236[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[4]_i_3 
       (.I0(shl_ln_fu_135_p3[8]),
        .O(\trunc_ln477_1_reg_236[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[4]_i_4 
       (.I0(shl_ln_fu_135_p3[7]),
        .O(\trunc_ln477_1_reg_236[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[4]_i_5 
       (.I0(shl_ln_fu_135_p3[6]),
        .O(\trunc_ln477_1_reg_236[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[8]_i_2 
       (.I0(shl_ln_fu_135_p3[13]),
        .O(\trunc_ln477_1_reg_236[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[8]_i_3 
       (.I0(shl_ln_fu_135_p3[12]),
        .O(\trunc_ln477_1_reg_236[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[8]_i_4 
       (.I0(shl_ln_fu_135_p3[11]),
        .O(\trunc_ln477_1_reg_236[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_1_reg_236[8]_i_5 
       (.I0(shl_ln_fu_135_p3[10]),
        .O(\trunc_ln477_1_reg_236[8]_i_5_n_0 ));
  FDRE \trunc_ln477_1_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[5]),
        .Q(trunc_ln477_1_reg_236[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_1_reg_236_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln477_1_reg_236_reg[0]_i_1_n_0 ,\trunc_ln477_1_reg_236_reg[0]_i_1_n_1 ,\trunc_ln477_1_reg_236_reg[0]_i_1_n_2 ,\trunc_ln477_1_reg_236_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln477_1_reg_236[0]_i_2_n_0 ,1'b0,\trunc_ln477_1_reg_236[0]_i_3_n_0 ,1'b0}),
        .O({sub_ln477_fu_156_p2[5],\NLW_trunc_ln477_1_reg_236_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_135_p3[5],\trunc_ln477_1_reg_236[0]_i_4_n_0 ,shl_ln_fu_135_p3[3],1'b0}));
  FDRE \trunc_ln477_1_reg_236_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[15]),
        .Q(trunc_ln477_1_reg_236[10]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[16]),
        .Q(trunc_ln477_1_reg_236[11]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[17]),
        .Q(trunc_ln477_1_reg_236[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_1_reg_236_reg[12]_i_1 
       (.CI(\trunc_ln477_1_reg_236_reg[8]_i_1_n_0 ),
        .CO({\trunc_ln477_1_reg_236_reg[12]_i_1_n_0 ,\trunc_ln477_1_reg_236_reg[12]_i_1_n_1 ,\trunc_ln477_1_reg_236_reg[12]_i_1_n_2 ,\trunc_ln477_1_reg_236_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln477_1_reg_236[12]_i_2_n_0 ,\trunc_ln477_1_reg_236[12]_i_3_n_0 ,\trunc_ln477_1_reg_236[12]_i_4_n_0 ,\trunc_ln477_1_reg_236[12]_i_5_n_0 }),
        .O(sub_ln477_fu_156_p2[17:14]),
        .S(shl_ln_fu_135_p3[17:14]));
  FDRE \trunc_ln477_1_reg_236_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[18]),
        .Q(trunc_ln477_1_reg_236[13]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[19]),
        .Q(trunc_ln477_1_reg_236[14]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[20]),
        .Q(trunc_ln477_1_reg_236[15]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[21]),
        .Q(trunc_ln477_1_reg_236[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_1_reg_236_reg[16]_i_1 
       (.CI(\trunc_ln477_1_reg_236_reg[12]_i_1_n_0 ),
        .CO({\trunc_ln477_1_reg_236_reg[16]_i_1_n_0 ,\trunc_ln477_1_reg_236_reg[16]_i_1_n_1 ,\trunc_ln477_1_reg_236_reg[16]_i_1_n_2 ,\trunc_ln477_1_reg_236_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln477_1_reg_236[16]_i_2_n_0 ,\trunc_ln477_1_reg_236[16]_i_3_n_0 ,\trunc_ln477_1_reg_236[16]_i_4_n_0 ,\trunc_ln477_1_reg_236[16]_i_5_n_0 }),
        .O(sub_ln477_fu_156_p2[21:18]),
        .S(shl_ln_fu_135_p3[21:18]));
  FDRE \trunc_ln477_1_reg_236_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[22]),
        .Q(trunc_ln477_1_reg_236[17]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[23]),
        .Q(trunc_ln477_1_reg_236[18]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[24]),
        .Q(trunc_ln477_1_reg_236[19]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[6]),
        .Q(trunc_ln477_1_reg_236[1]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[25]),
        .Q(trunc_ln477_1_reg_236[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_1_reg_236_reg[20]_i_1 
       (.CI(\trunc_ln477_1_reg_236_reg[16]_i_1_n_0 ),
        .CO({\trunc_ln477_1_reg_236_reg[20]_i_1_n_0 ,\trunc_ln477_1_reg_236_reg[20]_i_1_n_1 ,\trunc_ln477_1_reg_236_reg[20]_i_1_n_2 ,\trunc_ln477_1_reg_236_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln477_1_reg_236[20]_i_2_n_0 ,\trunc_ln477_1_reg_236[20]_i_3_n_0 ,\trunc_ln477_1_reg_236[20]_i_4_n_0 ,\trunc_ln477_1_reg_236[20]_i_5_n_0 }),
        .O(sub_ln477_fu_156_p2[25:22]),
        .S(shl_ln_fu_135_p3[25:22]));
  FDRE \trunc_ln477_1_reg_236_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[26]),
        .Q(trunc_ln477_1_reg_236[21]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[27]),
        .Q(trunc_ln477_1_reg_236[22]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[28]),
        .Q(trunc_ln477_1_reg_236[23]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[29]),
        .Q(trunc_ln477_1_reg_236[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_1_reg_236_reg[24]_i_1 
       (.CI(\trunc_ln477_1_reg_236_reg[20]_i_1_n_0 ),
        .CO({\trunc_ln477_1_reg_236_reg[24]_i_1_n_0 ,\trunc_ln477_1_reg_236_reg[24]_i_1_n_1 ,\trunc_ln477_1_reg_236_reg[24]_i_1_n_2 ,\trunc_ln477_1_reg_236_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln477_1_reg_236[24]_i_2_n_0 ,\trunc_ln477_1_reg_236[24]_i_3_n_0 ,\trunc_ln477_1_reg_236[24]_i_4_n_0 ,\trunc_ln477_1_reg_236[24]_i_5_n_0 }),
        .O(sub_ln477_fu_156_p2[29:26]),
        .S(shl_ln_fu_135_p3[29:26]));
  FDRE \trunc_ln477_1_reg_236_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[30]),
        .Q(trunc_ln477_1_reg_236[25]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[31]),
        .Q(trunc_ln477_1_reg_236[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_1_reg_236_reg[26]_i_1 
       (.CI(\trunc_ln477_1_reg_236_reg[24]_i_1_n_0 ),
        .CO({\NLW_trunc_ln477_1_reg_236_reg[26]_i_1_CO_UNCONNECTED [3:1],\trunc_ln477_1_reg_236_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln477_1_reg_236[26]_i_2_n_0 }),
        .O({\NLW_trunc_ln477_1_reg_236_reg[26]_i_1_O_UNCONNECTED [3:2],sub_ln477_fu_156_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_135_p3[31:30]}));
  FDRE \trunc_ln477_1_reg_236_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[7]),
        .Q(trunc_ln477_1_reg_236[2]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[8]),
        .Q(trunc_ln477_1_reg_236[3]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[9]),
        .Q(trunc_ln477_1_reg_236[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_1_reg_236_reg[4]_i_1 
       (.CI(\trunc_ln477_1_reg_236_reg[0]_i_1_n_0 ),
        .CO({\trunc_ln477_1_reg_236_reg[4]_i_1_n_0 ,\trunc_ln477_1_reg_236_reg[4]_i_1_n_1 ,\trunc_ln477_1_reg_236_reg[4]_i_1_n_2 ,\trunc_ln477_1_reg_236_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln477_1_reg_236[4]_i_2_n_0 ,\trunc_ln477_1_reg_236[4]_i_3_n_0 ,\trunc_ln477_1_reg_236[4]_i_4_n_0 ,\trunc_ln477_1_reg_236[4]_i_5_n_0 }),
        .O(sub_ln477_fu_156_p2[9:6]),
        .S(shl_ln_fu_135_p3[9:6]));
  FDRE \trunc_ln477_1_reg_236_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[10]),
        .Q(trunc_ln477_1_reg_236[5]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[11]),
        .Q(trunc_ln477_1_reg_236[6]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[12]),
        .Q(trunc_ln477_1_reg_236[7]),
        .R(1'b0));
  FDRE \trunc_ln477_1_reg_236_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[13]),
        .Q(trunc_ln477_1_reg_236[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_1_reg_236_reg[8]_i_1 
       (.CI(\trunc_ln477_1_reg_236_reg[4]_i_1_n_0 ),
        .CO({\trunc_ln477_1_reg_236_reg[8]_i_1_n_0 ,\trunc_ln477_1_reg_236_reg[8]_i_1_n_1 ,\trunc_ln477_1_reg_236_reg[8]_i_1_n_2 ,\trunc_ln477_1_reg_236_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln477_1_reg_236[8]_i_2_n_0 ,\trunc_ln477_1_reg_236[8]_i_3_n_0 ,\trunc_ln477_1_reg_236[8]_i_4_n_0 ,\trunc_ln477_1_reg_236[8]_i_5_n_0 }),
        .O(sub_ln477_fu_156_p2[13:10]),
        .S(shl_ln_fu_135_p3[13:10]));
  FDRE \trunc_ln477_1_reg_236_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln477_fu_156_p2[14]),
        .Q(trunc_ln477_1_reg_236[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_2_reg_241[0]_i_2 
       (.I0(shl_ln_fu_135_p3[4]),
        .O(\trunc_ln477_2_reg_241[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln477_2_reg_241[0]_i_3 
       (.I0(shl_ln_fu_135_p3[3]),
        .O(\trunc_ln477_2_reg_241[0]_i_3_n_0 ));
  FDRE \trunc_ln477_2_reg_241_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[5]),
        .Q(trunc_ln477_2_reg_241[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_2_reg_241_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln477_2_reg_241_reg[0]_i_1_n_0 ,\trunc_ln477_2_reg_241_reg[0]_i_1_n_1 ,\trunc_ln477_2_reg_241_reg[0]_i_1_n_2 ,\trunc_ln477_2_reg_241_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,shl_ln_fu_135_p3[4:3],1'b0}),
        .O({add_ln477_fu_142_p2[5],\NLW_trunc_ln477_2_reg_241_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({shl_ln_fu_135_p3[5],\trunc_ln477_2_reg_241[0]_i_2_n_0 ,\trunc_ln477_2_reg_241[0]_i_3_n_0 ,1'b1}));
  FDRE \trunc_ln477_2_reg_241_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[15]),
        .Q(trunc_ln477_2_reg_241[10]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[16]),
        .Q(trunc_ln477_2_reg_241[11]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[17]),
        .Q(trunc_ln477_2_reg_241[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_2_reg_241_reg[12]_i_1 
       (.CI(\trunc_ln477_2_reg_241_reg[8]_i_1_n_0 ),
        .CO({\trunc_ln477_2_reg_241_reg[12]_i_1_n_0 ,\trunc_ln477_2_reg_241_reg[12]_i_1_n_1 ,\trunc_ln477_2_reg_241_reg[12]_i_1_n_2 ,\trunc_ln477_2_reg_241_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[17:14]),
        .S(shl_ln_fu_135_p3[17:14]));
  FDRE \trunc_ln477_2_reg_241_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[18]),
        .Q(trunc_ln477_2_reg_241[13]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[19]),
        .Q(trunc_ln477_2_reg_241[14]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[20]),
        .Q(trunc_ln477_2_reg_241[15]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[21]),
        .Q(trunc_ln477_2_reg_241[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_2_reg_241_reg[16]_i_1 
       (.CI(\trunc_ln477_2_reg_241_reg[12]_i_1_n_0 ),
        .CO({\trunc_ln477_2_reg_241_reg[16]_i_1_n_0 ,\trunc_ln477_2_reg_241_reg[16]_i_1_n_1 ,\trunc_ln477_2_reg_241_reg[16]_i_1_n_2 ,\trunc_ln477_2_reg_241_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[21:18]),
        .S(shl_ln_fu_135_p3[21:18]));
  FDRE \trunc_ln477_2_reg_241_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[22]),
        .Q(trunc_ln477_2_reg_241[17]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[23]),
        .Q(trunc_ln477_2_reg_241[18]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[24]),
        .Q(trunc_ln477_2_reg_241[19]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[6]),
        .Q(trunc_ln477_2_reg_241[1]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[25]),
        .Q(trunc_ln477_2_reg_241[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_2_reg_241_reg[20]_i_1 
       (.CI(\trunc_ln477_2_reg_241_reg[16]_i_1_n_0 ),
        .CO({\trunc_ln477_2_reg_241_reg[20]_i_1_n_0 ,\trunc_ln477_2_reg_241_reg[20]_i_1_n_1 ,\trunc_ln477_2_reg_241_reg[20]_i_1_n_2 ,\trunc_ln477_2_reg_241_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[25:22]),
        .S(shl_ln_fu_135_p3[25:22]));
  FDRE \trunc_ln477_2_reg_241_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[26]),
        .Q(trunc_ln477_2_reg_241[21]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[27]),
        .Q(trunc_ln477_2_reg_241[22]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[28]),
        .Q(trunc_ln477_2_reg_241[23]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[29]),
        .Q(trunc_ln477_2_reg_241[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_2_reg_241_reg[24]_i_1 
       (.CI(\trunc_ln477_2_reg_241_reg[20]_i_1_n_0 ),
        .CO({\trunc_ln477_2_reg_241_reg[24]_i_1_n_0 ,\trunc_ln477_2_reg_241_reg[24]_i_1_n_1 ,\trunc_ln477_2_reg_241_reg[24]_i_1_n_2 ,\trunc_ln477_2_reg_241_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[29:26]),
        .S(shl_ln_fu_135_p3[29:26]));
  FDRE \trunc_ln477_2_reg_241_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[30]),
        .Q(trunc_ln477_2_reg_241[25]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[7]),
        .Q(trunc_ln477_2_reg_241[2]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[8]),
        .Q(trunc_ln477_2_reg_241[3]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[9]),
        .Q(trunc_ln477_2_reg_241[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_2_reg_241_reg[4]_i_1 
       (.CI(\trunc_ln477_2_reg_241_reg[0]_i_1_n_0 ),
        .CO({\trunc_ln477_2_reg_241_reg[4]_i_1_n_0 ,\trunc_ln477_2_reg_241_reg[4]_i_1_n_1 ,\trunc_ln477_2_reg_241_reg[4]_i_1_n_2 ,\trunc_ln477_2_reg_241_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[9:6]),
        .S(shl_ln_fu_135_p3[9:6]));
  FDRE \trunc_ln477_2_reg_241_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[10]),
        .Q(trunc_ln477_2_reg_241[5]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[11]),
        .Q(trunc_ln477_2_reg_241[6]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[12]),
        .Q(trunc_ln477_2_reg_241[7]),
        .R(1'b0));
  FDRE \trunc_ln477_2_reg_241_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[13]),
        .Q(trunc_ln477_2_reg_241[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln477_2_reg_241_reg[8]_i_1 
       (.CI(\trunc_ln477_2_reg_241_reg[4]_i_1_n_0 ),
        .CO({\trunc_ln477_2_reg_241_reg[8]_i_1_n_0 ,\trunc_ln477_2_reg_241_reg[8]_i_1_n_1 ,\trunc_ln477_2_reg_241_reg[8]_i_1_n_2 ,\trunc_ln477_2_reg_241_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln477_fu_142_p2[13:10]),
        .S(shl_ln_fu_135_p3[13:10]));
  FDRE \trunc_ln477_2_reg_241_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln477_fu_142_p2[14]),
        .Q(trunc_ln477_2_reg_241[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2xfMat_32_0_32_32_1_1024_s
   (E,
    \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]_0 ,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg,
    \ap_CS_fsm_reg[11]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    ap_rst_n_0,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
    p_26_in,
    \icmp_ln280_reg_994_reg[0]_0 ,
    \mOutPtr_reg[1] ,
    p_25_in,
    \p_Result_7_reg_1148_reg[7]_0 ,
    ap_clk,
    out,
    \rows_reg_856_reg[31]_0 ,
    \dout_array_reg[0][0] ,
    in_mat_data_full_n,
    Q,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
    internal_full_n_reg,
    internal_full_n_reg_0,
    strm_full_n,
    cols_loc_c_empty_n,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start,
    dstMat_2_c_empty_n,
    dstMat_1_c_empty_n,
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ,
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_1 ,
    strm_empty_n,
    \cols_reg_861_reg[28]_0 ,
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 );
  output [0:0]E;
  output \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]_0 ;
  output ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg;
  output [0:0]\ap_CS_fsm_reg[11]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [1:0]D;
  output ap_rst_n_0;
  output hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  output p_26_in;
  output \icmp_ln280_reg_994_reg[0]_0 ;
  output \mOutPtr_reg[1] ;
  output p_25_in;
  output [7:0]\p_Result_7_reg_1148_reg[7]_0 ;
  input ap_clk;
  input [31:0]out;
  input [31:0]\rows_reg_856_reg[31]_0 ;
  input \dout_array_reg[0][0] ;
  input in_mat_data_full_n;
  input [2:0]Q;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input strm_full_n;
  input cols_loc_c_empty_n;
  input hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start;
  input dstMat_2_c_empty_n;
  input dstMat_1_c_empty_n;
  input \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ;
  input \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_1 ;
  input strm_empty_n;
  input [28:0]\cols_reg_861_reg[28]_0 ;
  input [31:0]\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:4]PTR_WIDTH_min_last_N_fu_300_p2;
  wire \PTR_WIDTH_min_last_N_reg_902[11]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[11]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[11]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[11]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[15]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[15]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[15]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[15]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[19]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[19]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[19]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[19]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[23]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[23]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[23]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[23]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[27]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[27]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[27]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[27]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[31]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[31]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[31]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[31]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[3]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[7]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[7]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[7]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902[7]_i_5_n_0 ;
  wire [28:0]PTR_WIDTH_min_last_N_reg_902_reg;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_3 ;
  wire [30:3]PTR_WIDTH_plus_Ksize_fu_367_p3;
  wire [31:3]PTR_WIDTH_plus_last_N_fu_306_p2;
  wire \PTR_WIDTH_plus_last_N_reg_907[5]_i_2_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_907[5]_i_3_n_0 ;
  wire [28:0]PTR_WIDTH_plus_last_N_reg_907_reg;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_3 ;
  wire [2:0]Q;
  wire [31:5]add_ln233_fu_224_p2;
  wire [31:3]add_ln286_1_reg_1008;
  wire \add_ln286_1_reg_1008[11]_i_2_n_0 ;
  wire \add_ln286_1_reg_1008[11]_i_3_n_0 ;
  wire \add_ln286_1_reg_1008[11]_i_4_n_0 ;
  wire \add_ln286_1_reg_1008[11]_i_5_n_0 ;
  wire \add_ln286_1_reg_1008[11]_i_6_n_0 ;
  wire \add_ln286_1_reg_1008[11]_i_7_n_0 ;
  wire \add_ln286_1_reg_1008[11]_i_8_n_0 ;
  wire \add_ln286_1_reg_1008[11]_i_9_n_0 ;
  wire \add_ln286_1_reg_1008[15]_i_2_n_0 ;
  wire \add_ln286_1_reg_1008[15]_i_3_n_0 ;
  wire \add_ln286_1_reg_1008[15]_i_4_n_0 ;
  wire \add_ln286_1_reg_1008[15]_i_5_n_0 ;
  wire \add_ln286_1_reg_1008[15]_i_6_n_0 ;
  wire \add_ln286_1_reg_1008[15]_i_7_n_0 ;
  wire \add_ln286_1_reg_1008[15]_i_8_n_0 ;
  wire \add_ln286_1_reg_1008[15]_i_9_n_0 ;
  wire \add_ln286_1_reg_1008[19]_i_2_n_0 ;
  wire \add_ln286_1_reg_1008[19]_i_3_n_0 ;
  wire \add_ln286_1_reg_1008[19]_i_4_n_0 ;
  wire \add_ln286_1_reg_1008[19]_i_5_n_0 ;
  wire \add_ln286_1_reg_1008[19]_i_6_n_0 ;
  wire \add_ln286_1_reg_1008[19]_i_7_n_0 ;
  wire \add_ln286_1_reg_1008[19]_i_8_n_0 ;
  wire \add_ln286_1_reg_1008[19]_i_9_n_0 ;
  wire \add_ln286_1_reg_1008[23]_i_2_n_0 ;
  wire \add_ln286_1_reg_1008[23]_i_3_n_0 ;
  wire \add_ln286_1_reg_1008[23]_i_4_n_0 ;
  wire \add_ln286_1_reg_1008[23]_i_5_n_0 ;
  wire \add_ln286_1_reg_1008[23]_i_6_n_0 ;
  wire \add_ln286_1_reg_1008[23]_i_7_n_0 ;
  wire \add_ln286_1_reg_1008[23]_i_8_n_0 ;
  wire \add_ln286_1_reg_1008[23]_i_9_n_0 ;
  wire \add_ln286_1_reg_1008[27]_i_2_n_0 ;
  wire \add_ln286_1_reg_1008[27]_i_3_n_0 ;
  wire \add_ln286_1_reg_1008[27]_i_4_n_0 ;
  wire \add_ln286_1_reg_1008[27]_i_5_n_0 ;
  wire \add_ln286_1_reg_1008[27]_i_6_n_0 ;
  wire \add_ln286_1_reg_1008[27]_i_7_n_0 ;
  wire \add_ln286_1_reg_1008[27]_i_8_n_0 ;
  wire \add_ln286_1_reg_1008[27]_i_9_n_0 ;
  wire \add_ln286_1_reg_1008[31]_i_2_n_0 ;
  wire \add_ln286_1_reg_1008[31]_i_3_n_0 ;
  wire \add_ln286_1_reg_1008[31]_i_4_n_0 ;
  wire \add_ln286_1_reg_1008[31]_i_5_n_0 ;
  wire \add_ln286_1_reg_1008[31]_i_6_n_0 ;
  wire \add_ln286_1_reg_1008[31]_i_7_n_0 ;
  wire \add_ln286_1_reg_1008[31]_i_8_n_0 ;
  wire \add_ln286_1_reg_1008[3]_i_1_n_0 ;
  wire \add_ln286_1_reg_1008[7]_i_10_n_0 ;
  wire \add_ln286_1_reg_1008[7]_i_2_n_0 ;
  wire \add_ln286_1_reg_1008[7]_i_3_n_0 ;
  wire \add_ln286_1_reg_1008[7]_i_4_n_0 ;
  wire \add_ln286_1_reg_1008[7]_i_5_n_0 ;
  wire \add_ln286_1_reg_1008[7]_i_6_n_0 ;
  wire \add_ln286_1_reg_1008[7]_i_7_n_0 ;
  wire \add_ln286_1_reg_1008[7]_i_8_n_0 ;
  wire \add_ln286_1_reg_1008[7]_i_9_n_0 ;
  wire \add_ln286_1_reg_1008_reg[11]_i_1_n_0 ;
  wire \add_ln286_1_reg_1008_reg[11]_i_1_n_1 ;
  wire \add_ln286_1_reg_1008_reg[11]_i_1_n_2 ;
  wire \add_ln286_1_reg_1008_reg[11]_i_1_n_3 ;
  wire \add_ln286_1_reg_1008_reg[15]_i_1_n_0 ;
  wire \add_ln286_1_reg_1008_reg[15]_i_1_n_1 ;
  wire \add_ln286_1_reg_1008_reg[15]_i_1_n_2 ;
  wire \add_ln286_1_reg_1008_reg[15]_i_1_n_3 ;
  wire \add_ln286_1_reg_1008_reg[19]_i_1_n_0 ;
  wire \add_ln286_1_reg_1008_reg[19]_i_1_n_1 ;
  wire \add_ln286_1_reg_1008_reg[19]_i_1_n_2 ;
  wire \add_ln286_1_reg_1008_reg[19]_i_1_n_3 ;
  wire \add_ln286_1_reg_1008_reg[23]_i_1_n_0 ;
  wire \add_ln286_1_reg_1008_reg[23]_i_1_n_1 ;
  wire \add_ln286_1_reg_1008_reg[23]_i_1_n_2 ;
  wire \add_ln286_1_reg_1008_reg[23]_i_1_n_3 ;
  wire \add_ln286_1_reg_1008_reg[27]_i_1_n_0 ;
  wire \add_ln286_1_reg_1008_reg[27]_i_1_n_1 ;
  wire \add_ln286_1_reg_1008_reg[27]_i_1_n_2 ;
  wire \add_ln286_1_reg_1008_reg[27]_i_1_n_3 ;
  wire \add_ln286_1_reg_1008_reg[31]_i_1_n_1 ;
  wire \add_ln286_1_reg_1008_reg[31]_i_1_n_2 ;
  wire \add_ln286_1_reg_1008_reg[31]_i_1_n_3 ;
  wire \add_ln286_1_reg_1008_reg[7]_i_1_n_0 ;
  wire \add_ln286_1_reg_1008_reg[7]_i_1_n_1 ;
  wire \add_ln286_1_reg_1008_reg[7]_i_1_n_2 ;
  wire \add_ln286_1_reg_1008_reg[7]_i_1_n_3 ;
  wire add_ln286_fu_452_p2_carry_i_1_n_0;
  wire add_ln286_fu_452_p2_carry_i_2_n_0;
  wire add_ln286_fu_452_p2_carry_i_3_n_0;
  wire add_ln286_fu_452_p2_carry_i_4_n_0;
  wire add_ln286_fu_452_p2_carry_i_5_n_0;
  wire add_ln286_fu_452_p2_carry_n_2;
  wire add_ln286_fu_452_p2_carry_n_3;
  wire add_ln289_fu_385_p2_carry__0_i_5_n_0;
  wire add_ln289_fu_385_p2_carry__0_i_6_n_0;
  wire add_ln289_fu_385_p2_carry__0_i_7_n_0;
  wire add_ln289_fu_385_p2_carry__0_i_8_n_0;
  wire add_ln289_fu_385_p2_carry__0_n_0;
  wire add_ln289_fu_385_p2_carry__0_n_1;
  wire add_ln289_fu_385_p2_carry__0_n_2;
  wire add_ln289_fu_385_p2_carry__0_n_3;
  wire add_ln289_fu_385_p2_carry__0_n_4;
  wire add_ln289_fu_385_p2_carry__0_n_5;
  wire add_ln289_fu_385_p2_carry__0_n_6;
  wire add_ln289_fu_385_p2_carry__0_n_7;
  wire add_ln289_fu_385_p2_carry__1_i_5_n_0;
  wire add_ln289_fu_385_p2_carry__1_i_6_n_0;
  wire add_ln289_fu_385_p2_carry__1_i_7_n_0;
  wire add_ln289_fu_385_p2_carry__1_i_8_n_0;
  wire add_ln289_fu_385_p2_carry__1_n_0;
  wire add_ln289_fu_385_p2_carry__1_n_1;
  wire add_ln289_fu_385_p2_carry__1_n_2;
  wire add_ln289_fu_385_p2_carry__1_n_3;
  wire add_ln289_fu_385_p2_carry__1_n_4;
  wire add_ln289_fu_385_p2_carry__1_n_5;
  wire add_ln289_fu_385_p2_carry__1_n_6;
  wire add_ln289_fu_385_p2_carry__1_n_7;
  wire add_ln289_fu_385_p2_carry__2_i_5_n_0;
  wire add_ln289_fu_385_p2_carry__2_i_6_n_0;
  wire add_ln289_fu_385_p2_carry__2_i_7_n_0;
  wire add_ln289_fu_385_p2_carry__2_i_8_n_0;
  wire add_ln289_fu_385_p2_carry__2_n_0;
  wire add_ln289_fu_385_p2_carry__2_n_1;
  wire add_ln289_fu_385_p2_carry__2_n_2;
  wire add_ln289_fu_385_p2_carry__2_n_3;
  wire add_ln289_fu_385_p2_carry__2_n_4;
  wire add_ln289_fu_385_p2_carry__2_n_5;
  wire add_ln289_fu_385_p2_carry__2_n_6;
  wire add_ln289_fu_385_p2_carry__2_n_7;
  wire add_ln289_fu_385_p2_carry__3_i_5_n_0;
  wire add_ln289_fu_385_p2_carry__3_i_6_n_0;
  wire add_ln289_fu_385_p2_carry__3_i_7_n_0;
  wire add_ln289_fu_385_p2_carry__3_i_8_n_0;
  wire add_ln289_fu_385_p2_carry__3_n_0;
  wire add_ln289_fu_385_p2_carry__3_n_1;
  wire add_ln289_fu_385_p2_carry__3_n_2;
  wire add_ln289_fu_385_p2_carry__3_n_3;
  wire add_ln289_fu_385_p2_carry__3_n_4;
  wire add_ln289_fu_385_p2_carry__3_n_5;
  wire add_ln289_fu_385_p2_carry__3_n_6;
  wire add_ln289_fu_385_p2_carry__3_n_7;
  wire add_ln289_fu_385_p2_carry__4_i_5_n_0;
  wire add_ln289_fu_385_p2_carry__4_i_6_n_0;
  wire add_ln289_fu_385_p2_carry__4_i_7_n_0;
  wire add_ln289_fu_385_p2_carry__4_i_8_n_0;
  wire add_ln289_fu_385_p2_carry__4_n_0;
  wire add_ln289_fu_385_p2_carry__4_n_1;
  wire add_ln289_fu_385_p2_carry__4_n_2;
  wire add_ln289_fu_385_p2_carry__4_n_3;
  wire add_ln289_fu_385_p2_carry__4_n_4;
  wire add_ln289_fu_385_p2_carry__4_n_5;
  wire add_ln289_fu_385_p2_carry__4_n_6;
  wire add_ln289_fu_385_p2_carry__4_n_7;
  wire add_ln289_fu_385_p2_carry__5_i_5_n_0;
  wire add_ln289_fu_385_p2_carry__5_i_6_n_0;
  wire add_ln289_fu_385_p2_carry__5_i_7_n_0;
  wire add_ln289_fu_385_p2_carry__5_i_8_n_0;
  wire add_ln289_fu_385_p2_carry__5_n_0;
  wire add_ln289_fu_385_p2_carry__5_n_1;
  wire add_ln289_fu_385_p2_carry__5_n_2;
  wire add_ln289_fu_385_p2_carry__5_n_3;
  wire add_ln289_fu_385_p2_carry__5_n_4;
  wire add_ln289_fu_385_p2_carry__5_n_5;
  wire add_ln289_fu_385_p2_carry__5_n_6;
  wire add_ln289_fu_385_p2_carry__5_n_7;
  wire add_ln289_fu_385_p2_carry__6_i_1_n_0;
  wire add_ln289_fu_385_p2_carry__6_n_7;
  wire add_ln289_fu_385_p2_carry_i_5_n_0;
  wire add_ln289_fu_385_p2_carry_i_6_n_0;
  wire add_ln289_fu_385_p2_carry_i_7_n_0;
  wire add_ln289_fu_385_p2_carry_i_8_n_0;
  wire add_ln289_fu_385_p2_carry_n_0;
  wire add_ln289_fu_385_p2_carry_n_1;
  wire add_ln289_fu_385_p2_carry_n_2;
  wire add_ln289_fu_385_p2_carry_n_3;
  wire add_ln289_fu_385_p2_carry_n_4;
  wire add_ln289_fu_385_p2_carry_n_5;
  wire add_ln289_fu_385_p2_carry_n_6;
  wire [31:0]add_ln289_reg_942;
  wire add_ln289_reg_9420;
  wire \add_ln289_reg_942[3]_i_1_n_0 ;
  wire \ap_CS_fsm[11]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [11:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7_i_1_n_0;
  wire ap_enable_reg_pp0_iter7_reg_n_0;
  wire ap_phi_reg_pp0_iter3_r_V_reg_171;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_1 ;
  wire [31:0]\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[10] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[11] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[12] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[13] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[14] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[15] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[16] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[17] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[18] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[19] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[20] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[21] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[22] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[23] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[24] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[25] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[26] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[27] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[28] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[29] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[30] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[31] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[8] ;
  wire \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[9] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [31:1]ap_sig_allocacmp_ddr_read_cnt_load__95;
  wire ap_sig_allocacmp_p_Val2_load1__0;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg;
  wire ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0;
  wire clk_cnt_reg_1600;
  wire \clk_cnt_reg_160[0]_i_1_n_0 ;
  wire [31:0]clk_cnt_reg_160_reg;
  wire cols_loc_c_empty_n;
  wire [31:0]cols_loc_read_reg_845;
  wire [28:0]cols_reg_861;
  wire [28:0]\cols_reg_861_reg[28]_0 ;
  wire ddr_read_cnt_1_reg_9980;
  wire [31:0]ddr_read_cnt_1_reg_998_reg;
  wire [31:0]ddr_read_cnt_fu_110;
  wire ddr_read_cnt_fu_1100;
  wire \dout_array_reg[0][0] ;
  wire dstMat_1_c_empty_n;
  wire dstMat_2_c_empty_n;
  wire [28:1]empty_reg_851;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready;
  wire [7:0]grp_fu_628_p2;
  wire [7:0]grp_fu_675_p2;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read;
  wire \i_/i_/i___62_carry__0_n_0 ;
  wire \i_/i_/i___62_carry__0_n_1 ;
  wire \i_/i_/i___62_carry__0_n_2 ;
  wire \i_/i_/i___62_carry__0_n_3 ;
  wire \i_/i_/i___62_carry__0_n_4 ;
  wire \i_/i_/i___62_carry__0_n_5 ;
  wire \i_/i_/i___62_carry__0_n_6 ;
  wire \i_/i_/i___62_carry__0_n_7 ;
  wire \i_/i_/i___62_carry__1_n_0 ;
  wire \i_/i_/i___62_carry__1_n_1 ;
  wire \i_/i_/i___62_carry__1_n_2 ;
  wire \i_/i_/i___62_carry__1_n_3 ;
  wire \i_/i_/i___62_carry__1_n_4 ;
  wire \i_/i_/i___62_carry__1_n_5 ;
  wire \i_/i_/i___62_carry__1_n_6 ;
  wire \i_/i_/i___62_carry__1_n_7 ;
  wire \i_/i_/i___62_carry__2_n_0 ;
  wire \i_/i_/i___62_carry__2_n_1 ;
  wire \i_/i_/i___62_carry__2_n_2 ;
  wire \i_/i_/i___62_carry__2_n_3 ;
  wire \i_/i_/i___62_carry__2_n_4 ;
  wire \i_/i_/i___62_carry__2_n_5 ;
  wire \i_/i_/i___62_carry__2_n_6 ;
  wire \i_/i_/i___62_carry__2_n_7 ;
  wire \i_/i_/i___62_carry__3_n_0 ;
  wire \i_/i_/i___62_carry__3_n_1 ;
  wire \i_/i_/i___62_carry__3_n_2 ;
  wire \i_/i_/i___62_carry__3_n_3 ;
  wire \i_/i_/i___62_carry__3_n_4 ;
  wire \i_/i_/i___62_carry__3_n_5 ;
  wire \i_/i_/i___62_carry__3_n_6 ;
  wire \i_/i_/i___62_carry__3_n_7 ;
  wire \i_/i_/i___62_carry__4_n_0 ;
  wire \i_/i_/i___62_carry__4_n_1 ;
  wire \i_/i_/i___62_carry__4_n_2 ;
  wire \i_/i_/i___62_carry__4_n_3 ;
  wire \i_/i_/i___62_carry__4_n_4 ;
  wire \i_/i_/i___62_carry__4_n_5 ;
  wire \i_/i_/i___62_carry__4_n_6 ;
  wire \i_/i_/i___62_carry__4_n_7 ;
  wire \i_/i_/i___62_carry__5_n_0 ;
  wire \i_/i_/i___62_carry__5_n_1 ;
  wire \i_/i_/i___62_carry__5_n_2 ;
  wire \i_/i_/i___62_carry__5_n_3 ;
  wire \i_/i_/i___62_carry__5_n_4 ;
  wire \i_/i_/i___62_carry__5_n_5 ;
  wire \i_/i_/i___62_carry__5_n_6 ;
  wire \i_/i_/i___62_carry__5_n_7 ;
  wire \i_/i_/i___62_carry__6_n_1 ;
  wire \i_/i_/i___62_carry__6_n_2 ;
  wire \i_/i_/i___62_carry__6_n_3 ;
  wire \i_/i_/i___62_carry__6_n_4 ;
  wire \i_/i_/i___62_carry__6_n_5 ;
  wire \i_/i_/i___62_carry__6_n_6 ;
  wire \i_/i_/i___62_carry__6_n_7 ;
  wire \i_/i_/i___62_carry_n_0 ;
  wire \i_/i_/i___62_carry_n_1 ;
  wire \i_/i_/i___62_carry_n_2 ;
  wire \i_/i_/i___62_carry_n_3 ;
  wire \i_/i_/i___62_carry_n_4 ;
  wire \i_/i_/i___62_carry_n_5 ;
  wire \i_/i_/i___62_carry_n_6 ;
  wire \i_/i_/i___62_carry_n_7 ;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_0 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__2_n_0 ;
  wire \i_/i_/i__carry__2_n_1 ;
  wire \i_/i_/i__carry__2_n_2 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry__3_n_0 ;
  wire \i_/i_/i__carry__3_n_1 ;
  wire \i_/i_/i__carry__3_n_2 ;
  wire \i_/i_/i__carry__3_n_3 ;
  wire \i_/i_/i__carry__3_n_4 ;
  wire \i_/i_/i__carry__3_n_5 ;
  wire \i_/i_/i__carry__3_n_6 ;
  wire \i_/i_/i__carry__3_n_7 ;
  wire \i_/i_/i__carry__4_n_0 ;
  wire \i_/i_/i__carry__4_n_1 ;
  wire \i_/i_/i__carry__4_n_2 ;
  wire \i_/i_/i__carry__4_n_3 ;
  wire \i_/i_/i__carry__4_n_4 ;
  wire \i_/i_/i__carry__4_n_5 ;
  wire \i_/i_/i__carry__4_n_6 ;
  wire \i_/i_/i__carry__4_n_7 ;
  wire \i_/i_/i__carry__5_n_0 ;
  wire \i_/i_/i__carry__5_n_1 ;
  wire \i_/i_/i__carry__5_n_2 ;
  wire \i_/i_/i__carry__5_n_3 ;
  wire \i_/i_/i__carry__5_n_4 ;
  wire \i_/i_/i__carry__5_n_5 ;
  wire \i_/i_/i__carry__5_n_6 ;
  wire \i_/i_/i__carry__5_n_7 ;
  wire \i_/i_/i__carry__6_n_1 ;
  wire \i_/i_/i__carry__6_n_2 ;
  wire \i_/i_/i__carry__6_n_3 ;
  wire \i_/i_/i__carry__6_n_4 ;
  wire \i_/i_/i__carry__6_n_5 ;
  wire \i_/i_/i__carry__6_n_6 ;
  wire \i_/i_/i__carry__6_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire i___62_carry__0_i_2_n_0;
  wire i___62_carry__0_i_4_n_0;
  wire i___62_carry__1_i_2_n_0;
  wire i___62_carry__1_i_4_n_0;
  wire i___62_carry__2_i_2_n_0;
  wire i___62_carry__2_i_4_n_0;
  wire i___62_carry__3_i_2_n_0;
  wire i___62_carry__3_i_4_n_0;
  wire i___62_carry__4_i_2_n_0;
  wire i___62_carry__4_i_4_n_0;
  wire i___62_carry__5_i_2_n_0;
  wire i___62_carry__5_i_4_n_0;
  wire i___62_carry_i_2_n_0;
  wire i___62_carry_i_4_n_0;
  wire i__carry_i_1_n_0;
  wire i_reg_149;
  wire \i_reg_149[0]_i_4_n_0 ;
  wire [30:0]i_reg_149_reg;
  wire \i_reg_149_reg[0]_i_3_n_0 ;
  wire \i_reg_149_reg[0]_i_3_n_1 ;
  wire \i_reg_149_reg[0]_i_3_n_2 ;
  wire \i_reg_149_reg[0]_i_3_n_3 ;
  wire \i_reg_149_reg[0]_i_3_n_4 ;
  wire \i_reg_149_reg[0]_i_3_n_5 ;
  wire \i_reg_149_reg[0]_i_3_n_6 ;
  wire \i_reg_149_reg[0]_i_3_n_7 ;
  wire \i_reg_149_reg[12]_i_1_n_0 ;
  wire \i_reg_149_reg[12]_i_1_n_1 ;
  wire \i_reg_149_reg[12]_i_1_n_2 ;
  wire \i_reg_149_reg[12]_i_1_n_3 ;
  wire \i_reg_149_reg[12]_i_1_n_4 ;
  wire \i_reg_149_reg[12]_i_1_n_5 ;
  wire \i_reg_149_reg[12]_i_1_n_6 ;
  wire \i_reg_149_reg[12]_i_1_n_7 ;
  wire \i_reg_149_reg[16]_i_1_n_0 ;
  wire \i_reg_149_reg[16]_i_1_n_1 ;
  wire \i_reg_149_reg[16]_i_1_n_2 ;
  wire \i_reg_149_reg[16]_i_1_n_3 ;
  wire \i_reg_149_reg[16]_i_1_n_4 ;
  wire \i_reg_149_reg[16]_i_1_n_5 ;
  wire \i_reg_149_reg[16]_i_1_n_6 ;
  wire \i_reg_149_reg[16]_i_1_n_7 ;
  wire \i_reg_149_reg[20]_i_1_n_0 ;
  wire \i_reg_149_reg[20]_i_1_n_1 ;
  wire \i_reg_149_reg[20]_i_1_n_2 ;
  wire \i_reg_149_reg[20]_i_1_n_3 ;
  wire \i_reg_149_reg[20]_i_1_n_4 ;
  wire \i_reg_149_reg[20]_i_1_n_5 ;
  wire \i_reg_149_reg[20]_i_1_n_6 ;
  wire \i_reg_149_reg[20]_i_1_n_7 ;
  wire \i_reg_149_reg[24]_i_1_n_0 ;
  wire \i_reg_149_reg[24]_i_1_n_1 ;
  wire \i_reg_149_reg[24]_i_1_n_2 ;
  wire \i_reg_149_reg[24]_i_1_n_3 ;
  wire \i_reg_149_reg[24]_i_1_n_4 ;
  wire \i_reg_149_reg[24]_i_1_n_5 ;
  wire \i_reg_149_reg[24]_i_1_n_6 ;
  wire \i_reg_149_reg[24]_i_1_n_7 ;
  wire \i_reg_149_reg[28]_i_1_n_2 ;
  wire \i_reg_149_reg[28]_i_1_n_3 ;
  wire \i_reg_149_reg[28]_i_1_n_5 ;
  wire \i_reg_149_reg[28]_i_1_n_6 ;
  wire \i_reg_149_reg[28]_i_1_n_7 ;
  wire \i_reg_149_reg[4]_i_1_n_0 ;
  wire \i_reg_149_reg[4]_i_1_n_1 ;
  wire \i_reg_149_reg[4]_i_1_n_2 ;
  wire \i_reg_149_reg[4]_i_1_n_3 ;
  wire \i_reg_149_reg[4]_i_1_n_4 ;
  wire \i_reg_149_reg[4]_i_1_n_5 ;
  wire \i_reg_149_reg[4]_i_1_n_6 ;
  wire \i_reg_149_reg[4]_i_1_n_7 ;
  wire \i_reg_149_reg[8]_i_1_n_0 ;
  wire \i_reg_149_reg[8]_i_1_n_1 ;
  wire \i_reg_149_reg[8]_i_1_n_2 ;
  wire \i_reg_149_reg[8]_i_1_n_3 ;
  wire \i_reg_149_reg[8]_i_1_n_4 ;
  wire \i_reg_149_reg[8]_i_1_n_5 ;
  wire \i_reg_149_reg[8]_i_1_n_6 ;
  wire \i_reg_149_reg[8]_i_1_n_7 ;
  wire icmp_ln251_fu_327_p2;
  wire icmp_ln251_fu_327_p2_carry__0_i_1_n_0;
  wire icmp_ln251_fu_327_p2_carry__0_i_2_n_0;
  wire icmp_ln251_fu_327_p2_carry__0_i_3_n_0;
  wire icmp_ln251_fu_327_p2_carry__0_i_4_n_0;
  wire icmp_ln251_fu_327_p2_carry__0_i_5_n_0;
  wire icmp_ln251_fu_327_p2_carry__0_i_6_n_0;
  wire icmp_ln251_fu_327_p2_carry__0_i_7_n_0;
  wire icmp_ln251_fu_327_p2_carry__0_i_8_n_0;
  wire icmp_ln251_fu_327_p2_carry__0_n_0;
  wire icmp_ln251_fu_327_p2_carry__0_n_1;
  wire icmp_ln251_fu_327_p2_carry__0_n_2;
  wire icmp_ln251_fu_327_p2_carry__0_n_3;
  wire icmp_ln251_fu_327_p2_carry__1_i_1_n_0;
  wire icmp_ln251_fu_327_p2_carry__1_i_2_n_0;
  wire icmp_ln251_fu_327_p2_carry__1_i_3_n_0;
  wire icmp_ln251_fu_327_p2_carry__1_i_4_n_0;
  wire icmp_ln251_fu_327_p2_carry__1_i_5_n_0;
  wire icmp_ln251_fu_327_p2_carry__1_i_6_n_0;
  wire icmp_ln251_fu_327_p2_carry__1_i_7_n_0;
  wire icmp_ln251_fu_327_p2_carry__1_i_8_n_0;
  wire icmp_ln251_fu_327_p2_carry__1_n_0;
  wire icmp_ln251_fu_327_p2_carry__1_n_1;
  wire icmp_ln251_fu_327_p2_carry__1_n_2;
  wire icmp_ln251_fu_327_p2_carry__1_n_3;
  wire icmp_ln251_fu_327_p2_carry__2_i_1_n_0;
  wire icmp_ln251_fu_327_p2_carry__2_i_2_n_0;
  wire icmp_ln251_fu_327_p2_carry__2_i_3_n_0;
  wire icmp_ln251_fu_327_p2_carry__2_i_4_n_0;
  wire icmp_ln251_fu_327_p2_carry__2_i_5_n_0;
  wire icmp_ln251_fu_327_p2_carry__2_i_6_n_0;
  wire icmp_ln251_fu_327_p2_carry__2_i_7_n_0;
  wire icmp_ln251_fu_327_p2_carry__2_i_8_n_0;
  wire icmp_ln251_fu_327_p2_carry__2_n_1;
  wire icmp_ln251_fu_327_p2_carry__2_n_2;
  wire icmp_ln251_fu_327_p2_carry__2_n_3;
  wire icmp_ln251_fu_327_p2_carry_i_1_n_0;
  wire icmp_ln251_fu_327_p2_carry_i_2_n_0;
  wire icmp_ln251_fu_327_p2_carry_i_3_n_0;
  wire icmp_ln251_fu_327_p2_carry_i_4_n_0;
  wire icmp_ln251_fu_327_p2_carry_i_5_n_0;
  wire icmp_ln251_fu_327_p2_carry_i_6_n_0;
  wire icmp_ln251_fu_327_p2_carry_i_7_n_0;
  wire icmp_ln251_fu_327_p2_carry_i_8_n_0;
  wire icmp_ln251_fu_327_p2_carry_n_0;
  wire icmp_ln251_fu_327_p2_carry_n_1;
  wire icmp_ln251_fu_327_p2_carry_n_2;
  wire icmp_ln251_fu_327_p2_carry_n_3;
  wire icmp_ln251_reg_922;
  wire \icmp_ln251_reg_922[0]_i_1_n_0 ;
  wire icmp_ln251_reg_922_pp0_iter1_reg;
  wire \icmp_ln251_reg_922_pp0_iter1_reg[0]_i_1_n_0 ;
  wire icmp_ln251_reg_922_pp0_iter2_reg;
  wire icmp_ln251_reg_922_pp0_iter3_reg;
  wire icmp_ln251_reg_922_pp0_iter4_reg;
  wire icmp_ln251_reg_922_pp0_iter5_reg;
  wire icmp_ln251_reg_922_pp0_iter6_reg;
  wire \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]_0 ;
  wire icmp_ln260_fu_332_p2_carry__0_i_1_n_0;
  wire icmp_ln260_fu_332_p2_carry__0_i_2_n_0;
  wire icmp_ln260_fu_332_p2_carry__0_i_3_n_0;
  wire icmp_ln260_fu_332_p2_carry__0_i_4_n_0;
  wire icmp_ln260_fu_332_p2_carry__0_n_0;
  wire icmp_ln260_fu_332_p2_carry__0_n_1;
  wire icmp_ln260_fu_332_p2_carry__0_n_2;
  wire icmp_ln260_fu_332_p2_carry__0_n_3;
  wire icmp_ln260_fu_332_p2_carry__1_i_1_n_0;
  wire icmp_ln260_fu_332_p2_carry__1_i_2_n_0;
  wire icmp_ln260_fu_332_p2_carry__1_i_3_n_0;
  wire icmp_ln260_fu_332_p2_carry__1_n_2;
  wire icmp_ln260_fu_332_p2_carry__1_n_3;
  wire icmp_ln260_fu_332_p2_carry_i_1_n_0;
  wire icmp_ln260_fu_332_p2_carry_i_2_n_0;
  wire icmp_ln260_fu_332_p2_carry_i_3_n_0;
  wire icmp_ln260_fu_332_p2_carry_i_4_n_0;
  wire icmp_ln260_fu_332_p2_carry_n_0;
  wire icmp_ln260_fu_332_p2_carry_n_1;
  wire icmp_ln260_fu_332_p2_carry_n_2;
  wire icmp_ln260_fu_332_p2_carry_n_3;
  wire icmp_ln260_reg_926;
  wire \icmp_ln260_reg_926[0]_i_1_n_0 ;
  wire \icmp_ln260_reg_926[0]_rep_i_1_n_0 ;
  wire \icmp_ln260_reg_926_reg[0]_rep_n_0 ;
  wire icmp_ln276_fu_373_p2;
  wire icmp_ln276_fu_373_p2_carry__0_i_1_n_0;
  wire icmp_ln276_fu_373_p2_carry__0_i_2_n_0;
  wire icmp_ln276_fu_373_p2_carry__0_i_3_n_0;
  wire icmp_ln276_fu_373_p2_carry__0_i_4_n_0;
  wire icmp_ln276_fu_373_p2_carry__0_i_5_n_0;
  wire icmp_ln276_fu_373_p2_carry__0_i_6_n_0;
  wire icmp_ln276_fu_373_p2_carry__0_i_7_n_0;
  wire icmp_ln276_fu_373_p2_carry__0_i_8_n_0;
  wire icmp_ln276_fu_373_p2_carry__0_n_0;
  wire icmp_ln276_fu_373_p2_carry__0_n_1;
  wire icmp_ln276_fu_373_p2_carry__0_n_2;
  wire icmp_ln276_fu_373_p2_carry__0_n_3;
  wire icmp_ln276_fu_373_p2_carry__1_i_1_n_0;
  wire icmp_ln276_fu_373_p2_carry__1_i_2_n_0;
  wire icmp_ln276_fu_373_p2_carry__1_i_3_n_0;
  wire icmp_ln276_fu_373_p2_carry__1_i_4_n_0;
  wire icmp_ln276_fu_373_p2_carry__1_i_5_n_0;
  wire icmp_ln276_fu_373_p2_carry__1_i_6_n_0;
  wire icmp_ln276_fu_373_p2_carry__1_i_7_n_0;
  wire icmp_ln276_fu_373_p2_carry__1_i_8_n_0;
  wire icmp_ln276_fu_373_p2_carry__1_n_0;
  wire icmp_ln276_fu_373_p2_carry__1_n_1;
  wire icmp_ln276_fu_373_p2_carry__1_n_2;
  wire icmp_ln276_fu_373_p2_carry__1_n_3;
  wire icmp_ln276_fu_373_p2_carry__2_i_1_n_0;
  wire icmp_ln276_fu_373_p2_carry__2_i_2_n_0;
  wire icmp_ln276_fu_373_p2_carry__2_i_3_n_0;
  wire icmp_ln276_fu_373_p2_carry__2_i_4_n_0;
  wire icmp_ln276_fu_373_p2_carry__2_i_5_n_0;
  wire icmp_ln276_fu_373_p2_carry__2_i_6_n_0;
  wire icmp_ln276_fu_373_p2_carry__2_n_2;
  wire icmp_ln276_fu_373_p2_carry__2_n_3;
  wire icmp_ln276_fu_373_p2_carry_i_1_n_0;
  wire icmp_ln276_fu_373_p2_carry_i_2_n_0;
  wire icmp_ln276_fu_373_p2_carry_i_3_n_0;
  wire icmp_ln276_fu_373_p2_carry_i_4_n_0;
  wire icmp_ln276_fu_373_p2_carry_i_5_n_0;
  wire icmp_ln276_fu_373_p2_carry_i_6_n_0;
  wire icmp_ln276_fu_373_p2_carry_i_7_n_0;
  wire icmp_ln276_fu_373_p2_carry_i_8_n_0;
  wire icmp_ln276_fu_373_p2_carry_n_0;
  wire icmp_ln276_fu_373_p2_carry_n_1;
  wire icmp_ln276_fu_373_p2_carry_n_2;
  wire icmp_ln276_fu_373_p2_carry_n_3;
  wire icmp_ln276_reg_938;
  wire \icmp_ln276_reg_938[0]_i_1_n_0 ;
  wire icmp_ln276_reg_938_pp0_iter2_reg;
  wire icmp_ln276_reg_938_pp0_iter3_reg;
  wire icmp_ln276_reg_938_pp0_iter4_reg;
  wire icmp_ln276_reg_938_pp0_iter5_reg;
  wire icmp_ln276_reg_938_pp0_iter6_reg;
  wire icmp_ln277_reg_9710;
  wire \icmp_ln277_reg_971[0]_i_10_n_0 ;
  wire \icmp_ln277_reg_971[0]_i_11_n_0 ;
  wire \icmp_ln277_reg_971[0]_i_1_n_0 ;
  wire \icmp_ln277_reg_971[0]_i_2_n_0 ;
  wire \icmp_ln277_reg_971[0]_i_3_n_0 ;
  wire \icmp_ln277_reg_971[0]_i_4_n_0 ;
  wire \icmp_ln277_reg_971[0]_i_5_n_0 ;
  wire \icmp_ln277_reg_971[0]_i_6_n_0 ;
  wire \icmp_ln277_reg_971[0]_i_7_n_0 ;
  wire \icmp_ln277_reg_971[0]_i_8_n_0 ;
  wire \icmp_ln277_reg_971[0]_i_9_n_0 ;
  wire icmp_ln277_reg_971_pp0_iter2_reg;
  wire icmp_ln277_reg_971_pp0_iter3_reg;
  wire icmp_ln277_reg_971_pp0_iter4_reg;
  wire \icmp_ln277_reg_971_reg_n_0_[0] ;
  wire icmp_ln280_fu_432_p2;
  wire icmp_ln280_fu_432_p2_carry__0_i_1_n_0;
  wire icmp_ln280_fu_432_p2_carry__0_i_2_n_0;
  wire icmp_ln280_fu_432_p2_carry__0_i_3_n_0;
  wire icmp_ln280_fu_432_p2_carry__0_i_4_n_0;
  wire icmp_ln280_fu_432_p2_carry__0_i_5_n_0;
  wire icmp_ln280_fu_432_p2_carry__0_i_6_n_0;
  wire icmp_ln280_fu_432_p2_carry__0_i_7_n_0;
  wire icmp_ln280_fu_432_p2_carry__0_i_8_n_0;
  wire icmp_ln280_fu_432_p2_carry__0_n_0;
  wire icmp_ln280_fu_432_p2_carry__0_n_1;
  wire icmp_ln280_fu_432_p2_carry__0_n_2;
  wire icmp_ln280_fu_432_p2_carry__0_n_3;
  wire icmp_ln280_fu_432_p2_carry__1_i_1_n_0;
  wire icmp_ln280_fu_432_p2_carry__1_i_2_n_0;
  wire icmp_ln280_fu_432_p2_carry__1_i_3_n_0;
  wire icmp_ln280_fu_432_p2_carry__1_i_4_n_0;
  wire icmp_ln280_fu_432_p2_carry__1_i_5_n_0;
  wire icmp_ln280_fu_432_p2_carry__1_i_6_n_0;
  wire icmp_ln280_fu_432_p2_carry__1_i_7_n_0;
  wire icmp_ln280_fu_432_p2_carry__1_i_8_n_0;
  wire icmp_ln280_fu_432_p2_carry__1_n_0;
  wire icmp_ln280_fu_432_p2_carry__1_n_1;
  wire icmp_ln280_fu_432_p2_carry__1_n_2;
  wire icmp_ln280_fu_432_p2_carry__1_n_3;
  wire icmp_ln280_fu_432_p2_carry__2_i_1_n_0;
  wire icmp_ln280_fu_432_p2_carry__2_i_2_n_0;
  wire icmp_ln280_fu_432_p2_carry__2_i_3_n_0;
  wire icmp_ln280_fu_432_p2_carry__2_i_4_n_0;
  wire icmp_ln280_fu_432_p2_carry__2_i_5_n_0;
  wire icmp_ln280_fu_432_p2_carry__2_i_6_n_0;
  wire icmp_ln280_fu_432_p2_carry__2_i_7_n_0;
  wire icmp_ln280_fu_432_p2_carry__2_i_8_n_0;
  wire icmp_ln280_fu_432_p2_carry__2_n_1;
  wire icmp_ln280_fu_432_p2_carry__2_n_2;
  wire icmp_ln280_fu_432_p2_carry__2_n_3;
  wire icmp_ln280_fu_432_p2_carry_i_10_n_0;
  wire icmp_ln280_fu_432_p2_carry_i_13_n_0;
  wire icmp_ln280_fu_432_p2_carry_i_1_n_0;
  wire icmp_ln280_fu_432_p2_carry_i_2_n_0;
  wire icmp_ln280_fu_432_p2_carry_i_3_n_0;
  wire icmp_ln280_fu_432_p2_carry_i_4_n_0;
  wire icmp_ln280_fu_432_p2_carry_i_5_n_0;
  wire icmp_ln280_fu_432_p2_carry_i_6_n_0;
  wire icmp_ln280_fu_432_p2_carry_i_7_n_0;
  wire icmp_ln280_fu_432_p2_carry_i_8_n_0;
  wire icmp_ln280_fu_432_p2_carry_n_0;
  wire icmp_ln280_fu_432_p2_carry_n_1;
  wire icmp_ln280_fu_432_p2_carry_n_2;
  wire icmp_ln280_fu_432_p2_carry_n_3;
  wire icmp_ln280_reg_994;
  wire \icmp_ln280_reg_994_reg[0]_0 ;
  wire icmp_ln414_fu_537_p2;
  wire icmp_ln414_fu_537_p2_carry__0_i_1_n_0;
  wire icmp_ln414_fu_537_p2_carry__0_i_2_n_0;
  wire icmp_ln414_fu_537_p2_carry__0_i_3_n_0;
  wire icmp_ln414_fu_537_p2_carry__0_i_4_n_0;
  wire icmp_ln414_fu_537_p2_carry__0_i_5_n_0;
  wire icmp_ln414_fu_537_p2_carry__0_i_6_n_0;
  wire icmp_ln414_fu_537_p2_carry__0_i_7_n_0;
  wire icmp_ln414_fu_537_p2_carry__0_i_8_n_0;
  wire icmp_ln414_fu_537_p2_carry__0_n_0;
  wire icmp_ln414_fu_537_p2_carry__0_n_1;
  wire icmp_ln414_fu_537_p2_carry__0_n_2;
  wire icmp_ln414_fu_537_p2_carry__0_n_3;
  wire icmp_ln414_fu_537_p2_carry__1_i_1_n_0;
  wire icmp_ln414_fu_537_p2_carry__1_i_2_n_0;
  wire icmp_ln414_fu_537_p2_carry__1_i_3_n_0;
  wire icmp_ln414_fu_537_p2_carry__1_i_4_n_0;
  wire icmp_ln414_fu_537_p2_carry__1_i_5_n_0;
  wire icmp_ln414_fu_537_p2_carry__1_i_6_n_0;
  wire icmp_ln414_fu_537_p2_carry__1_i_7_n_0;
  wire icmp_ln414_fu_537_p2_carry__1_i_8_n_0;
  wire icmp_ln414_fu_537_p2_carry__1_n_0;
  wire icmp_ln414_fu_537_p2_carry__1_n_1;
  wire icmp_ln414_fu_537_p2_carry__1_n_2;
  wire icmp_ln414_fu_537_p2_carry__1_n_3;
  wire icmp_ln414_fu_537_p2_carry__2_i_1_n_0;
  wire icmp_ln414_fu_537_p2_carry__2_i_2_n_0;
  wire icmp_ln414_fu_537_p2_carry__2_i_3_n_0;
  wire icmp_ln414_fu_537_p2_carry__2_i_4_n_0;
  wire icmp_ln414_fu_537_p2_carry__2_i_5_n_0;
  wire icmp_ln414_fu_537_p2_carry__2_i_6_n_0;
  wire icmp_ln414_fu_537_p2_carry__2_n_2;
  wire icmp_ln414_fu_537_p2_carry__2_n_3;
  wire icmp_ln414_fu_537_p2_carry_i_1_n_0;
  wire icmp_ln414_fu_537_p2_carry_i_2_n_0;
  wire icmp_ln414_fu_537_p2_carry_i_3_n_0;
  wire icmp_ln414_fu_537_p2_carry_i_4_n_0;
  wire icmp_ln414_fu_537_p2_carry_i_5_n_0;
  wire icmp_ln414_fu_537_p2_carry_i_6_n_0;
  wire icmp_ln414_fu_537_p2_carry_i_7_n_0;
  wire icmp_ln414_fu_537_p2_carry_i_8_n_0;
  wire icmp_ln414_fu_537_p2_carry_n_0;
  wire icmp_ln414_fu_537_p2_carry_n_1;
  wire icmp_ln414_fu_537_p2_carry_n_2;
  wire icmp_ln414_fu_537_p2_carry_n_3;
  wire icmp_ln414_reg_1069;
  wire icmp_ln414_reg_1069_pp0_iter3_reg;
  wire icmp_ln414_reg_1069_pp0_iter4_reg;
  wire icmp_ln414_reg_1069_pp0_iter5_reg;
  wire icmp_ln674_1_fu_482_p2;
  wire icmp_ln674_1_reg_1037;
  wire \icmp_ln674_1_reg_1037[0]_i_10_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_11_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_13_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_14_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_15_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_16_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_17_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_18_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_19_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_1_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_20_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_22_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_23_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_24_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_25_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_26_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_27_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_28_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_29_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_30_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_31_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_32_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_33_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_34_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_35_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_36_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_37_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_4_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_5_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_6_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_7_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_8_n_0 ;
  wire \icmp_ln674_1_reg_1037[0]_i_9_n_0 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_12_n_0 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_12_n_1 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_12_n_2 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_12_n_3 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_21_n_0 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_21_n_1 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_21_n_2 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_21_n_3 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_2_n_1 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_2_n_2 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_2_n_3 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_3_n_0 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_3_n_1 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_3_n_2 ;
  wire \icmp_ln674_1_reg_1037_reg[0]_i_3_n_3 ;
  wire icmp_ln674_reg_1044;
  wire icmp_ln674_reg_10440;
  wire \icmp_ln674_reg_1044[0]_i_2_n_0 ;
  wire \icmp_ln674_reg_1044[0]_i_3_n_0 ;
  wire \icmp_ln674_reg_1044[0]_i_4_n_0 ;
  wire \icmp_ln674_reg_1044[0]_i_5_n_0 ;
  wire \icmp_ln674_reg_1044[0]_i_6_n_0 ;
  wire \icmp_ln674_reg_1044[0]_i_7_n_0 ;
  wire in_mat_data_full_n;
  wire [31:3]in_size_bits_fu_219_p2;
  wire internal_full_n_i_2_n_0;
  wire internal_full_n_i_4_n_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \last_N_size_reg_897[5]_i_2_n_0 ;
  wire \last_N_size_reg_897_reg[13]_i_1_n_0 ;
  wire \last_N_size_reg_897_reg[13]_i_1_n_1 ;
  wire \last_N_size_reg_897_reg[13]_i_1_n_2 ;
  wire \last_N_size_reg_897_reg[13]_i_1_n_3 ;
  wire \last_N_size_reg_897_reg[17]_i_1_n_0 ;
  wire \last_N_size_reg_897_reg[17]_i_1_n_1 ;
  wire \last_N_size_reg_897_reg[17]_i_1_n_2 ;
  wire \last_N_size_reg_897_reg[17]_i_1_n_3 ;
  wire \last_N_size_reg_897_reg[21]_i_1_n_0 ;
  wire \last_N_size_reg_897_reg[21]_i_1_n_1 ;
  wire \last_N_size_reg_897_reg[21]_i_1_n_2 ;
  wire \last_N_size_reg_897_reg[21]_i_1_n_3 ;
  wire \last_N_size_reg_897_reg[25]_i_1_n_0 ;
  wire \last_N_size_reg_897_reg[25]_i_1_n_1 ;
  wire \last_N_size_reg_897_reg[25]_i_1_n_2 ;
  wire \last_N_size_reg_897_reg[25]_i_1_n_3 ;
  wire \last_N_size_reg_897_reg[29]_i_1_n_0 ;
  wire \last_N_size_reg_897_reg[29]_i_1_n_1 ;
  wire \last_N_size_reg_897_reg[29]_i_1_n_2 ;
  wire \last_N_size_reg_897_reg[29]_i_1_n_3 ;
  wire \last_N_size_reg_897_reg[31]_i_1_n_3 ;
  wire \last_N_size_reg_897_reg[5]_i_1_n_0 ;
  wire \last_N_size_reg_897_reg[5]_i_1_n_1 ;
  wire \last_N_size_reg_897_reg[5]_i_1_n_2 ;
  wire \last_N_size_reg_897_reg[5]_i_1_n_3 ;
  wire \last_N_size_reg_897_reg[9]_i_1_n_0 ;
  wire \last_N_size_reg_897_reg[9]_i_1_n_1 ;
  wire \last_N_size_reg_897_reg[9]_i_1_n_2 ;
  wire \last_N_size_reg_897_reg[9]_i_1_n_3 ;
  wire \last_N_size_reg_897_reg_n_0_[10] ;
  wire \last_N_size_reg_897_reg_n_0_[11] ;
  wire \last_N_size_reg_897_reg_n_0_[12] ;
  wire \last_N_size_reg_897_reg_n_0_[13] ;
  wire \last_N_size_reg_897_reg_n_0_[14] ;
  wire \last_N_size_reg_897_reg_n_0_[15] ;
  wire \last_N_size_reg_897_reg_n_0_[16] ;
  wire \last_N_size_reg_897_reg_n_0_[17] ;
  wire \last_N_size_reg_897_reg_n_0_[18] ;
  wire \last_N_size_reg_897_reg_n_0_[19] ;
  wire \last_N_size_reg_897_reg_n_0_[20] ;
  wire \last_N_size_reg_897_reg_n_0_[21] ;
  wire \last_N_size_reg_897_reg_n_0_[22] ;
  wire \last_N_size_reg_897_reg_n_0_[23] ;
  wire \last_N_size_reg_897_reg_n_0_[24] ;
  wire \last_N_size_reg_897_reg_n_0_[25] ;
  wire \last_N_size_reg_897_reg_n_0_[26] ;
  wire \last_N_size_reg_897_reg_n_0_[27] ;
  wire \last_N_size_reg_897_reg_n_0_[28] ;
  wire \last_N_size_reg_897_reg_n_0_[29] ;
  wire \last_N_size_reg_897_reg_n_0_[30] ;
  wire \last_N_size_reg_897_reg_n_0_[31] ;
  wire \last_N_size_reg_897_reg_n_0_[3] ;
  wire \last_N_size_reg_897_reg_n_0_[4] ;
  wire \last_N_size_reg_897_reg_n_0_[5] ;
  wire \last_N_size_reg_897_reg_n_0_[6] ;
  wire \last_N_size_reg_897_reg_n_0_[7] ;
  wire \last_N_size_reg_897_reg_n_0_[8] ;
  wire \last_N_size_reg_897_reg_n_0_[9] ;
  wire \loop_count_reg_871_reg_n_0_[29] ;
  wire \loop_count_reg_871_reg_n_0_[30] ;
  wire \loop_count_reg_871_reg_n_0_[31] ;
  wire [7:0]lshr_ln674_4_reg_1128;
  wire lshr_ln674_4_reg_11280;
  wire [7:0]lshr_ln674_reg_1118;
  wire lshr_ln674_reg_11180;
  wire \mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [7:1]out_V_2_fu_750_p1;
  wire [7:0]out_V_2_reg_1143;
  wire out_V_2_reg_11430;
  wire \out_V_2_reg_1143[0]_i_1_n_0 ;
  wire \out_V_2_reg_1143[3]_i_2_n_0 ;
  wire \out_V_2_reg_1143[7]_i_3_n_0 ;
  wire out_V_reg_1133;
  wire out_V_reg_11330;
  wire \out_V_reg_1133[1]_i_2_n_0 ;
  wire \out_V_reg_1133[2]_i_2_n_0 ;
  wire \out_V_reg_1133[3]_i_2_n_0 ;
  wire \out_V_reg_1133[4]_i_2_n_0 ;
  wire \out_V_reg_1133[5]_i_2_n_0 ;
  wire \out_V_reg_1133[6]_i_2_n_0 ;
  wire \out_V_reg_1133[7]_i_3_n_0 ;
  wire \out_V_reg_1133_reg_n_0_[0] ;
  wire \out_V_reg_1133_reg_n_0_[1] ;
  wire \out_V_reg_1133_reg_n_0_[2] ;
  wire \out_V_reg_1133_reg_n_0_[3] ;
  wire \out_V_reg_1133_reg_n_0_[4] ;
  wire \out_V_reg_1133_reg_n_0_[5] ;
  wire \out_V_reg_1133_reg_n_0_[6] ;
  wire \out_V_reg_1133_reg_n_0_[7] ;
  wire [28:0]p_0_in;
  wire p_13_in;
  wire p_16_in;
  wire p_1_in;
  wire p_25_in;
  wire p_26_in;
  wire [7:0]p_Result_5_fu_712_p2;
  wire [7:0]p_Result_7_fu_816_p2;
  wire [7:0]p_Result_7_reg_1148;
  wire p_Result_7_reg_11480;
  wire \p_Result_7_reg_1148[0]_i_2_n_0 ;
  wire \p_Result_7_reg_1148[0]_i_3_n_0 ;
  wire \p_Result_7_reg_1148[1]_i_2_n_0 ;
  wire \p_Result_7_reg_1148[1]_i_3_n_0 ;
  wire \p_Result_7_reg_1148[2]_i_2_n_0 ;
  wire \p_Result_7_reg_1148[2]_i_3_n_0 ;
  wire \p_Result_7_reg_1148[3]_i_2_n_0 ;
  wire \p_Result_7_reg_1148[3]_i_3_n_0 ;
  wire \p_Result_7_reg_1148[4]_i_2_n_0 ;
  wire \p_Result_7_reg_1148[5]_i_2_n_0 ;
  wire \p_Result_7_reg_1148[5]_i_3_n_0 ;
  wire \p_Result_7_reg_1148[6]_i_2_n_0 ;
  wire \p_Result_7_reg_1148[7]_i_3_n_0 ;
  wire [7:0]\p_Result_7_reg_1148_reg[7]_0 ;
  wire [31:0]p_Val2_s_fu_114;
  wire p_Val2_s_fu_1140;
  wire [31:17]rows_reg_856;
  wire [31:0]\rows_reg_856_reg[31]_0 ;
  wire [31:0]sel0;
  wire [3:3]select_ln414_fu_725_p3;
  wire [31:0]select_ln674_3_fu_513_p3;
  wire [31:0]select_ln674_3_reg_1049;
  wire [5:0]select_ln674_4_reg_1054;
  wire \select_ln674_4_reg_1054[0]_i_1_n_0 ;
  wire \select_ln674_4_reg_1054[1]_i_1_n_0 ;
  wire \select_ln674_4_reg_1054[2]_i_1_n_0 ;
  wire \select_ln674_4_reg_1054[3]_i_1_n_0 ;
  wire \select_ln674_4_reg_1054[4]_i_1_n_0 ;
  wire [31:0]select_ln674_6_fu_583_p3;
  wire [31:0]select_ln674_6_reg_1082;
  wire select_ln674_6_reg_10820;
  wire [5:0]select_ln674_7_reg_1087;
  wire \select_ln674_7_reg_1087[0]_i_1_n_0 ;
  wire \select_ln674_7_reg_1087[1]_i_1_n_0 ;
  wire \select_ln674_7_reg_1087[2]_i_1_n_0 ;
  wire \select_ln674_7_reg_1087[3]_i_1_n_0 ;
  wire \select_ln674_7_reg_1087[4]_i_1_n_0 ;
  wire [5:5]select_ln674_fu_612_p3;
  wire [27:0]sext_ln233_fu_283_p1;
  wire [27:0]sext_ln233_reg_892;
  wire \sext_ln233_reg_892[12]_i_3_n_0 ;
  wire \sext_ln233_reg_892[12]_i_4_n_0 ;
  wire \sext_ln233_reg_892[12]_i_5_n_0 ;
  wire \sext_ln233_reg_892[12]_i_6_n_0 ;
  wire \sext_ln233_reg_892[16]_i_3_n_0 ;
  wire \sext_ln233_reg_892[16]_i_4_n_0 ;
  wire \sext_ln233_reg_892[16]_i_5_n_0 ;
  wire \sext_ln233_reg_892[16]_i_6_n_0 ;
  wire \sext_ln233_reg_892[20]_i_3_n_0 ;
  wire \sext_ln233_reg_892[20]_i_4_n_0 ;
  wire \sext_ln233_reg_892[20]_i_5_n_0 ;
  wire \sext_ln233_reg_892[20]_i_6_n_0 ;
  wire \sext_ln233_reg_892[24]_i_3_n_0 ;
  wire \sext_ln233_reg_892[24]_i_4_n_0 ;
  wire \sext_ln233_reg_892[24]_i_5_n_0 ;
  wire \sext_ln233_reg_892[24]_i_6_n_0 ;
  wire \sext_ln233_reg_892[26]_i_1_n_0 ;
  wire \sext_ln233_reg_892[27]_i_3_n_0 ;
  wire \sext_ln233_reg_892[27]_i_4_n_0 ;
  wire \sext_ln233_reg_892[4]_i_3_n_0 ;
  wire \sext_ln233_reg_892[4]_i_4_n_0 ;
  wire \sext_ln233_reg_892[4]_i_5_n_0 ;
  wire \sext_ln233_reg_892[4]_i_6_n_0 ;
  wire \sext_ln233_reg_892[4]_i_7_n_0 ;
  wire \sext_ln233_reg_892[8]_i_3_n_0 ;
  wire \sext_ln233_reg_892[8]_i_4_n_0 ;
  wire \sext_ln233_reg_892[8]_i_5_n_0 ;
  wire \sext_ln233_reg_892[8]_i_6_n_0 ;
  wire \sext_ln233_reg_892_reg[12]_i_2_n_0 ;
  wire \sext_ln233_reg_892_reg[12]_i_2_n_1 ;
  wire \sext_ln233_reg_892_reg[12]_i_2_n_2 ;
  wire \sext_ln233_reg_892_reg[12]_i_2_n_3 ;
  wire \sext_ln233_reg_892_reg[16]_i_2_n_0 ;
  wire \sext_ln233_reg_892_reg[16]_i_2_n_1 ;
  wire \sext_ln233_reg_892_reg[16]_i_2_n_2 ;
  wire \sext_ln233_reg_892_reg[16]_i_2_n_3 ;
  wire \sext_ln233_reg_892_reg[20]_i_2_n_0 ;
  wire \sext_ln233_reg_892_reg[20]_i_2_n_1 ;
  wire \sext_ln233_reg_892_reg[20]_i_2_n_2 ;
  wire \sext_ln233_reg_892_reg[20]_i_2_n_3 ;
  wire \sext_ln233_reg_892_reg[24]_i_2_n_0 ;
  wire \sext_ln233_reg_892_reg[24]_i_2_n_1 ;
  wire \sext_ln233_reg_892_reg[24]_i_2_n_2 ;
  wire \sext_ln233_reg_892_reg[24]_i_2_n_3 ;
  wire \sext_ln233_reg_892_reg[27]_i_2_n_1 ;
  wire \sext_ln233_reg_892_reg[27]_i_2_n_3 ;
  wire \sext_ln233_reg_892_reg[4]_i_2_n_0 ;
  wire \sext_ln233_reg_892_reg[4]_i_2_n_1 ;
  wire \sext_ln233_reg_892_reg[4]_i_2_n_2 ;
  wire \sext_ln233_reg_892_reg[4]_i_2_n_3 ;
  wire \sext_ln233_reg_892_reg[8]_i_2_n_0 ;
  wire \sext_ln233_reg_892_reg[8]_i_2_n_1 ;
  wire \sext_ln233_reg_892_reg[8]_i_2_n_2 ;
  wire \sext_ln233_reg_892_reg[8]_i_2_n_3 ;
  wire [7:0]shl_ln414_fu_661_p2;
  wire [7:0]shl_ln414_reg_1107;
  wire shl_ln414_reg_11070;
  wire \shl_ln414_reg_1107[0]_i_2_n_0 ;
  wire \shl_ln414_reg_1107[1]_i_2_n_0 ;
  wire \shl_ln414_reg_1107[1]_i_3_n_0 ;
  wire \shl_ln414_reg_1107[1]_i_6_n_0 ;
  wire \shl_ln414_reg_1107[1]_i_7_n_0 ;
  wire \shl_ln414_reg_1107[2]_i_2_n_0 ;
  wire \shl_ln414_reg_1107[3]_i_2_n_0 ;
  wire \shl_ln414_reg_1107[4]_i_2_n_0 ;
  wire \shl_ln414_reg_1107[5]_i_2_n_0 ;
  wire \shl_ln414_reg_1107[6]_i_2_n_0 ;
  wire \shl_ln414_reg_1107[7]_i_10_n_0 ;
  wire \shl_ln414_reg_1107[7]_i_11_n_0 ;
  wire \shl_ln414_reg_1107[7]_i_12_n_0 ;
  wire \shl_ln414_reg_1107[7]_i_14_n_0 ;
  wire \shl_ln414_reg_1107[7]_i_3_n_0 ;
  wire \shl_ln414_reg_1107[7]_i_4_n_0 ;
  wire \shl_ln414_reg_1107[7]_i_6_n_0 ;
  wire \shl_ln414_reg_1107[7]_i_7_n_0 ;
  wire \shl_ln414_reg_1107[7]_i_9_n_0 ;
  wire [7:0]shl_ln414_reg_1107_pp0_iter4_reg;
  wire [7:0]shl_ln414_reg_1107_pp0_iter5_reg;
  wire [31:3]shl_ln_fu_287_p3;
  wire strm_empty_n;
  wire strm_full_n;
  wire [31:1]sub13_i_i_fu_312_p2;
  wire sub13_i_i_fu_312_p2_carry__0_i_1_n_0;
  wire sub13_i_i_fu_312_p2_carry__0_i_2_n_0;
  wire sub13_i_i_fu_312_p2_carry__0_i_3_n_0;
  wire sub13_i_i_fu_312_p2_carry__0_i_4_n_0;
  wire sub13_i_i_fu_312_p2_carry__0_n_0;
  wire sub13_i_i_fu_312_p2_carry__0_n_1;
  wire sub13_i_i_fu_312_p2_carry__0_n_2;
  wire sub13_i_i_fu_312_p2_carry__0_n_3;
  wire sub13_i_i_fu_312_p2_carry__1_i_1_n_0;
  wire sub13_i_i_fu_312_p2_carry__1_i_2_n_0;
  wire sub13_i_i_fu_312_p2_carry__1_i_3_n_0;
  wire sub13_i_i_fu_312_p2_carry__1_i_4_n_0;
  wire sub13_i_i_fu_312_p2_carry__1_n_0;
  wire sub13_i_i_fu_312_p2_carry__1_n_1;
  wire sub13_i_i_fu_312_p2_carry__1_n_2;
  wire sub13_i_i_fu_312_p2_carry__1_n_3;
  wire sub13_i_i_fu_312_p2_carry__2_i_1_n_0;
  wire sub13_i_i_fu_312_p2_carry__2_i_2_n_0;
  wire sub13_i_i_fu_312_p2_carry__2_i_3_n_0;
  wire sub13_i_i_fu_312_p2_carry__2_i_4_n_0;
  wire sub13_i_i_fu_312_p2_carry__2_n_0;
  wire sub13_i_i_fu_312_p2_carry__2_n_1;
  wire sub13_i_i_fu_312_p2_carry__2_n_2;
  wire sub13_i_i_fu_312_p2_carry__2_n_3;
  wire sub13_i_i_fu_312_p2_carry__3_i_1_n_0;
  wire sub13_i_i_fu_312_p2_carry__3_i_2_n_0;
  wire sub13_i_i_fu_312_p2_carry__3_i_3_n_0;
  wire sub13_i_i_fu_312_p2_carry__3_i_4_n_0;
  wire sub13_i_i_fu_312_p2_carry__3_n_0;
  wire sub13_i_i_fu_312_p2_carry__3_n_1;
  wire sub13_i_i_fu_312_p2_carry__3_n_2;
  wire sub13_i_i_fu_312_p2_carry__3_n_3;
  wire sub13_i_i_fu_312_p2_carry__4_i_1_n_0;
  wire sub13_i_i_fu_312_p2_carry__4_i_2_n_0;
  wire sub13_i_i_fu_312_p2_carry__4_i_3_n_0;
  wire sub13_i_i_fu_312_p2_carry__4_i_4_n_0;
  wire sub13_i_i_fu_312_p2_carry__4_n_0;
  wire sub13_i_i_fu_312_p2_carry__4_n_1;
  wire sub13_i_i_fu_312_p2_carry__4_n_2;
  wire sub13_i_i_fu_312_p2_carry__4_n_3;
  wire sub13_i_i_fu_312_p2_carry__5_i_1_n_0;
  wire sub13_i_i_fu_312_p2_carry__5_i_2_n_0;
  wire sub13_i_i_fu_312_p2_carry__5_i_3_n_0;
  wire sub13_i_i_fu_312_p2_carry__5_i_4_n_0;
  wire sub13_i_i_fu_312_p2_carry__5_n_0;
  wire sub13_i_i_fu_312_p2_carry__5_n_1;
  wire sub13_i_i_fu_312_p2_carry__5_n_2;
  wire sub13_i_i_fu_312_p2_carry__5_n_3;
  wire sub13_i_i_fu_312_p2_carry__6_i_1_n_0;
  wire sub13_i_i_fu_312_p2_carry__6_i_2_n_0;
  wire sub13_i_i_fu_312_p2_carry__6_i_3_n_0;
  wire sub13_i_i_fu_312_p2_carry__6_n_2;
  wire sub13_i_i_fu_312_p2_carry__6_n_3;
  wire sub13_i_i_fu_312_p2_carry_i_1_n_0;
  wire sub13_i_i_fu_312_p2_carry_i_2_n_0;
  wire sub13_i_i_fu_312_p2_carry_i_3_n_0;
  wire sub13_i_i_fu_312_p2_carry_i_4_n_0;
  wire sub13_i_i_fu_312_p2_carry_n_0;
  wire sub13_i_i_fu_312_p2_carry_n_1;
  wire sub13_i_i_fu_312_p2_carry_n_2;
  wire sub13_i_i_fu_312_p2_carry_n_3;
  wire [31:0]sub13_i_i_reg_912;
  wire \sub13_i_i_reg_912[0]_i_1_n_0 ;
  wire [26:1]sub_ln233_1_fu_267_p2;
  wire [31:5]sub_ln233_fu_238_p2;
  wire [28:0]sub_ln238_fu_215_p2;
  wire sub_ln238_fu_215_p2_carry__0_i_1_n_0;
  wire sub_ln238_fu_215_p2_carry__0_i_2_n_0;
  wire sub_ln238_fu_215_p2_carry__0_i_3_n_0;
  wire sub_ln238_fu_215_p2_carry__0_i_4_n_0;
  wire sub_ln238_fu_215_p2_carry__0_n_0;
  wire sub_ln238_fu_215_p2_carry__0_n_1;
  wire sub_ln238_fu_215_p2_carry__0_n_2;
  wire sub_ln238_fu_215_p2_carry__0_n_3;
  wire sub_ln238_fu_215_p2_carry__1_i_1_n_0;
  wire sub_ln238_fu_215_p2_carry__1_i_2_n_0;
  wire sub_ln238_fu_215_p2_carry__1_i_3_n_0;
  wire sub_ln238_fu_215_p2_carry__1_i_4_n_0;
  wire sub_ln238_fu_215_p2_carry__1_n_0;
  wire sub_ln238_fu_215_p2_carry__1_n_1;
  wire sub_ln238_fu_215_p2_carry__1_n_2;
  wire sub_ln238_fu_215_p2_carry__1_n_3;
  wire sub_ln238_fu_215_p2_carry__2_i_1_n_0;
  wire sub_ln238_fu_215_p2_carry__2_i_2_n_0;
  wire sub_ln238_fu_215_p2_carry__2_i_3_n_0;
  wire sub_ln238_fu_215_p2_carry__2_i_4_n_0;
  wire sub_ln238_fu_215_p2_carry__2_n_0;
  wire sub_ln238_fu_215_p2_carry__2_n_1;
  wire sub_ln238_fu_215_p2_carry__2_n_2;
  wire sub_ln238_fu_215_p2_carry__2_n_3;
  wire sub_ln238_fu_215_p2_carry__3_i_1_n_0;
  wire sub_ln238_fu_215_p2_carry__3_i_2_n_0;
  wire sub_ln238_fu_215_p2_carry__3_i_3_n_0;
  wire sub_ln238_fu_215_p2_carry__3_i_4_n_0;
  wire sub_ln238_fu_215_p2_carry__3_n_0;
  wire sub_ln238_fu_215_p2_carry__3_n_1;
  wire sub_ln238_fu_215_p2_carry__3_n_2;
  wire sub_ln238_fu_215_p2_carry__3_n_3;
  wire sub_ln238_fu_215_p2_carry__4_i_1_n_0;
  wire sub_ln238_fu_215_p2_carry__4_i_2_n_0;
  wire sub_ln238_fu_215_p2_carry__4_i_3_n_0;
  wire sub_ln238_fu_215_p2_carry__4_i_4_n_0;
  wire sub_ln238_fu_215_p2_carry__4_n_0;
  wire sub_ln238_fu_215_p2_carry__4_n_1;
  wire sub_ln238_fu_215_p2_carry__4_n_2;
  wire sub_ln238_fu_215_p2_carry__4_n_3;
  wire sub_ln238_fu_215_p2_carry__5_i_1_n_0;
  wire sub_ln238_fu_215_p2_carry__5_i_2_n_0;
  wire sub_ln238_fu_215_p2_carry__5_i_3_n_0;
  wire sub_ln238_fu_215_p2_carry__5_i_4_n_0;
  wire sub_ln238_fu_215_p2_carry__5_n_0;
  wire sub_ln238_fu_215_p2_carry__5_n_1;
  wire sub_ln238_fu_215_p2_carry__5_n_2;
  wire sub_ln238_fu_215_p2_carry__5_n_3;
  wire sub_ln238_fu_215_p2_carry__6_i_1_n_0;
  wire sub_ln238_fu_215_p2_carry_i_1_n_0;
  wire sub_ln238_fu_215_p2_carry_i_2_n_0;
  wire sub_ln238_fu_215_p2_carry_i_3_n_0;
  wire sub_ln238_fu_215_p2_carry_i_4_n_0;
  wire sub_ln238_fu_215_p2_carry_n_0;
  wire sub_ln238_fu_215_p2_carry_n_1;
  wire sub_ln238_fu_215_p2_carry_n_2;
  wire sub_ln238_fu_215_p2_carry_n_3;
  wire [31:0]sub_ln289_reg_947;
  wire sub_ln289_reg_9470;
  wire [3:0]sub_ln414_5_reg_1077;
  wire \sub_ln414_5_reg_1077[0]_i_1_n_0 ;
  wire \sub_ln414_5_reg_1077[1]_i_1_n_0 ;
  wire \sub_ln414_5_reg_1077[2]_i_1_n_0 ;
  wire [3:0]sub_ln414_6_reg_1138;
  wire \sub_ln414_6_reg_1138[0]_i_1_n_0 ;
  wire \sub_ln414_6_reg_1138[1]_i_1_n_0 ;
  wire \sub_ln414_6_reg_1138[2]_i_1_n_0 ;
  wire [3:0]sub_ln414_reg_1123;
  wire \sub_ln414_reg_1123[1]_i_1_n_0 ;
  wire \sub_ln414_reg_1123[2]_i_1_n_0 ;
  wire \sub_ln414_reg_1123[3]_i_2_n_0 ;
  wire [5:0]sub_ln674_10_fu_596_p2;
  wire sub_ln674_10_fu_596_p2_carry__0_i_1_n_0;
  wire sub_ln674_10_fu_596_p2_carry__0_i_2_n_0;
  wire sub_ln674_10_fu_596_p2_carry__0_i_3_n_0;
  wire sub_ln674_10_fu_596_p2_carry__0_n_3;
  wire sub_ln674_10_fu_596_p2_carry_i_1_n_0;
  wire sub_ln674_10_fu_596_p2_carry_i_2_n_0;
  wire sub_ln674_10_fu_596_p2_carry_i_3_n_0;
  wire sub_ln674_10_fu_596_p2_carry_i_4_n_0;
  wire sub_ln674_10_fu_596_p2_carry_i_5_n_0;
  wire sub_ln674_10_fu_596_p2_carry_i_6_n_0;
  wire sub_ln674_10_fu_596_p2_carry_i_7_n_0;
  wire sub_ln674_10_fu_596_p2_carry_i_8_n_0;
  wire sub_ln674_10_fu_596_p2_carry_n_0;
  wire sub_ln674_10_fu_596_p2_carry_n_1;
  wire sub_ln674_10_fu_596_p2_carry_n_2;
  wire sub_ln674_10_fu_596_p2_carry_n_3;
  wire [5:0]sub_ln674_10_reg_1092;
  wire [5:0]sub_ln674_10_reg_1092_pp0_iter4_reg;
  wire [5:0]sub_ln674_10_reg_1092_pp0_iter5_reg;
  wire [5:0]sub_ln674_11_reg_1064;
  wire \sub_ln674_11_reg_1064[0]_i_1_n_0 ;
  wire \sub_ln674_11_reg_1064[1]_i_1_n_0 ;
  wire \sub_ln674_11_reg_1064[2]_i_1_n_0 ;
  wire \sub_ln674_11_reg_1064[4]_i_1_n_0 ;
  wire [5:0]sub_ln674_6_reg_1097;
  wire sub_ln674_6_reg_10970;
  wire \sub_ln674_6_reg_1097[1]_i_1_n_0 ;
  wire \sub_ln674_6_reg_1097[2]_i_1_n_0 ;
  wire \sub_ln674_6_reg_1097[3]_i_1_n_0 ;
  wire \sub_ln674_6_reg_1097[4]_i_1_n_0 ;
  wire \sub_ln674_6_reg_1097[5]_i_3_n_0 ;
  wire [5:0]sub_ln674_6_reg_1097_pp0_iter4_reg;
  wire [31:0]\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ;
  wire [3:1]tmp_15_fu_648_p1;
  wire [26:0]tmp_6_reg_981;
  wire \tmp_6_reg_981[11]_i_2_n_0 ;
  wire \tmp_6_reg_981[11]_i_3_n_0 ;
  wire \tmp_6_reg_981[11]_i_4_n_0 ;
  wire \tmp_6_reg_981[11]_i_5_n_0 ;
  wire \tmp_6_reg_981[15]_i_2_n_0 ;
  wire \tmp_6_reg_981[15]_i_3_n_0 ;
  wire \tmp_6_reg_981[15]_i_4_n_0 ;
  wire \tmp_6_reg_981[15]_i_5_n_0 ;
  wire \tmp_6_reg_981[19]_i_2_n_0 ;
  wire \tmp_6_reg_981[19]_i_3_n_0 ;
  wire \tmp_6_reg_981[19]_i_4_n_0 ;
  wire \tmp_6_reg_981[19]_i_5_n_0 ;
  wire \tmp_6_reg_981[23]_i_2_n_0 ;
  wire \tmp_6_reg_981[23]_i_3_n_0 ;
  wire \tmp_6_reg_981[23]_i_4_n_0 ;
  wire \tmp_6_reg_981[23]_i_5_n_0 ;
  wire \tmp_6_reg_981[26]_i_2_n_0 ;
  wire \tmp_6_reg_981[26]_i_3_n_0 ;
  wire \tmp_6_reg_981[26]_i_4_n_0 ;
  wire \tmp_6_reg_981[3]_i_2_n_0 ;
  wire \tmp_6_reg_981[3]_i_3_n_0 ;
  wire \tmp_6_reg_981[3]_i_4_n_0 ;
  wire \tmp_6_reg_981[3]_i_5_n_0 ;
  wire \tmp_6_reg_981[3]_i_6_n_0 ;
  wire \tmp_6_reg_981[7]_i_2_n_0 ;
  wire \tmp_6_reg_981[7]_i_3_n_0 ;
  wire \tmp_6_reg_981[7]_i_4_n_0 ;
  wire \tmp_6_reg_981[7]_i_5_n_0 ;
  wire \tmp_6_reg_981_reg[11]_i_1_n_0 ;
  wire \tmp_6_reg_981_reg[11]_i_1_n_1 ;
  wire \tmp_6_reg_981_reg[11]_i_1_n_2 ;
  wire \tmp_6_reg_981_reg[11]_i_1_n_3 ;
  wire \tmp_6_reg_981_reg[11]_i_1_n_4 ;
  wire \tmp_6_reg_981_reg[11]_i_1_n_5 ;
  wire \tmp_6_reg_981_reg[11]_i_1_n_6 ;
  wire \tmp_6_reg_981_reg[11]_i_1_n_7 ;
  wire \tmp_6_reg_981_reg[15]_i_1_n_0 ;
  wire \tmp_6_reg_981_reg[15]_i_1_n_1 ;
  wire \tmp_6_reg_981_reg[15]_i_1_n_2 ;
  wire \tmp_6_reg_981_reg[15]_i_1_n_3 ;
  wire \tmp_6_reg_981_reg[15]_i_1_n_4 ;
  wire \tmp_6_reg_981_reg[15]_i_1_n_5 ;
  wire \tmp_6_reg_981_reg[15]_i_1_n_6 ;
  wire \tmp_6_reg_981_reg[15]_i_1_n_7 ;
  wire \tmp_6_reg_981_reg[19]_i_1_n_0 ;
  wire \tmp_6_reg_981_reg[19]_i_1_n_1 ;
  wire \tmp_6_reg_981_reg[19]_i_1_n_2 ;
  wire \tmp_6_reg_981_reg[19]_i_1_n_3 ;
  wire \tmp_6_reg_981_reg[19]_i_1_n_4 ;
  wire \tmp_6_reg_981_reg[19]_i_1_n_5 ;
  wire \tmp_6_reg_981_reg[19]_i_1_n_6 ;
  wire \tmp_6_reg_981_reg[19]_i_1_n_7 ;
  wire \tmp_6_reg_981_reg[23]_i_1_n_0 ;
  wire \tmp_6_reg_981_reg[23]_i_1_n_1 ;
  wire \tmp_6_reg_981_reg[23]_i_1_n_2 ;
  wire \tmp_6_reg_981_reg[23]_i_1_n_3 ;
  wire \tmp_6_reg_981_reg[23]_i_1_n_4 ;
  wire \tmp_6_reg_981_reg[23]_i_1_n_5 ;
  wire \tmp_6_reg_981_reg[23]_i_1_n_6 ;
  wire \tmp_6_reg_981_reg[23]_i_1_n_7 ;
  wire \tmp_6_reg_981_reg[26]_i_1_n_2 ;
  wire \tmp_6_reg_981_reg[26]_i_1_n_3 ;
  wire \tmp_6_reg_981_reg[26]_i_1_n_5 ;
  wire \tmp_6_reg_981_reg[26]_i_1_n_6 ;
  wire \tmp_6_reg_981_reg[26]_i_1_n_7 ;
  wire \tmp_6_reg_981_reg[3]_i_1_n_0 ;
  wire \tmp_6_reg_981_reg[3]_i_1_n_1 ;
  wire \tmp_6_reg_981_reg[3]_i_1_n_2 ;
  wire \tmp_6_reg_981_reg[3]_i_1_n_3 ;
  wire \tmp_6_reg_981_reg[3]_i_1_n_4 ;
  wire \tmp_6_reg_981_reg[3]_i_1_n_5 ;
  wire \tmp_6_reg_981_reg[3]_i_1_n_6 ;
  wire \tmp_6_reg_981_reg[3]_i_1_n_7 ;
  wire \tmp_6_reg_981_reg[7]_i_1_n_0 ;
  wire \tmp_6_reg_981_reg[7]_i_1_n_1 ;
  wire \tmp_6_reg_981_reg[7]_i_1_n_2 ;
  wire \tmp_6_reg_981_reg[7]_i_1_n_3 ;
  wire \tmp_6_reg_981_reg[7]_i_1_n_4 ;
  wire \tmp_6_reg_981_reg[7]_i_1_n_5 ;
  wire \tmp_6_reg_981_reg[7]_i_1_n_6 ;
  wire \tmp_6_reg_981_reg[7]_i_1_n_7 ;
  wire tmp_reg_877;
  wire \tmp_reg_877_reg[0]_i_1_n_3 ;
  wire [26:0]trunc_ln233_1_reg_882;
  wire \trunc_ln233_1_reg_882[0]_i_2_n_0 ;
  wire \trunc_ln233_1_reg_882[0]_i_3_n_0 ;
  wire \trunc_ln233_1_reg_882[0]_i_4_n_0 ;
  wire \trunc_ln233_1_reg_882[12]_i_2_n_0 ;
  wire \trunc_ln233_1_reg_882[12]_i_3_n_0 ;
  wire \trunc_ln233_1_reg_882[12]_i_4_n_0 ;
  wire \trunc_ln233_1_reg_882[12]_i_5_n_0 ;
  wire \trunc_ln233_1_reg_882[16]_i_2_n_0 ;
  wire \trunc_ln233_1_reg_882[16]_i_3_n_0 ;
  wire \trunc_ln233_1_reg_882[16]_i_4_n_0 ;
  wire \trunc_ln233_1_reg_882[16]_i_5_n_0 ;
  wire \trunc_ln233_1_reg_882[20]_i_2_n_0 ;
  wire \trunc_ln233_1_reg_882[20]_i_3_n_0 ;
  wire \trunc_ln233_1_reg_882[20]_i_4_n_0 ;
  wire \trunc_ln233_1_reg_882[20]_i_5_n_0 ;
  wire \trunc_ln233_1_reg_882[24]_i_2_n_0 ;
  wire \trunc_ln233_1_reg_882[24]_i_3_n_0 ;
  wire \trunc_ln233_1_reg_882[24]_i_4_n_0 ;
  wire \trunc_ln233_1_reg_882[24]_i_5_n_0 ;
  wire \trunc_ln233_1_reg_882[26]_i_2_n_0 ;
  wire \trunc_ln233_1_reg_882[4]_i_2_n_0 ;
  wire \trunc_ln233_1_reg_882[4]_i_3_n_0 ;
  wire \trunc_ln233_1_reg_882[4]_i_4_n_0 ;
  wire \trunc_ln233_1_reg_882[4]_i_5_n_0 ;
  wire \trunc_ln233_1_reg_882[8]_i_2_n_0 ;
  wire \trunc_ln233_1_reg_882[8]_i_3_n_0 ;
  wire \trunc_ln233_1_reg_882[8]_i_4_n_0 ;
  wire \trunc_ln233_1_reg_882[8]_i_5_n_0 ;
  wire \trunc_ln233_1_reg_882_reg[0]_i_1_n_0 ;
  wire \trunc_ln233_1_reg_882_reg[0]_i_1_n_1 ;
  wire \trunc_ln233_1_reg_882_reg[0]_i_1_n_2 ;
  wire \trunc_ln233_1_reg_882_reg[0]_i_1_n_3 ;
  wire \trunc_ln233_1_reg_882_reg[12]_i_1_n_0 ;
  wire \trunc_ln233_1_reg_882_reg[12]_i_1_n_1 ;
  wire \trunc_ln233_1_reg_882_reg[12]_i_1_n_2 ;
  wire \trunc_ln233_1_reg_882_reg[12]_i_1_n_3 ;
  wire \trunc_ln233_1_reg_882_reg[16]_i_1_n_0 ;
  wire \trunc_ln233_1_reg_882_reg[16]_i_1_n_1 ;
  wire \trunc_ln233_1_reg_882_reg[16]_i_1_n_2 ;
  wire \trunc_ln233_1_reg_882_reg[16]_i_1_n_3 ;
  wire \trunc_ln233_1_reg_882_reg[20]_i_1_n_0 ;
  wire \trunc_ln233_1_reg_882_reg[20]_i_1_n_1 ;
  wire \trunc_ln233_1_reg_882_reg[20]_i_1_n_2 ;
  wire \trunc_ln233_1_reg_882_reg[20]_i_1_n_3 ;
  wire \trunc_ln233_1_reg_882_reg[24]_i_1_n_0 ;
  wire \trunc_ln233_1_reg_882_reg[24]_i_1_n_1 ;
  wire \trunc_ln233_1_reg_882_reg[24]_i_1_n_2 ;
  wire \trunc_ln233_1_reg_882_reg[24]_i_1_n_3 ;
  wire \trunc_ln233_1_reg_882_reg[26]_i_1_n_3 ;
  wire \trunc_ln233_1_reg_882_reg[4]_i_1_n_0 ;
  wire \trunc_ln233_1_reg_882_reg[4]_i_1_n_1 ;
  wire \trunc_ln233_1_reg_882_reg[4]_i_1_n_2 ;
  wire \trunc_ln233_1_reg_882_reg[4]_i_1_n_3 ;
  wire \trunc_ln233_1_reg_882_reg[8]_i_1_n_0 ;
  wire \trunc_ln233_1_reg_882_reg[8]_i_1_n_1 ;
  wire \trunc_ln233_1_reg_882_reg[8]_i_1_n_2 ;
  wire \trunc_ln233_1_reg_882_reg[8]_i_1_n_3 ;
  wire [25:0]trunc_ln233_2_reg_887;
  wire \trunc_ln233_2_reg_887[0]_i_2_n_0 ;
  wire \trunc_ln233_2_reg_887[0]_i_3_n_0 ;
  wire \trunc_ln233_2_reg_887_reg[0]_i_1_n_0 ;
  wire \trunc_ln233_2_reg_887_reg[0]_i_1_n_1 ;
  wire \trunc_ln233_2_reg_887_reg[0]_i_1_n_2 ;
  wire \trunc_ln233_2_reg_887_reg[0]_i_1_n_3 ;
  wire \trunc_ln233_2_reg_887_reg[12]_i_1_n_0 ;
  wire \trunc_ln233_2_reg_887_reg[12]_i_1_n_1 ;
  wire \trunc_ln233_2_reg_887_reg[12]_i_1_n_2 ;
  wire \trunc_ln233_2_reg_887_reg[12]_i_1_n_3 ;
  wire \trunc_ln233_2_reg_887_reg[16]_i_1_n_0 ;
  wire \trunc_ln233_2_reg_887_reg[16]_i_1_n_1 ;
  wire \trunc_ln233_2_reg_887_reg[16]_i_1_n_2 ;
  wire \trunc_ln233_2_reg_887_reg[16]_i_1_n_3 ;
  wire \trunc_ln233_2_reg_887_reg[20]_i_1_n_0 ;
  wire \trunc_ln233_2_reg_887_reg[20]_i_1_n_1 ;
  wire \trunc_ln233_2_reg_887_reg[20]_i_1_n_2 ;
  wire \trunc_ln233_2_reg_887_reg[20]_i_1_n_3 ;
  wire \trunc_ln233_2_reg_887_reg[24]_i_1_n_0 ;
  wire \trunc_ln233_2_reg_887_reg[24]_i_1_n_1 ;
  wire \trunc_ln233_2_reg_887_reg[24]_i_1_n_2 ;
  wire \trunc_ln233_2_reg_887_reg[24]_i_1_n_3 ;
  wire \trunc_ln233_2_reg_887_reg[4]_i_1_n_0 ;
  wire \trunc_ln233_2_reg_887_reg[4]_i_1_n_1 ;
  wire \trunc_ln233_2_reg_887_reg[4]_i_1_n_2 ;
  wire \trunc_ln233_2_reg_887_reg[4]_i_1_n_3 ;
  wire \trunc_ln233_2_reg_887_reg[8]_i_1_n_0 ;
  wire \trunc_ln233_2_reg_887_reg[8]_i_1_n_1 ;
  wire \trunc_ln233_2_reg_887_reg[8]_i_1_n_2 ;
  wire \trunc_ln233_2_reg_887_reg[8]_i_1_n_3 ;
  wire [31:4]trunc_ln414_4_fu_472_p1;
  wire \trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2_n_0 ;
  wire trunc_ln414_4_reg_1026_pp0_iter4_reg_reg;
  wire trunc_ln414_4_reg_1026_pp0_iter5_reg_reg;
  wire [3:0]trunc_ln414_reg_1018_pp0_iter2_reg;
  wire [3:0]trunc_ln414_reg_1018_pp0_iter3_reg;
  wire [3:0]trunc_ln414_reg_1018_pp0_iter4_reg;
  wire [3:0]trunc_ln414_reg_1018_pp0_iter5_reg;
  wire [5:0]trunc_ln674_2_reg_952;
  wire [5:0]trunc_ln674_2_reg_952_pp0_iter2_reg;
  wire [5:0]trunc_ln674_3_reg_960_pp0_iter2_reg;
  wire [5:4]trunc_ln674_4_fu_464_p1;
  wire [5:0]trunc_ln674_4_reg_1013;
  wire \trunc_ln674_4_reg_1013[0]_i_1_n_0 ;
  wire \trunc_ln674_4_reg_1013[1]_i_1_n_0 ;
  wire \trunc_ln674_4_reg_1013[2]_i_1_n_0 ;
  wire \trunc_ln674_4_reg_1013[3]_inv_i_1_n_0 ;
  wire [4:1]trunc_ln674_reg_986;
  wire \trunc_ln674_reg_986[4]_i_2_n_0 ;
  wire \trunc_ln674_reg_986[4]_i_3_n_0 ;
  wire \trunc_ln674_reg_986[4]_i_4_n_0 ;
  wire \trunc_ln674_reg_986[4]_i_5_n_0 ;
  wire [5:1]trunc_ln674_reg_986_pp0_iter2_reg;
  wire \trunc_ln674_reg_986_reg[4]_i_1_n_0 ;
  wire \trunc_ln674_reg_986_reg[4]_i_1_n_1 ;
  wire \trunc_ln674_reg_986_reg[4]_i_1_n_2 ;
  wire \trunc_ln674_reg_986_reg[4]_i_1_n_3 ;
  wire \trunc_ln674_reg_986_reg[4]_i_1_n_4 ;
  wire \trunc_ln674_reg_986_reg[4]_i_1_n_5 ;
  wire \trunc_ln674_reg_986_reg[4]_i_1_n_6 ;
  wire \trunc_ln674_reg_986_reg[4]_i_1_n_7 ;
  wire [31:0]valid_bits_1_fu_399_p20_out;
  wire valid_bits_1_fu_399_p2_carry__0_i_1_n_0;
  wire valid_bits_1_fu_399_p2_carry__0_i_2_n_0;
  wire valid_bits_1_fu_399_p2_carry__0_i_3_n_0;
  wire valid_bits_1_fu_399_p2_carry__0_i_4_n_0;
  wire valid_bits_1_fu_399_p2_carry__0_n_0;
  wire valid_bits_1_fu_399_p2_carry__0_n_1;
  wire valid_bits_1_fu_399_p2_carry__0_n_2;
  wire valid_bits_1_fu_399_p2_carry__0_n_3;
  wire valid_bits_1_fu_399_p2_carry__1_i_1_n_0;
  wire valid_bits_1_fu_399_p2_carry__1_i_2_n_0;
  wire valid_bits_1_fu_399_p2_carry__1_i_3_n_0;
  wire valid_bits_1_fu_399_p2_carry__1_i_4_n_0;
  wire valid_bits_1_fu_399_p2_carry__1_n_0;
  wire valid_bits_1_fu_399_p2_carry__1_n_1;
  wire valid_bits_1_fu_399_p2_carry__1_n_2;
  wire valid_bits_1_fu_399_p2_carry__1_n_3;
  wire valid_bits_1_fu_399_p2_carry__2_i_1_n_0;
  wire valid_bits_1_fu_399_p2_carry__2_i_2_n_0;
  wire valid_bits_1_fu_399_p2_carry__2_i_3_n_0;
  wire valid_bits_1_fu_399_p2_carry__2_i_4_n_0;
  wire valid_bits_1_fu_399_p2_carry__2_n_0;
  wire valid_bits_1_fu_399_p2_carry__2_n_1;
  wire valid_bits_1_fu_399_p2_carry__2_n_2;
  wire valid_bits_1_fu_399_p2_carry__2_n_3;
  wire valid_bits_1_fu_399_p2_carry__3_i_1_n_0;
  wire valid_bits_1_fu_399_p2_carry__3_i_2_n_0;
  wire valid_bits_1_fu_399_p2_carry__3_i_3_n_0;
  wire valid_bits_1_fu_399_p2_carry__3_i_4_n_0;
  wire valid_bits_1_fu_399_p2_carry__3_n_0;
  wire valid_bits_1_fu_399_p2_carry__3_n_1;
  wire valid_bits_1_fu_399_p2_carry__3_n_2;
  wire valid_bits_1_fu_399_p2_carry__3_n_3;
  wire valid_bits_1_fu_399_p2_carry__4_i_1_n_0;
  wire valid_bits_1_fu_399_p2_carry__4_i_2_n_0;
  wire valid_bits_1_fu_399_p2_carry__4_i_3_n_0;
  wire valid_bits_1_fu_399_p2_carry__4_i_4_n_0;
  wire valid_bits_1_fu_399_p2_carry__4_n_0;
  wire valid_bits_1_fu_399_p2_carry__4_n_1;
  wire valid_bits_1_fu_399_p2_carry__4_n_2;
  wire valid_bits_1_fu_399_p2_carry__4_n_3;
  wire valid_bits_1_fu_399_p2_carry__5_i_1_n_0;
  wire valid_bits_1_fu_399_p2_carry__5_i_2_n_0;
  wire valid_bits_1_fu_399_p2_carry__5_i_3_n_0;
  wire valid_bits_1_fu_399_p2_carry__5_i_4_n_0;
  wire valid_bits_1_fu_399_p2_carry__5_n_0;
  wire valid_bits_1_fu_399_p2_carry__5_n_1;
  wire valid_bits_1_fu_399_p2_carry__5_n_2;
  wire valid_bits_1_fu_399_p2_carry__5_n_3;
  wire valid_bits_1_fu_399_p2_carry__6_i_1_n_0;
  wire valid_bits_1_fu_399_p2_carry__6_i_2_n_0;
  wire valid_bits_1_fu_399_p2_carry__6_i_3_n_0;
  wire valid_bits_1_fu_399_p2_carry__6_i_4_n_0;
  wire valid_bits_1_fu_399_p2_carry__6_n_1;
  wire valid_bits_1_fu_399_p2_carry__6_n_2;
  wire valid_bits_1_fu_399_p2_carry__6_n_3;
  wire valid_bits_1_fu_399_p2_carry_i_1_n_0;
  wire valid_bits_1_fu_399_p2_carry_i_2_n_0;
  wire valid_bits_1_fu_399_p2_carry_i_3_n_0;
  wire valid_bits_1_fu_399_p2_carry_i_4_n_0;
  wire valid_bits_1_fu_399_p2_carry_n_0;
  wire valid_bits_1_fu_399_p2_carry_n_1;
  wire valid_bits_1_fu_399_p2_carry_n_2;
  wire valid_bits_1_fu_399_p2_carry_n_3;
  wire [31:0]valid_bits_1_reg_966;
  wire [31:3]valid_bits_2_fu_476_p2;
  wire valid_bits_2_fu_476_p2_carry__0_i_1_n_0;
  wire valid_bits_2_fu_476_p2_carry__0_i_2_n_0;
  wire valid_bits_2_fu_476_p2_carry__0_i_3_n_0;
  wire valid_bits_2_fu_476_p2_carry__0_i_4_n_0;
  wire valid_bits_2_fu_476_p2_carry__0_n_0;
  wire valid_bits_2_fu_476_p2_carry__0_n_1;
  wire valid_bits_2_fu_476_p2_carry__0_n_2;
  wire valid_bits_2_fu_476_p2_carry__0_n_3;
  wire valid_bits_2_fu_476_p2_carry__1_i_1_n_0;
  wire valid_bits_2_fu_476_p2_carry__1_i_2_n_0;
  wire valid_bits_2_fu_476_p2_carry__1_i_3_n_0;
  wire valid_bits_2_fu_476_p2_carry__1_i_4_n_0;
  wire valid_bits_2_fu_476_p2_carry__1_n_0;
  wire valid_bits_2_fu_476_p2_carry__1_n_1;
  wire valid_bits_2_fu_476_p2_carry__1_n_2;
  wire valid_bits_2_fu_476_p2_carry__1_n_3;
  wire valid_bits_2_fu_476_p2_carry__2_i_1_n_0;
  wire valid_bits_2_fu_476_p2_carry__2_i_2_n_0;
  wire valid_bits_2_fu_476_p2_carry__2_i_3_n_0;
  wire valid_bits_2_fu_476_p2_carry__2_i_4_n_0;
  wire valid_bits_2_fu_476_p2_carry__2_n_0;
  wire valid_bits_2_fu_476_p2_carry__2_n_1;
  wire valid_bits_2_fu_476_p2_carry__2_n_2;
  wire valid_bits_2_fu_476_p2_carry__2_n_3;
  wire valid_bits_2_fu_476_p2_carry__3_i_1_n_0;
  wire valid_bits_2_fu_476_p2_carry__3_i_2_n_0;
  wire valid_bits_2_fu_476_p2_carry__3_i_3_n_0;
  wire valid_bits_2_fu_476_p2_carry__3_i_4_n_0;
  wire valid_bits_2_fu_476_p2_carry__3_n_0;
  wire valid_bits_2_fu_476_p2_carry__3_n_1;
  wire valid_bits_2_fu_476_p2_carry__3_n_2;
  wire valid_bits_2_fu_476_p2_carry__3_n_3;
  wire valid_bits_2_fu_476_p2_carry__4_i_1_n_0;
  wire valid_bits_2_fu_476_p2_carry__4_i_2_n_0;
  wire valid_bits_2_fu_476_p2_carry__4_i_3_n_0;
  wire valid_bits_2_fu_476_p2_carry__4_i_4_n_0;
  wire valid_bits_2_fu_476_p2_carry__4_n_0;
  wire valid_bits_2_fu_476_p2_carry__4_n_1;
  wire valid_bits_2_fu_476_p2_carry__4_n_2;
  wire valid_bits_2_fu_476_p2_carry__4_n_3;
  wire valid_bits_2_fu_476_p2_carry__5_i_1_n_0;
  wire valid_bits_2_fu_476_p2_carry__5_i_2_n_0;
  wire valid_bits_2_fu_476_p2_carry__5_i_3_n_0;
  wire valid_bits_2_fu_476_p2_carry__5_i_4_n_0;
  wire valid_bits_2_fu_476_p2_carry__5_n_0;
  wire valid_bits_2_fu_476_p2_carry__5_n_1;
  wire valid_bits_2_fu_476_p2_carry__5_n_2;
  wire valid_bits_2_fu_476_p2_carry__5_n_3;
  wire valid_bits_2_fu_476_p2_carry__6_i_1_n_0;
  wire valid_bits_2_fu_476_p2_carry_i_1_n_0;
  wire valid_bits_2_fu_476_p2_carry_i_2_n_0;
  wire valid_bits_2_fu_476_p2_carry_i_3_n_0;
  wire valid_bits_2_fu_476_p2_carry_i_4_n_0;
  wire valid_bits_2_fu_476_p2_carry_n_0;
  wire valid_bits_2_fu_476_p2_carry_n_1;
  wire valid_bits_2_fu_476_p2_carry_n_2;
  wire valid_bits_2_fu_476_p2_carry_n_3;
  wire [31:0]valid_bits_2_reg_1032;
  wire [31:0]valid_bits_fu_106;
  wire \valid_bits_fu_106[0]_i_1_n_0 ;
  wire \valid_bits_fu_106[10]_i_1_n_0 ;
  wire \valid_bits_fu_106[11]_i_1_n_0 ;
  wire \valid_bits_fu_106[12]_i_1_n_0 ;
  wire \valid_bits_fu_106[13]_i_1_n_0 ;
  wire \valid_bits_fu_106[14]_i_1_n_0 ;
  wire \valid_bits_fu_106[15]_i_1_n_0 ;
  wire \valid_bits_fu_106[16]_i_1_n_0 ;
  wire \valid_bits_fu_106[17]_i_1_n_0 ;
  wire \valid_bits_fu_106[18]_i_1_n_0 ;
  wire \valid_bits_fu_106[19]_i_1_n_0 ;
  wire \valid_bits_fu_106[1]_i_1_n_0 ;
  wire \valid_bits_fu_106[20]_i_1_n_0 ;
  wire \valid_bits_fu_106[21]_i_1_n_0 ;
  wire \valid_bits_fu_106[22]_i_1_n_0 ;
  wire \valid_bits_fu_106[23]_i_1_n_0 ;
  wire \valid_bits_fu_106[24]_i_1_n_0 ;
  wire \valid_bits_fu_106[25]_i_1_n_0 ;
  wire \valid_bits_fu_106[26]_i_1_n_0 ;
  wire \valid_bits_fu_106[27]_i_1_n_0 ;
  wire \valid_bits_fu_106[28]_i_1_n_0 ;
  wire \valid_bits_fu_106[29]_i_1_n_0 ;
  wire \valid_bits_fu_106[2]_i_1_n_0 ;
  wire \valid_bits_fu_106[30]_i_1_n_0 ;
  wire \valid_bits_fu_106[31]_i_2_n_0 ;
  wire \valid_bits_fu_106[31]_i_3_n_0 ;
  wire \valid_bits_fu_106[3]_i_1_n_0 ;
  wire \valid_bits_fu_106[4]_i_1_n_0 ;
  wire \valid_bits_fu_106[5]_i_1_n_0 ;
  wire \valid_bits_fu_106[6]_i_1_n_0 ;
  wire \valid_bits_fu_106[7]_i_1_n_0 ;
  wire \valid_bits_fu_106[8]_i_1_n_0 ;
  wire \valid_bits_fu_106[9]_i_1_n_0 ;
  wire [31:3]valid_bits_load_reg_1003;
  wire [2:0]zext_ln414_7_fu_657_p1;
  wire [3:3]\NLW_PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln286_1_reg_1008_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]NLW_add_ln286_fu_452_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln286_fu_452_p2_carry_O_UNCONNECTED;
  wire [0:0]NLW_add_ln289_fu_385_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln289_fu_385_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln289_fu_385_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_i_/i_/i___62_carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_/i_/i__carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_149_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_149_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln251_fu_327_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln251_fu_327_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln251_fu_327_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln251_fu_327_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln260_fu_332_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln260_fu_332_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln260_fu_332_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln260_fu_332_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_373_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_373_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_373_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln276_fu_373_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln276_fu_373_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_432_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_432_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_432_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln280_fu_432_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_537_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_537_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_537_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln414_fu_537_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_537_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln674_1_reg_1037_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln674_1_reg_1037_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln674_1_reg_1037_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln674_1_reg_1037_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_last_N_size_reg_897_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_last_N_size_reg_897_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_last_N_size_reg_897_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sext_ln233_reg_892_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sext_ln233_reg_892_reg[27]_i_2_O_UNCONNECTED ;
  wire [3:2]NLW_sub13_i_i_fu_312_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub13_i_i_fu_312_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln238_fu_215_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln238_fu_215_p2_carry__6_O_UNCONNECTED;
  wire [3:1]NLW_sub_ln674_10_fu_596_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_sub_ln674_10_fu_596_p2_carry__0_O_UNCONNECTED;
  wire [3:2]\NLW_tmp_6_reg_981_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_6_reg_981_reg[26]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_877_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_reg_877_reg[0]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trunc_ln233_1_reg_882_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln233_1_reg_882_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln233_1_reg_882_reg[26]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trunc_ln233_2_reg_887_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_valid_bits_1_fu_399_p2_carry__6_CO_UNCONNECTED;
  wire [0:0]NLW_valid_bits_2_fu_476_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_valid_bits_2_fu_476_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_valid_bits_2_fu_476_p2_carry__6_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[11]_i_2 
       (.I0(shl_ln_fu_287_p3[11]),
        .O(\PTR_WIDTH_min_last_N_reg_902[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[11]_i_3 
       (.I0(shl_ln_fu_287_p3[10]),
        .O(\PTR_WIDTH_min_last_N_reg_902[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[11]_i_4 
       (.I0(shl_ln_fu_287_p3[9]),
        .O(\PTR_WIDTH_min_last_N_reg_902[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[11]_i_5 
       (.I0(shl_ln_fu_287_p3[8]),
        .O(\PTR_WIDTH_min_last_N_reg_902[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[15]_i_2 
       (.I0(shl_ln_fu_287_p3[15]),
        .O(\PTR_WIDTH_min_last_N_reg_902[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[15]_i_3 
       (.I0(shl_ln_fu_287_p3[14]),
        .O(\PTR_WIDTH_min_last_N_reg_902[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[15]_i_4 
       (.I0(shl_ln_fu_287_p3[13]),
        .O(\PTR_WIDTH_min_last_N_reg_902[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[15]_i_5 
       (.I0(shl_ln_fu_287_p3[12]),
        .O(\PTR_WIDTH_min_last_N_reg_902[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[19]_i_2 
       (.I0(shl_ln_fu_287_p3[19]),
        .O(\PTR_WIDTH_min_last_N_reg_902[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[19]_i_3 
       (.I0(shl_ln_fu_287_p3[18]),
        .O(\PTR_WIDTH_min_last_N_reg_902[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[19]_i_4 
       (.I0(shl_ln_fu_287_p3[17]),
        .O(\PTR_WIDTH_min_last_N_reg_902[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[19]_i_5 
       (.I0(shl_ln_fu_287_p3[16]),
        .O(\PTR_WIDTH_min_last_N_reg_902[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[23]_i_2 
       (.I0(shl_ln_fu_287_p3[23]),
        .O(\PTR_WIDTH_min_last_N_reg_902[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[23]_i_3 
       (.I0(shl_ln_fu_287_p3[22]),
        .O(\PTR_WIDTH_min_last_N_reg_902[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[23]_i_4 
       (.I0(shl_ln_fu_287_p3[21]),
        .O(\PTR_WIDTH_min_last_N_reg_902[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[23]_i_5 
       (.I0(shl_ln_fu_287_p3[20]),
        .O(\PTR_WIDTH_min_last_N_reg_902[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[27]_i_2 
       (.I0(shl_ln_fu_287_p3[27]),
        .O(\PTR_WIDTH_min_last_N_reg_902[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[27]_i_3 
       (.I0(shl_ln_fu_287_p3[26]),
        .O(\PTR_WIDTH_min_last_N_reg_902[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[27]_i_4 
       (.I0(shl_ln_fu_287_p3[25]),
        .O(\PTR_WIDTH_min_last_N_reg_902[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[27]_i_5 
       (.I0(shl_ln_fu_287_p3[24]),
        .O(\PTR_WIDTH_min_last_N_reg_902[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[31]_i_2 
       (.I0(shl_ln_fu_287_p3[31]),
        .O(\PTR_WIDTH_min_last_N_reg_902[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[31]_i_3 
       (.I0(shl_ln_fu_287_p3[30]),
        .O(\PTR_WIDTH_min_last_N_reg_902[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[31]_i_4 
       (.I0(shl_ln_fu_287_p3[29]),
        .O(\PTR_WIDTH_min_last_N_reg_902[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[31]_i_5 
       (.I0(shl_ln_fu_287_p3[28]),
        .O(\PTR_WIDTH_min_last_N_reg_902[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[3]_i_1 
       (.I0(shl_ln_fu_287_p3[3]),
        .O(\PTR_WIDTH_min_last_N_reg_902[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[7]_i_2 
       (.I0(shl_ln_fu_287_p3[5]),
        .O(\PTR_WIDTH_min_last_N_reg_902[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[7]_i_3 
       (.I0(shl_ln_fu_287_p3[7]),
        .O(\PTR_WIDTH_min_last_N_reg_902[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[7]_i_4 
       (.I0(shl_ln_fu_287_p3[6]),
        .O(\PTR_WIDTH_min_last_N_reg_902[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_902[7]_i_5 
       (.I0(shl_ln_fu_287_p3[4]),
        .O(\PTR_WIDTH_min_last_N_reg_902[7]_i_5_n_0 ));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[10]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[11]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_300_p2[11:8]),
        .S({\PTR_WIDTH_min_last_N_reg_902[11]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_902[11]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_902[11]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_902[11]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[12]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[13]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[10]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[14]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[15]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_300_p2[15:12]),
        .S({\PTR_WIDTH_min_last_N_reg_902[15]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_902[15]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_902[15]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_902[15]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[16]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[17]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[14]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[18]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[19]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_300_p2[19:16]),
        .S({\PTR_WIDTH_min_last_N_reg_902[19]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_902[19]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_902[19]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_902[19]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[20]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[21]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[18]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[22]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[23]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_300_p2[23:20]),
        .S({\PTR_WIDTH_min_last_N_reg_902[23]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_902[23]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_902[23]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_902[23]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[24]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[25]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[22]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[26]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[27]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_300_p2[27:24]),
        .S({\PTR_WIDTH_min_last_N_reg_902[27]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_902[27]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_902[27]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_902[27]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[28]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[29]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[26]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[30]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[31]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_0 ),
        .CO({\NLW_PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_CO_UNCONNECTED [3],\PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_300_p2[31:28]),
        .S({\PTR_WIDTH_min_last_N_reg_902[31]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_902[31]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_902[31]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_902[31]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\PTR_WIDTH_min_last_N_reg_902[3]_i_1_n_0 ),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[4]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[5]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[2]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[6]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[7]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PTR_WIDTH_min_last_N_reg_902[7]_i_2_n_0 ,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_300_p2[7:4]),
        .S({\PTR_WIDTH_min_last_N_reg_902[7]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_902[7]_i_4_n_0 ,shl_ln_fu_287_p3[5],\PTR_WIDTH_min_last_N_reg_902[7]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[8]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_902_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_300_p2[9]),
        .Q(PTR_WIDTH_min_last_N_reg_902_reg[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_907[5]_i_2 
       (.I0(shl_ln_fu_287_p3[5]),
        .O(\PTR_WIDTH_plus_last_N_reg_907[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_907[5]_i_3 
       (.I0(shl_ln_fu_287_p3[3]),
        .O(\PTR_WIDTH_plus_last_N_reg_907[5]_i_3_n_0 ));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[10]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[11]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[8]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[12]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[13]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_306_p2[13:10]),
        .S(shl_ln_fu_287_p3[13:10]));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[14]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[15]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[12]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[16]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[17]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_306_p2[17:14]),
        .S(shl_ln_fu_287_p3[17:14]));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[18]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[19]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[16]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[20]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[21]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_306_p2[21:18]),
        .S(shl_ln_fu_287_p3[21:18]));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[22]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[23]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[20]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[24]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[25]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_306_p2[25:22]),
        .S(shl_ln_fu_287_p3[25:22]));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[26]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[27]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[24]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[28]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[29]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_306_p2[29:26]),
        .S(shl_ln_fu_287_p3[29:26]));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[30]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[31]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_0 ),
        .CO({\NLW_PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_CO_UNCONNECTED [3:1],\PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_O_UNCONNECTED [3:2],PTR_WIDTH_plus_last_N_fu_306_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_287_p3[31:30]}));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[3]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[4]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[5]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln_fu_287_p3[5],1'b0,shl_ln_fu_287_p3[3],1'b0}),
        .O({PTR_WIDTH_plus_last_N_fu_306_p2[5:3],\NLW_PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\PTR_WIDTH_plus_last_N_reg_907[5]_i_2_n_0 ,shl_ln_fu_287_p3[4],\PTR_WIDTH_plus_last_N_reg_907[5]_i_3_n_0 ,1'b0}));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[6]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[7]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[4]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[8]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_907_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_306_p2[9]),
        .Q(PTR_WIDTH_plus_last_N_reg_907_reg[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_306_p2[9:6]),
        .S(shl_ln_fu_287_p3[9:6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(p_Result_7_reg_1148[0]),
        .I1(out_V_2_reg_1143[0]),
        .I2(icmp_ln276_reg_938_pp0_iter6_reg),
        .O(\p_Result_7_reg_1148_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(p_Result_7_reg_1148[1]),
        .I1(out_V_2_reg_1143[1]),
        .I2(icmp_ln276_reg_938_pp0_iter6_reg),
        .O(\p_Result_7_reg_1148_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(p_Result_7_reg_1148[2]),
        .I1(out_V_2_reg_1143[2]),
        .I2(icmp_ln276_reg_938_pp0_iter6_reg),
        .O(\p_Result_7_reg_1148_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(p_Result_7_reg_1148[3]),
        .I1(out_V_2_reg_1143[3]),
        .I2(icmp_ln276_reg_938_pp0_iter6_reg),
        .O(\p_Result_7_reg_1148_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(p_Result_7_reg_1148[4]),
        .I1(out_V_2_reg_1143[4]),
        .I2(icmp_ln276_reg_938_pp0_iter6_reg),
        .O(\p_Result_7_reg_1148_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(p_Result_7_reg_1148[5]),
        .I1(out_V_2_reg_1143[5]),
        .I2(icmp_ln276_reg_938_pp0_iter6_reg),
        .O(\p_Result_7_reg_1148_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(p_Result_7_reg_1148[6]),
        .I1(out_V_2_reg_1143[6]),
        .I2(icmp_ln276_reg_938_pp0_iter6_reg),
        .O(\p_Result_7_reg_1148_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(in_mat_data_full_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter7_reg_n_0),
        .I3(icmp_ln251_reg_922_pp0_iter6_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(p_Result_7_reg_1148[7]),
        .I1(out_V_2_reg_1143[7]),
        .I2(icmp_ln276_reg_938_pp0_iter6_reg),
        .O(\p_Result_7_reg_1148_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[11]_i_2 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[11] ),
        .O(\add_ln286_1_reg_1008[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[11]_i_3 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[10] ),
        .O(\add_ln286_1_reg_1008[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[11]_i_4 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[9] ),
        .O(\add_ln286_1_reg_1008[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[11]_i_5 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[8] ),
        .O(\add_ln286_1_reg_1008[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[11]_i_6 
       (.I0(\last_N_size_reg_897_reg_n_0_[11] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[11]_i_7 
       (.I0(\last_N_size_reg_897_reg_n_0_[10] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[11]_i_8 
       (.I0(\last_N_size_reg_897_reg_n_0_[9] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[11]_i_9 
       (.I0(\last_N_size_reg_897_reg_n_0_[8] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[15]_i_2 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[15] ),
        .O(\add_ln286_1_reg_1008[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[15]_i_3 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[14] ),
        .O(\add_ln286_1_reg_1008[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[15]_i_4 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[13] ),
        .O(\add_ln286_1_reg_1008[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[15]_i_5 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[12] ),
        .O(\add_ln286_1_reg_1008[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[15]_i_6 
       (.I0(\last_N_size_reg_897_reg_n_0_[15] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[15]_i_7 
       (.I0(\last_N_size_reg_897_reg_n_0_[14] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[15]_i_8 
       (.I0(\last_N_size_reg_897_reg_n_0_[13] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[15]_i_9 
       (.I0(\last_N_size_reg_897_reg_n_0_[12] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[19]_i_2 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[19] ),
        .O(\add_ln286_1_reg_1008[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[19]_i_3 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[18] ),
        .O(\add_ln286_1_reg_1008[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[19]_i_4 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[17] ),
        .O(\add_ln286_1_reg_1008[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[19]_i_5 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[16] ),
        .O(\add_ln286_1_reg_1008[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[19]_i_6 
       (.I0(\last_N_size_reg_897_reg_n_0_[19] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[19]_i_7 
       (.I0(\last_N_size_reg_897_reg_n_0_[18] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[19]_i_8 
       (.I0(\last_N_size_reg_897_reg_n_0_[17] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[19]_i_9 
       (.I0(\last_N_size_reg_897_reg_n_0_[16] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[23]_i_2 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[23] ),
        .O(\add_ln286_1_reg_1008[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[23]_i_3 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[22] ),
        .O(\add_ln286_1_reg_1008[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[23]_i_4 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[21] ),
        .O(\add_ln286_1_reg_1008[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[23]_i_5 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[20] ),
        .O(\add_ln286_1_reg_1008[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[23]_i_6 
       (.I0(\last_N_size_reg_897_reg_n_0_[23] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[23]_i_7 
       (.I0(\last_N_size_reg_897_reg_n_0_[22] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[23]_i_8 
       (.I0(\last_N_size_reg_897_reg_n_0_[21] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[23]_i_9 
       (.I0(\last_N_size_reg_897_reg_n_0_[20] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[27]_i_2 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[27] ),
        .O(\add_ln286_1_reg_1008[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[27]_i_3 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[26] ),
        .O(\add_ln286_1_reg_1008[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[27]_i_4 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[25] ),
        .O(\add_ln286_1_reg_1008[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[27]_i_5 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[24] ),
        .O(\add_ln286_1_reg_1008[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[27]_i_6 
       (.I0(\last_N_size_reg_897_reg_n_0_[27] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[27]_i_7 
       (.I0(\last_N_size_reg_897_reg_n_0_[26] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[27]_i_8 
       (.I0(\last_N_size_reg_897_reg_n_0_[25] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[27]_i_9 
       (.I0(\last_N_size_reg_897_reg_n_0_[24] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[31]_i_2 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[30] ),
        .O(\add_ln286_1_reg_1008[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[31]_i_3 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[29] ),
        .O(\add_ln286_1_reg_1008[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[31]_i_4 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[28] ),
        .O(\add_ln286_1_reg_1008[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[31]_i_5 
       (.I0(\last_N_size_reg_897_reg_n_0_[31] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[31]_i_6 
       (.I0(\last_N_size_reg_897_reg_n_0_[30] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[31]_i_7 
       (.I0(\last_N_size_reg_897_reg_n_0_[29] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[31]_i_8 
       (.I0(\last_N_size_reg_897_reg_n_0_[28] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln286_1_reg_1008[3]_i_1 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[3] ),
        .O(\add_ln286_1_reg_1008[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[7]_i_10 
       (.I0(\last_N_size_reg_897_reg_n_0_[4] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln286_1_reg_1008[7]_i_2 
       (.I0(\last_N_size_reg_897_reg_n_0_[3] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[7]_i_3 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[7] ),
        .O(\add_ln286_1_reg_1008[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[7]_i_4 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[6] ),
        .O(\add_ln286_1_reg_1008[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[7]_i_5 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[5] ),
        .O(\add_ln286_1_reg_1008[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln286_1_reg_1008[7]_i_6 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[4] ),
        .O(\add_ln286_1_reg_1008[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[7]_i_7 
       (.I0(\last_N_size_reg_897_reg_n_0_[7] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[7]_i_8 
       (.I0(\last_N_size_reg_897_reg_n_0_[6] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln286_1_reg_1008[7]_i_9 
       (.I0(\last_N_size_reg_897_reg_n_0_[5] ),
        .I1(icmp_ln260_reg_926),
        .O(\add_ln286_1_reg_1008[7]_i_9_n_0 ));
  FDRE \add_ln286_1_reg_1008_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[10]),
        .Q(add_ln286_1_reg_1008[10]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[11]),
        .Q(add_ln286_1_reg_1008[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln286_1_reg_1008_reg[11]_i_1 
       (.CI(\add_ln286_1_reg_1008_reg[7]_i_1_n_0 ),
        .CO({\add_ln286_1_reg_1008_reg[11]_i_1_n_0 ,\add_ln286_1_reg_1008_reg[11]_i_1_n_1 ,\add_ln286_1_reg_1008_reg[11]_i_1_n_2 ,\add_ln286_1_reg_1008_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln286_1_reg_1008[11]_i_2_n_0 ,\add_ln286_1_reg_1008[11]_i_3_n_0 ,\add_ln286_1_reg_1008[11]_i_4_n_0 ,\add_ln286_1_reg_1008[11]_i_5_n_0 }),
        .O(trunc_ln414_4_fu_472_p1[11:8]),
        .S({\add_ln286_1_reg_1008[11]_i_6_n_0 ,\add_ln286_1_reg_1008[11]_i_7_n_0 ,\add_ln286_1_reg_1008[11]_i_8_n_0 ,\add_ln286_1_reg_1008[11]_i_9_n_0 }));
  FDRE \add_ln286_1_reg_1008_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[12]),
        .Q(add_ln286_1_reg_1008[12]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[13]),
        .Q(add_ln286_1_reg_1008[13]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[14]),
        .Q(add_ln286_1_reg_1008[14]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[15]),
        .Q(add_ln286_1_reg_1008[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln286_1_reg_1008_reg[15]_i_1 
       (.CI(\add_ln286_1_reg_1008_reg[11]_i_1_n_0 ),
        .CO({\add_ln286_1_reg_1008_reg[15]_i_1_n_0 ,\add_ln286_1_reg_1008_reg[15]_i_1_n_1 ,\add_ln286_1_reg_1008_reg[15]_i_1_n_2 ,\add_ln286_1_reg_1008_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln286_1_reg_1008[15]_i_2_n_0 ,\add_ln286_1_reg_1008[15]_i_3_n_0 ,\add_ln286_1_reg_1008[15]_i_4_n_0 ,\add_ln286_1_reg_1008[15]_i_5_n_0 }),
        .O(trunc_ln414_4_fu_472_p1[15:12]),
        .S({\add_ln286_1_reg_1008[15]_i_6_n_0 ,\add_ln286_1_reg_1008[15]_i_7_n_0 ,\add_ln286_1_reg_1008[15]_i_8_n_0 ,\add_ln286_1_reg_1008[15]_i_9_n_0 }));
  FDRE \add_ln286_1_reg_1008_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[16]),
        .Q(add_ln286_1_reg_1008[16]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[17]),
        .Q(add_ln286_1_reg_1008[17]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[18]),
        .Q(add_ln286_1_reg_1008[18]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[19]),
        .Q(add_ln286_1_reg_1008[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln286_1_reg_1008_reg[19]_i_1 
       (.CI(\add_ln286_1_reg_1008_reg[15]_i_1_n_0 ),
        .CO({\add_ln286_1_reg_1008_reg[19]_i_1_n_0 ,\add_ln286_1_reg_1008_reg[19]_i_1_n_1 ,\add_ln286_1_reg_1008_reg[19]_i_1_n_2 ,\add_ln286_1_reg_1008_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln286_1_reg_1008[19]_i_2_n_0 ,\add_ln286_1_reg_1008[19]_i_3_n_0 ,\add_ln286_1_reg_1008[19]_i_4_n_0 ,\add_ln286_1_reg_1008[19]_i_5_n_0 }),
        .O(trunc_ln414_4_fu_472_p1[19:16]),
        .S({\add_ln286_1_reg_1008[19]_i_6_n_0 ,\add_ln286_1_reg_1008[19]_i_7_n_0 ,\add_ln286_1_reg_1008[19]_i_8_n_0 ,\add_ln286_1_reg_1008[19]_i_9_n_0 }));
  FDRE \add_ln286_1_reg_1008_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[20]),
        .Q(add_ln286_1_reg_1008[20]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[21]),
        .Q(add_ln286_1_reg_1008[21]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[22]),
        .Q(add_ln286_1_reg_1008[22]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[23]),
        .Q(add_ln286_1_reg_1008[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln286_1_reg_1008_reg[23]_i_1 
       (.CI(\add_ln286_1_reg_1008_reg[19]_i_1_n_0 ),
        .CO({\add_ln286_1_reg_1008_reg[23]_i_1_n_0 ,\add_ln286_1_reg_1008_reg[23]_i_1_n_1 ,\add_ln286_1_reg_1008_reg[23]_i_1_n_2 ,\add_ln286_1_reg_1008_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln286_1_reg_1008[23]_i_2_n_0 ,\add_ln286_1_reg_1008[23]_i_3_n_0 ,\add_ln286_1_reg_1008[23]_i_4_n_0 ,\add_ln286_1_reg_1008[23]_i_5_n_0 }),
        .O(trunc_ln414_4_fu_472_p1[23:20]),
        .S({\add_ln286_1_reg_1008[23]_i_6_n_0 ,\add_ln286_1_reg_1008[23]_i_7_n_0 ,\add_ln286_1_reg_1008[23]_i_8_n_0 ,\add_ln286_1_reg_1008[23]_i_9_n_0 }));
  FDRE \add_ln286_1_reg_1008_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[24]),
        .Q(add_ln286_1_reg_1008[24]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[25]),
        .Q(add_ln286_1_reg_1008[25]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[26]),
        .Q(add_ln286_1_reg_1008[26]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[27]),
        .Q(add_ln286_1_reg_1008[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln286_1_reg_1008_reg[27]_i_1 
       (.CI(\add_ln286_1_reg_1008_reg[23]_i_1_n_0 ),
        .CO({\add_ln286_1_reg_1008_reg[27]_i_1_n_0 ,\add_ln286_1_reg_1008_reg[27]_i_1_n_1 ,\add_ln286_1_reg_1008_reg[27]_i_1_n_2 ,\add_ln286_1_reg_1008_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln286_1_reg_1008[27]_i_2_n_0 ,\add_ln286_1_reg_1008[27]_i_3_n_0 ,\add_ln286_1_reg_1008[27]_i_4_n_0 ,\add_ln286_1_reg_1008[27]_i_5_n_0 }),
        .O(trunc_ln414_4_fu_472_p1[27:24]),
        .S({\add_ln286_1_reg_1008[27]_i_6_n_0 ,\add_ln286_1_reg_1008[27]_i_7_n_0 ,\add_ln286_1_reg_1008[27]_i_8_n_0 ,\add_ln286_1_reg_1008[27]_i_9_n_0 }));
  FDRE \add_ln286_1_reg_1008_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[28]),
        .Q(add_ln286_1_reg_1008[28]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[29]),
        .Q(add_ln286_1_reg_1008[29]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[30]),
        .Q(add_ln286_1_reg_1008[30]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[31]),
        .Q(add_ln286_1_reg_1008[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln286_1_reg_1008_reg[31]_i_1 
       (.CI(\add_ln286_1_reg_1008_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln286_1_reg_1008_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln286_1_reg_1008_reg[31]_i_1_n_1 ,\add_ln286_1_reg_1008_reg[31]_i_1_n_2 ,\add_ln286_1_reg_1008_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln286_1_reg_1008[31]_i_2_n_0 ,\add_ln286_1_reg_1008[31]_i_3_n_0 ,\add_ln286_1_reg_1008[31]_i_4_n_0 }),
        .O(trunc_ln414_4_fu_472_p1[31:28]),
        .S({\add_ln286_1_reg_1008[31]_i_5_n_0 ,\add_ln286_1_reg_1008[31]_i_6_n_0 ,\add_ln286_1_reg_1008[31]_i_7_n_0 ,\add_ln286_1_reg_1008[31]_i_8_n_0 }));
  FDRE \add_ln286_1_reg_1008_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\add_ln286_1_reg_1008[3]_i_1_n_0 ),
        .Q(add_ln286_1_reg_1008[3]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[4]),
        .Q(add_ln286_1_reg_1008[4]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[5]),
        .Q(add_ln286_1_reg_1008[5]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[6]),
        .Q(add_ln286_1_reg_1008[6]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[7]),
        .Q(add_ln286_1_reg_1008[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln286_1_reg_1008_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\add_ln286_1_reg_1008_reg[7]_i_1_n_0 ,\add_ln286_1_reg_1008_reg[7]_i_1_n_1 ,\add_ln286_1_reg_1008_reg[7]_i_1_n_2 ,\add_ln286_1_reg_1008_reg[7]_i_1_n_3 }),
        .CYINIT(\add_ln286_1_reg_1008[7]_i_2_n_0 ),
        .DI({\add_ln286_1_reg_1008[7]_i_3_n_0 ,\add_ln286_1_reg_1008[7]_i_4_n_0 ,\add_ln286_1_reg_1008[7]_i_5_n_0 ,\add_ln286_1_reg_1008[7]_i_6_n_0 }),
        .O(trunc_ln414_4_fu_472_p1[7:4]),
        .S({\add_ln286_1_reg_1008[7]_i_7_n_0 ,\add_ln286_1_reg_1008[7]_i_8_n_0 ,\add_ln286_1_reg_1008[7]_i_9_n_0 ,\add_ln286_1_reg_1008[7]_i_10_n_0 }));
  FDRE \add_ln286_1_reg_1008_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[8]),
        .Q(add_ln286_1_reg_1008[8]),
        .R(1'b0));
  FDRE \add_ln286_1_reg_1008_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln414_4_fu_472_p1[9]),
        .Q(add_ln286_1_reg_1008[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln286_fu_452_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln286_fu_452_p2_carry_CO_UNCONNECTED[3:2],add_ln286_fu_452_p2_carry_n_2,add_ln286_fu_452_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln286_fu_452_p2_carry_i_1_n_0,add_ln286_fu_452_p2_carry_i_2_n_0}),
        .O({NLW_add_ln286_fu_452_p2_carry_O_UNCONNECTED[3],trunc_ln674_4_fu_464_p1,NLW_add_ln286_fu_452_p2_carry_O_UNCONNECTED[0]}),
        .S({1'b0,add_ln286_fu_452_p2_carry_i_3_n_0,add_ln286_fu_452_p2_carry_i_4_n_0,add_ln286_fu_452_p2_carry_i_5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln286_fu_452_p2_carry_i_1
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[4] ),
        .O(add_ln286_fu_452_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln286_fu_452_p2_carry_i_2
       (.I0(\last_N_size_reg_897_reg_n_0_[3] ),
        .I1(icmp_ln260_reg_926),
        .O(add_ln286_fu_452_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    add_ln286_fu_452_p2_carry_i_3
       (.I0(sel0[5]),
        .I1(\last_N_size_reg_897_reg_n_0_[5] ),
        .I2(icmp_ln260_reg_926),
        .O(add_ln286_fu_452_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln286_fu_452_p2_carry_i_4
       (.I0(\last_N_size_reg_897_reg_n_0_[4] ),
        .I1(icmp_ln260_reg_926),
        .I2(sel0[4]),
        .O(add_ln286_fu_452_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln286_fu_452_p2_carry_i_5
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[3] ),
        .I2(sel0[3]),
        .O(add_ln286_fu_452_p2_carry_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln289_fu_385_p2_carry
       (.CI(1'b0),
        .CO({add_ln289_fu_385_p2_carry_n_0,add_ln289_fu_385_p2_carry_n_1,add_ln289_fu_385_p2_carry_n_2,add_ln289_fu_385_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_367_p3[6:3]),
        .O({add_ln289_fu_385_p2_carry_n_4,add_ln289_fu_385_p2_carry_n_5,add_ln289_fu_385_p2_carry_n_6,NLW_add_ln289_fu_385_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln289_fu_385_p2_carry_i_5_n_0,add_ln289_fu_385_p2_carry_i_6_n_0,add_ln289_fu_385_p2_carry_i_7_n_0,add_ln289_fu_385_p2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln289_fu_385_p2_carry__0
       (.CI(add_ln289_fu_385_p2_carry_n_0),
        .CO({add_ln289_fu_385_p2_carry__0_n_0,add_ln289_fu_385_p2_carry__0_n_1,add_ln289_fu_385_p2_carry__0_n_2,add_ln289_fu_385_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_367_p3[10:7]),
        .O({add_ln289_fu_385_p2_carry__0_n_4,add_ln289_fu_385_p2_carry__0_n_5,add_ln289_fu_385_p2_carry__0_n_6,add_ln289_fu_385_p2_carry__0_n_7}),
        .S({add_ln289_fu_385_p2_carry__0_i_5_n_0,add_ln289_fu_385_p2_carry__0_i_6_n_0,add_ln289_fu_385_p2_carry__0_i_7_n_0,add_ln289_fu_385_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__0_i_1
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[7]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__0_i_2
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[6]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__0_i_3
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[5]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[8]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__0_i_4
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[4]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[7]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__0_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[7]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[10]),
        .O(add_ln289_fu_385_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__0_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[6]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[9]),
        .O(add_ln289_fu_385_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__0_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[5]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[8]),
        .O(add_ln289_fu_385_p2_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__0_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[4]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[7]),
        .O(add_ln289_fu_385_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln289_fu_385_p2_carry__1
       (.CI(add_ln289_fu_385_p2_carry__0_n_0),
        .CO({add_ln289_fu_385_p2_carry__1_n_0,add_ln289_fu_385_p2_carry__1_n_1,add_ln289_fu_385_p2_carry__1_n_2,add_ln289_fu_385_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_367_p3[14:11]),
        .O({add_ln289_fu_385_p2_carry__1_n_4,add_ln289_fu_385_p2_carry__1_n_5,add_ln289_fu_385_p2_carry__1_n_6,add_ln289_fu_385_p2_carry__1_n_7}),
        .S({add_ln289_fu_385_p2_carry__1_i_5_n_0,add_ln289_fu_385_p2_carry__1_i_6_n_0,add_ln289_fu_385_p2_carry__1_i_7_n_0,add_ln289_fu_385_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__1_i_1
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[11]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__1_i_2
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[10]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__1_i_3
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[9]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__1_i_4
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[8]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[11]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__1_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[11]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[14]),
        .O(add_ln289_fu_385_p2_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__1_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[10]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[13]),
        .O(add_ln289_fu_385_p2_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__1_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[9]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[12]),
        .O(add_ln289_fu_385_p2_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__1_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[8]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[11]),
        .O(add_ln289_fu_385_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln289_fu_385_p2_carry__2
       (.CI(add_ln289_fu_385_p2_carry__1_n_0),
        .CO({add_ln289_fu_385_p2_carry__2_n_0,add_ln289_fu_385_p2_carry__2_n_1,add_ln289_fu_385_p2_carry__2_n_2,add_ln289_fu_385_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_367_p3[18:15]),
        .O({add_ln289_fu_385_p2_carry__2_n_4,add_ln289_fu_385_p2_carry__2_n_5,add_ln289_fu_385_p2_carry__2_n_6,add_ln289_fu_385_p2_carry__2_n_7}),
        .S({add_ln289_fu_385_p2_carry__2_i_5_n_0,add_ln289_fu_385_p2_carry__2_i_6_n_0,add_ln289_fu_385_p2_carry__2_i_7_n_0,add_ln289_fu_385_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__2_i_1
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[15]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__2_i_2
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[14]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__2_i_3
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[13]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__2_i_4
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[12]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[15]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__2_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[15]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[18]),
        .O(add_ln289_fu_385_p2_carry__2_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__2_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[14]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[17]),
        .O(add_ln289_fu_385_p2_carry__2_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__2_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[13]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[16]),
        .O(add_ln289_fu_385_p2_carry__2_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__2_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[12]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[15]),
        .O(add_ln289_fu_385_p2_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln289_fu_385_p2_carry__3
       (.CI(add_ln289_fu_385_p2_carry__2_n_0),
        .CO({add_ln289_fu_385_p2_carry__3_n_0,add_ln289_fu_385_p2_carry__3_n_1,add_ln289_fu_385_p2_carry__3_n_2,add_ln289_fu_385_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_367_p3[22:19]),
        .O({add_ln289_fu_385_p2_carry__3_n_4,add_ln289_fu_385_p2_carry__3_n_5,add_ln289_fu_385_p2_carry__3_n_6,add_ln289_fu_385_p2_carry__3_n_7}),
        .S({add_ln289_fu_385_p2_carry__3_i_5_n_0,add_ln289_fu_385_p2_carry__3_i_6_n_0,add_ln289_fu_385_p2_carry__3_i_7_n_0,add_ln289_fu_385_p2_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__3_i_1
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[19]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__3_i_2
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[18]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__3_i_3
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[17]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[20]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__3_i_4
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[16]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[19]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__3_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[19]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[22]),
        .O(add_ln289_fu_385_p2_carry__3_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__3_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[18]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[21]),
        .O(add_ln289_fu_385_p2_carry__3_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__3_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[17]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[20]),
        .O(add_ln289_fu_385_p2_carry__3_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__3_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[16]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[19]),
        .O(add_ln289_fu_385_p2_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln289_fu_385_p2_carry__4
       (.CI(add_ln289_fu_385_p2_carry__3_n_0),
        .CO({add_ln289_fu_385_p2_carry__4_n_0,add_ln289_fu_385_p2_carry__4_n_1,add_ln289_fu_385_p2_carry__4_n_2,add_ln289_fu_385_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_367_p3[26:23]),
        .O({add_ln289_fu_385_p2_carry__4_n_4,add_ln289_fu_385_p2_carry__4_n_5,add_ln289_fu_385_p2_carry__4_n_6,add_ln289_fu_385_p2_carry__4_n_7}),
        .S({add_ln289_fu_385_p2_carry__4_i_5_n_0,add_ln289_fu_385_p2_carry__4_i_6_n_0,add_ln289_fu_385_p2_carry__4_i_7_n_0,add_ln289_fu_385_p2_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__4_i_1
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[23]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[26]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__4_i_2
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[22]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[25]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__4_i_3
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[21]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[24]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__4_i_4
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[20]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[23]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__4_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[23]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[26]),
        .O(add_ln289_fu_385_p2_carry__4_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__4_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[22]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[25]),
        .O(add_ln289_fu_385_p2_carry__4_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__4_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[21]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[24]),
        .O(add_ln289_fu_385_p2_carry__4_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__4_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[20]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[23]),
        .O(add_ln289_fu_385_p2_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln289_fu_385_p2_carry__5
       (.CI(add_ln289_fu_385_p2_carry__4_n_0),
        .CO({add_ln289_fu_385_p2_carry__5_n_0,add_ln289_fu_385_p2_carry__5_n_1,add_ln289_fu_385_p2_carry__5_n_2,add_ln289_fu_385_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_367_p3[30:27]),
        .O({add_ln289_fu_385_p2_carry__5_n_4,add_ln289_fu_385_p2_carry__5_n_5,add_ln289_fu_385_p2_carry__5_n_6,add_ln289_fu_385_p2_carry__5_n_7}),
        .S({add_ln289_fu_385_p2_carry__5_i_5_n_0,add_ln289_fu_385_p2_carry__5_i_6_n_0,add_ln289_fu_385_p2_carry__5_i_7_n_0,add_ln289_fu_385_p2_carry__5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__5_i_1
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[27]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[30]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__5_i_2
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[26]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[29]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__5_i_3
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[25]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[28]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry__5_i_4
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[24]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[27]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__5_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[27]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[30]),
        .O(add_ln289_fu_385_p2_carry__5_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__5_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[26]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[29]),
        .O(add_ln289_fu_385_p2_carry__5_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__5_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[25]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[28]),
        .O(add_ln289_fu_385_p2_carry__5_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__5_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[24]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[27]),
        .O(add_ln289_fu_385_p2_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln289_fu_385_p2_carry__6
       (.CI(add_ln289_fu_385_p2_carry__5_n_0),
        .CO(NLW_add_ln289_fu_385_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln289_fu_385_p2_carry__6_O_UNCONNECTED[3:1],add_ln289_fu_385_p2_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,add_ln289_fu_385_p2_carry__6_i_1_n_0}));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry__6_i_1
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[28]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[31]),
        .O(add_ln289_fu_385_p2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry_i_1
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[3]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[6]));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln289_fu_385_p2_carry_i_2
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[2]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln289_fu_385_p2_carry_i_3
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[1]),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[4]));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln289_fu_385_p2_carry_i_4
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[0]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(PTR_WIDTH_plus_Ksize_fu_367_p3[3]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[3]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[6]),
        .O(add_ln289_fu_385_p2_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln289_fu_385_p2_carry_i_6
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[2]),
        .I2(sel0[5]),
        .O(add_ln289_fu_385_p2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln289_fu_385_p2_carry_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_907_reg[1]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[4]),
        .O(add_ln289_fu_385_p2_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln289_fu_385_p2_carry_i_8
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[0]),
        .I2(sel0[3]),
        .O(add_ln289_fu_385_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    \add_ln289_reg_942[3]_i_1 
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_907_reg[0]),
        .I2(sel0[3]),
        .O(\add_ln289_reg_942[3]_i_1_n_0 ));
  FDRE \add_ln289_reg_942_reg[0] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(\trunc_ln674_4_reg_1013[0]_i_1_n_0 ),
        .Q(add_ln289_reg_942[0]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[10] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__0_n_4),
        .Q(add_ln289_reg_942[10]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[11] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__1_n_7),
        .Q(add_ln289_reg_942[11]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[12] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__1_n_6),
        .Q(add_ln289_reg_942[12]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[13] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__1_n_5),
        .Q(add_ln289_reg_942[13]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[14] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__1_n_4),
        .Q(add_ln289_reg_942[14]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[15] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__2_n_7),
        .Q(add_ln289_reg_942[15]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[16] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__2_n_6),
        .Q(add_ln289_reg_942[16]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[17] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__2_n_5),
        .Q(add_ln289_reg_942[17]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[18] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__2_n_4),
        .Q(add_ln289_reg_942[18]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[19] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__3_n_7),
        .Q(add_ln289_reg_942[19]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[1] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(\trunc_ln674_4_reg_1013[1]_i_1_n_0 ),
        .Q(add_ln289_reg_942[1]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[20] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__3_n_6),
        .Q(add_ln289_reg_942[20]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[21] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__3_n_5),
        .Q(add_ln289_reg_942[21]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[22] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__3_n_4),
        .Q(add_ln289_reg_942[22]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[23] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__4_n_7),
        .Q(add_ln289_reg_942[23]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[24] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__4_n_6),
        .Q(add_ln289_reg_942[24]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[25] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__4_n_5),
        .Q(add_ln289_reg_942[25]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[26] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__4_n_4),
        .Q(add_ln289_reg_942[26]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[27] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__5_n_7),
        .Q(add_ln289_reg_942[27]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[28] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__5_n_6),
        .Q(add_ln289_reg_942[28]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[29] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__5_n_5),
        .Q(add_ln289_reg_942[29]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[2] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(\trunc_ln674_4_reg_1013[2]_i_1_n_0 ),
        .Q(add_ln289_reg_942[2]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[30] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__5_n_4),
        .Q(add_ln289_reg_942[30]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[31] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__6_n_7),
        .Q(add_ln289_reg_942[31]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[3] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(\add_ln289_reg_942[3]_i_1_n_0 ),
        .Q(add_ln289_reg_942[3]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[4] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry_n_6),
        .Q(add_ln289_reg_942[4]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[5] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry_n_5),
        .Q(add_ln289_reg_942[5]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[6] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry_n_4),
        .Q(add_ln289_reg_942[6]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[7] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__0_n_7),
        .Q(add_ln289_reg_942[7]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[8] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__0_n_6),
        .Q(add_ln289_reg_942[8]),
        .R(1'b0));
  FDRE \add_ln289_reg_942_reg[9] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(add_ln289_fu_385_p2_carry__0_n_5),
        .Q(add_ln289_reg_942[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0704)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .I1(ap_CS_fsm_state1),
        .I2(\ap_CS_fsm_reg[11]_0 ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(\ap_CS_fsm[11]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state10),
        .O(ap_NS_fsm[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(\ap_CS_fsm[11]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[11]));
  LUT6 #(
    .INIT(64'h0004000400FF0004)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(icmp_ln251_fu_327_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter7_reg_n_0),
        .I5(ap_enable_reg_pp0_iter6),
        .O(\ap_CS_fsm[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[3] ),
        .I1(\ap_CS_fsm_reg_n_0_[2] ),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm[1]_i_2_n_0 ),
        .I4(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .I5(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg[11]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm_reg_n_0_[6] ),
        .I2(\ap_CS_fsm_reg_n_0_[5] ),
        .I3(\ap_CS_fsm_reg_n_0_[4] ),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA80000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(Q[2]),
        .I1(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[11]_0 ),
        .I4(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0),
        .I5(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(\ap_CS_fsm_reg[11]_0 ),
        .R(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(\dout_array_reg[0][0] ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(\dout_array_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E000E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state10),
        .I2(ap_rst_n),
        .I3(icmp_ln251_fu_327_p2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(icmp_ln251_fu_327_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(\dout_array_reg[0][0] ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(\dout_array_reg[0][0] ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(\dout_array_reg[0][0] ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(\dout_array_reg[0][0] ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(\dout_array_reg[0][0] ));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter7_i_1
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter7_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state10),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter7_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_1 
       (.I0(icmp_ln280_reg_994),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(p_26_in),
        .O(ap_phi_reg_pp0_iter3_r_V_reg_171));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(p_26_in));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_4 
       (.I0(icmp_ln280_reg_994),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .I4(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_1 ),
        .O(\icmp_ln280_reg_994_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_5 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0 ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_1 ),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .O(\mOutPtr_reg[1] ));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [0]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[10] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [10]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[10] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[11] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [11]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[11] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[12] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [12]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[12] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[13] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [13]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[13] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[14] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [14]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[14] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[15] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [15]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[15] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[16] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [16]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[16] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[17] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [17]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[17] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[18] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [18]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[18] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[19] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [19]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[19] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [1]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[20] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [20]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[20] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[21] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [21]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[21] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[22] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [22]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[22] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[23] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [23]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[23] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[24] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [24]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[24] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[25] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [25]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[25] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[26] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [26]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[26] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[27] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [27]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[27] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[28] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [28]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[28] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[29] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [29]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[29] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [2]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[30] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [30]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[30] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [31]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[31] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [3]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [4]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [5]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [6]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [7]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [8]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[8] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  FDRE \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2 [9]),
        .Q(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[9] ),
        .R(ap_phi_reg_pp0_iter3_r_V_reg_171));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_i_1
       (.I0(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .O(ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \clk_cnt_reg_160[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln251_fu_327_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(p_1_in),
        .I5(ap_CS_fsm_state10),
        .O(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(clk_cnt_reg_160_reg[0]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(clk_cnt_reg_160_reg[10]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(clk_cnt_reg_160_reg[11]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_7 ),
        .Q(clk_cnt_reg_160_reg[12]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_6 ),
        .Q(clk_cnt_reg_160_reg[13]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_5 ),
        .Q(clk_cnt_reg_160_reg[14]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__2_n_4 ),
        .Q(clk_cnt_reg_160_reg[15]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_7 ),
        .Q(clk_cnt_reg_160_reg[16]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_6 ),
        .Q(clk_cnt_reg_160_reg[17]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_5 ),
        .Q(clk_cnt_reg_160_reg[18]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__3_n_4 ),
        .Q(clk_cnt_reg_160_reg[19]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(clk_cnt_reg_160_reg[1]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_7 ),
        .Q(clk_cnt_reg_160_reg[20]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_6 ),
        .Q(clk_cnt_reg_160_reg[21]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_5 ),
        .Q(clk_cnt_reg_160_reg[22]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__4_n_4 ),
        .Q(clk_cnt_reg_160_reg[23]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_7 ),
        .Q(clk_cnt_reg_160_reg[24]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_6 ),
        .Q(clk_cnt_reg_160_reg[25]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_5 ),
        .Q(clk_cnt_reg_160_reg[26]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__5_n_4 ),
        .Q(clk_cnt_reg_160_reg[27]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_7 ),
        .Q(clk_cnt_reg_160_reg[28]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_6 ),
        .Q(clk_cnt_reg_160_reg[29]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(clk_cnt_reg_160_reg[2]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_5 ),
        .Q(clk_cnt_reg_160_reg[30]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[31] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__6_n_4 ),
        .Q(clk_cnt_reg_160_reg[31]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(clk_cnt_reg_160_reg[3]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(clk_cnt_reg_160_reg[4]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(clk_cnt_reg_160_reg[5]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(clk_cnt_reg_160_reg[6]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(clk_cnt_reg_160_reg[7]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(clk_cnt_reg_160_reg[8]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(clk_cnt_reg_160_reg[9]),
        .R(\clk_cnt_reg_160[0]_i_1_n_0 ));
  FDRE \cols_loc_read_reg_845_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[0]),
        .Q(cols_loc_read_reg_845[0]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_845_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[29]),
        .Q(cols_loc_read_reg_845[29]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_845_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[30]),
        .Q(cols_loc_read_reg_845[30]),
        .R(1'b0));
  FDRE \cols_loc_read_reg_845_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[31]),
        .Q(cols_loc_read_reg_845[31]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [0]),
        .Q(cols_reg_861[0]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [10]),
        .Q(cols_reg_861[10]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [11]),
        .Q(cols_reg_861[11]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [12]),
        .Q(cols_reg_861[12]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [13]),
        .Q(cols_reg_861[13]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [14]),
        .Q(cols_reg_861[14]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [15]),
        .Q(cols_reg_861[15]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [16]),
        .Q(cols_reg_861[16]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [17]),
        .Q(cols_reg_861[17]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [18]),
        .Q(cols_reg_861[18]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [19]),
        .Q(cols_reg_861[19]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [1]),
        .Q(cols_reg_861[1]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [20]),
        .Q(cols_reg_861[20]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [21]),
        .Q(cols_reg_861[21]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [22]),
        .Q(cols_reg_861[22]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [23]),
        .Q(cols_reg_861[23]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [24]),
        .Q(cols_reg_861[24]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [25]),
        .Q(cols_reg_861[25]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [26]),
        .Q(cols_reg_861[26]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [27]),
        .Q(cols_reg_861[27]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [28]),
        .Q(cols_reg_861[28]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [2]),
        .Q(cols_reg_861[2]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [3]),
        .Q(cols_reg_861[3]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [4]),
        .Q(cols_reg_861[4]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [5]),
        .Q(cols_reg_861[5]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [6]),
        .Q(cols_reg_861[6]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [7]),
        .Q(cols_reg_861[7]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [8]),
        .Q(cols_reg_861[8]),
        .R(1'b0));
  FDRE \cols_reg_861_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_reg_861_reg[28]_0 [9]),
        .Q(cols_reg_861[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \ddr_read_cnt_1_reg_998[0]_i_1 
       (.I0(icmp_ln280_fu_432_p2),
        .I1(icmp_ln276_fu_373_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(icmp_ln251_reg_922),
        .O(ddr_read_cnt_1_reg_9980));
  FDRE \ddr_read_cnt_1_reg_998_reg[0] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry_n_7 ),
        .Q(ddr_read_cnt_1_reg_998_reg[0]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[10] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__1_n_5 ),
        .Q(ddr_read_cnt_1_reg_998_reg[10]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[11] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__1_n_4 ),
        .Q(ddr_read_cnt_1_reg_998_reg[11]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[12] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__2_n_7 ),
        .Q(ddr_read_cnt_1_reg_998_reg[12]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[13] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__2_n_6 ),
        .Q(ddr_read_cnt_1_reg_998_reg[13]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[14] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__2_n_5 ),
        .Q(ddr_read_cnt_1_reg_998_reg[14]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[15] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__2_n_4 ),
        .Q(ddr_read_cnt_1_reg_998_reg[15]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[16] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__3_n_7 ),
        .Q(ddr_read_cnt_1_reg_998_reg[16]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[17] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__3_n_6 ),
        .Q(ddr_read_cnt_1_reg_998_reg[17]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[18] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__3_n_5 ),
        .Q(ddr_read_cnt_1_reg_998_reg[18]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[19] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__3_n_4 ),
        .Q(ddr_read_cnt_1_reg_998_reg[19]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[1] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry_n_6 ),
        .Q(ddr_read_cnt_1_reg_998_reg[1]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[20] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__4_n_7 ),
        .Q(ddr_read_cnt_1_reg_998_reg[20]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[21] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__4_n_6 ),
        .Q(ddr_read_cnt_1_reg_998_reg[21]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[22] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__4_n_5 ),
        .Q(ddr_read_cnt_1_reg_998_reg[22]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[23] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__4_n_4 ),
        .Q(ddr_read_cnt_1_reg_998_reg[23]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[24] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__5_n_7 ),
        .Q(ddr_read_cnt_1_reg_998_reg[24]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[25] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__5_n_6 ),
        .Q(ddr_read_cnt_1_reg_998_reg[25]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[26] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__5_n_5 ),
        .Q(ddr_read_cnt_1_reg_998_reg[26]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[27] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__5_n_4 ),
        .Q(ddr_read_cnt_1_reg_998_reg[27]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[28] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__6_n_7 ),
        .Q(ddr_read_cnt_1_reg_998_reg[28]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[29] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__6_n_6 ),
        .Q(ddr_read_cnt_1_reg_998_reg[29]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[2] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry_n_5 ),
        .Q(ddr_read_cnt_1_reg_998_reg[2]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[30] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__6_n_5 ),
        .Q(ddr_read_cnt_1_reg_998_reg[30]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[31] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__6_n_4 ),
        .Q(ddr_read_cnt_1_reg_998_reg[31]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[3] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry_n_4 ),
        .Q(ddr_read_cnt_1_reg_998_reg[3]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[4] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__0_n_7 ),
        .Q(ddr_read_cnt_1_reg_998_reg[4]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[5] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__0_n_6 ),
        .Q(ddr_read_cnt_1_reg_998_reg[5]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[6] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__0_n_5 ),
        .Q(ddr_read_cnt_1_reg_998_reg[6]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[7] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__0_n_4 ),
        .Q(ddr_read_cnt_1_reg_998_reg[7]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[8] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__1_n_7 ),
        .Q(ddr_read_cnt_1_reg_998_reg[8]),
        .R(1'b0));
  FDRE \ddr_read_cnt_1_reg_998_reg[9] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_1_reg_9980),
        .D(\i_/i_/i___62_carry__1_n_6 ),
        .Q(ddr_read_cnt_1_reg_998_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \ddr_read_cnt_fu_110[31]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(icmp_ln276_reg_938),
        .I3(icmp_ln280_reg_994),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ddr_read_cnt_fu_1100));
  FDRE \ddr_read_cnt_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[0]),
        .Q(ddr_read_cnt_fu_110[0]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[10]),
        .Q(ddr_read_cnt_fu_110[10]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[11]),
        .Q(ddr_read_cnt_fu_110[11]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[12]),
        .Q(ddr_read_cnt_fu_110[12]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[13]),
        .Q(ddr_read_cnt_fu_110[13]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[14]),
        .Q(ddr_read_cnt_fu_110[14]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[15]),
        .Q(ddr_read_cnt_fu_110[15]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[16]),
        .Q(ddr_read_cnt_fu_110[16]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[17]),
        .Q(ddr_read_cnt_fu_110[17]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[18]),
        .Q(ddr_read_cnt_fu_110[18]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[19]),
        .Q(ddr_read_cnt_fu_110[19]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[1]),
        .Q(ddr_read_cnt_fu_110[1]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[20]),
        .Q(ddr_read_cnt_fu_110[20]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[21]),
        .Q(ddr_read_cnt_fu_110[21]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[22]),
        .Q(ddr_read_cnt_fu_110[22]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[23]),
        .Q(ddr_read_cnt_fu_110[23]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[24] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[24]),
        .Q(ddr_read_cnt_fu_110[24]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[25] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[25]),
        .Q(ddr_read_cnt_fu_110[25]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[26] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[26]),
        .Q(ddr_read_cnt_fu_110[26]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[27] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[27]),
        .Q(ddr_read_cnt_fu_110[27]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[28] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[28]),
        .Q(ddr_read_cnt_fu_110[28]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[29] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[29]),
        .Q(ddr_read_cnt_fu_110[29]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[2]),
        .Q(ddr_read_cnt_fu_110[2]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[30] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[30]),
        .Q(ddr_read_cnt_fu_110[30]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[31] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[31]),
        .Q(ddr_read_cnt_fu_110[31]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[3]),
        .Q(ddr_read_cnt_fu_110[3]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[4]),
        .Q(ddr_read_cnt_fu_110[4]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[5]),
        .Q(ddr_read_cnt_fu_110[5]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[6]),
        .Q(ddr_read_cnt_fu_110[6]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[7]),
        .Q(ddr_read_cnt_fu_110[7]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[8]),
        .Q(ddr_read_cnt_fu_110[8]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \ddr_read_cnt_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(ddr_read_cnt_fu_1100),
        .D(ddr_read_cnt_1_reg_998_reg[9]),
        .Q(ddr_read_cnt_fu_110[9]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \empty_reg_851_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[10]),
        .Q(empty_reg_851[10]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[11]),
        .Q(empty_reg_851[11]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[12]),
        .Q(empty_reg_851[12]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[13]),
        .Q(empty_reg_851[13]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[14]),
        .Q(empty_reg_851[14]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[15]),
        .Q(empty_reg_851[15]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[16]),
        .Q(empty_reg_851[16]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[17]),
        .Q(empty_reg_851[17]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[18]),
        .Q(empty_reg_851[18]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[19]),
        .Q(empty_reg_851[19]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[1]),
        .Q(empty_reg_851[1]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[20]),
        .Q(empty_reg_851[20]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[21]),
        .Q(empty_reg_851[21]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[22]),
        .Q(empty_reg_851[22]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[23]),
        .Q(empty_reg_851[23]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[24]),
        .Q(empty_reg_851[24]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[25]),
        .Q(empty_reg_851[25]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[26]),
        .Q(empty_reg_851[26]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[27]),
        .Q(empty_reg_851[27]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[28]),
        .Q(empty_reg_851[28]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[2]),
        .Q(empty_reg_851[2]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[3]),
        .Q(empty_reg_851[3]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[4]),
        .Q(empty_reg_851[4]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[5]),
        .Q(empty_reg_851[5]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[6]),
        .Q(empty_reg_851[6]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[7]),
        .Q(empty_reg_851[7]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[8]),
        .Q(empty_reg_851[8]),
        .R(1'b0));
  FDRE \empty_reg_851_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[9]),
        .Q(empty_reg_851[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___62_carry 
       (.CI(1'b0),
        .CO({\i_/i_/i___62_carry_n_0 ,\i_/i_/i___62_carry_n_1 ,\i_/i_/i___62_carry_n_2 ,\i_/i_/i___62_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___62_carry_n_4 ,\i_/i_/i___62_carry_n_5 ,\i_/i_/i___62_carry_n_6 ,\i_/i_/i___62_carry_n_7 }),
        .S({ap_sig_allocacmp_ddr_read_cnt_load__95[3],i___62_carry_i_2_n_0,ap_sig_allocacmp_ddr_read_cnt_load__95[1],i___62_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___62_carry__0 
       (.CI(\i_/i_/i___62_carry_n_0 ),
        .CO({\i_/i_/i___62_carry__0_n_0 ,\i_/i_/i___62_carry__0_n_1 ,\i_/i_/i___62_carry__0_n_2 ,\i_/i_/i___62_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___62_carry__0_n_4 ,\i_/i_/i___62_carry__0_n_5 ,\i_/i_/i___62_carry__0_n_6 ,\i_/i_/i___62_carry__0_n_7 }),
        .S({ap_sig_allocacmp_ddr_read_cnt_load__95[7],i___62_carry__0_i_2_n_0,ap_sig_allocacmp_ddr_read_cnt_load__95[5],i___62_carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___62_carry__1 
       (.CI(\i_/i_/i___62_carry__0_n_0 ),
        .CO({\i_/i_/i___62_carry__1_n_0 ,\i_/i_/i___62_carry__1_n_1 ,\i_/i_/i___62_carry__1_n_2 ,\i_/i_/i___62_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___62_carry__1_n_4 ,\i_/i_/i___62_carry__1_n_5 ,\i_/i_/i___62_carry__1_n_6 ,\i_/i_/i___62_carry__1_n_7 }),
        .S({ap_sig_allocacmp_ddr_read_cnt_load__95[11],i___62_carry__1_i_2_n_0,ap_sig_allocacmp_ddr_read_cnt_load__95[9],i___62_carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___62_carry__2 
       (.CI(\i_/i_/i___62_carry__1_n_0 ),
        .CO({\i_/i_/i___62_carry__2_n_0 ,\i_/i_/i___62_carry__2_n_1 ,\i_/i_/i___62_carry__2_n_2 ,\i_/i_/i___62_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___62_carry__2_n_4 ,\i_/i_/i___62_carry__2_n_5 ,\i_/i_/i___62_carry__2_n_6 ,\i_/i_/i___62_carry__2_n_7 }),
        .S({ap_sig_allocacmp_ddr_read_cnt_load__95[15],i___62_carry__2_i_2_n_0,ap_sig_allocacmp_ddr_read_cnt_load__95[13],i___62_carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___62_carry__3 
       (.CI(\i_/i_/i___62_carry__2_n_0 ),
        .CO({\i_/i_/i___62_carry__3_n_0 ,\i_/i_/i___62_carry__3_n_1 ,\i_/i_/i___62_carry__3_n_2 ,\i_/i_/i___62_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___62_carry__3_n_4 ,\i_/i_/i___62_carry__3_n_5 ,\i_/i_/i___62_carry__3_n_6 ,\i_/i_/i___62_carry__3_n_7 }),
        .S({ap_sig_allocacmp_ddr_read_cnt_load__95[19],i___62_carry__3_i_2_n_0,ap_sig_allocacmp_ddr_read_cnt_load__95[17],i___62_carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___62_carry__4 
       (.CI(\i_/i_/i___62_carry__3_n_0 ),
        .CO({\i_/i_/i___62_carry__4_n_0 ,\i_/i_/i___62_carry__4_n_1 ,\i_/i_/i___62_carry__4_n_2 ,\i_/i_/i___62_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___62_carry__4_n_4 ,\i_/i_/i___62_carry__4_n_5 ,\i_/i_/i___62_carry__4_n_6 ,\i_/i_/i___62_carry__4_n_7 }),
        .S({ap_sig_allocacmp_ddr_read_cnt_load__95[23],i___62_carry__4_i_2_n_0,ap_sig_allocacmp_ddr_read_cnt_load__95[21],i___62_carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___62_carry__5 
       (.CI(\i_/i_/i___62_carry__4_n_0 ),
        .CO({\i_/i_/i___62_carry__5_n_0 ,\i_/i_/i___62_carry__5_n_1 ,\i_/i_/i___62_carry__5_n_2 ,\i_/i_/i___62_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___62_carry__5_n_4 ,\i_/i_/i___62_carry__5_n_5 ,\i_/i_/i___62_carry__5_n_6 ,\i_/i_/i___62_carry__5_n_7 }),
        .S({ap_sig_allocacmp_ddr_read_cnt_load__95[27],i___62_carry__5_i_2_n_0,ap_sig_allocacmp_ddr_read_cnt_load__95[25],i___62_carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___62_carry__6 
       (.CI(\i_/i_/i___62_carry__5_n_0 ),
        .CO({\NLW_i_/i_/i___62_carry__6_CO_UNCONNECTED [3],\i_/i_/i___62_carry__6_n_1 ,\i_/i_/i___62_carry__6_n_2 ,\i_/i_/i___62_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___62_carry__6_n_4 ,\i_/i_/i___62_carry__6_n_5 ,\i_/i_/i___62_carry__6_n_6 ,\i_/i_/i___62_carry__6_n_7 }),
        .S(ap_sig_allocacmp_ddr_read_cnt_load__95[31:28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({clk_cnt_reg_160_reg[3:1],i__carry_i_1_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S(clk_cnt_reg_160_reg[7:4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\i_/i_/i__carry__1_n_0 ,\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S(clk_cnt_reg_160_reg[11:8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_0 ),
        .CO({\i_/i_/i__carry__2_n_0 ,\i_/i_/i__carry__2_n_1 ,\i_/i_/i__carry__2_n_2 ,\i_/i_/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .S(clk_cnt_reg_160_reg[15:12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__3 
       (.CI(\i_/i_/i__carry__2_n_0 ),
        .CO({\i_/i_/i__carry__3_n_0 ,\i_/i_/i__carry__3_n_1 ,\i_/i_/i__carry__3_n_2 ,\i_/i_/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__3_n_4 ,\i_/i_/i__carry__3_n_5 ,\i_/i_/i__carry__3_n_6 ,\i_/i_/i__carry__3_n_7 }),
        .S(clk_cnt_reg_160_reg[19:16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__4 
       (.CI(\i_/i_/i__carry__3_n_0 ),
        .CO({\i_/i_/i__carry__4_n_0 ,\i_/i_/i__carry__4_n_1 ,\i_/i_/i__carry__4_n_2 ,\i_/i_/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__4_n_4 ,\i_/i_/i__carry__4_n_5 ,\i_/i_/i__carry__4_n_6 ,\i_/i_/i__carry__4_n_7 }),
        .S(clk_cnt_reg_160_reg[23:20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__5 
       (.CI(\i_/i_/i__carry__4_n_0 ),
        .CO({\i_/i_/i__carry__5_n_0 ,\i_/i_/i__carry__5_n_1 ,\i_/i_/i__carry__5_n_2 ,\i_/i_/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__5_n_4 ,\i_/i_/i__carry__5_n_5 ,\i_/i_/i__carry__5_n_6 ,\i_/i_/i__carry__5_n_7 }),
        .S(clk_cnt_reg_160_reg[27:24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__6 
       (.CI(\i_/i_/i__carry__5_n_0 ),
        .CO({\NLW_i_/i_/i__carry__6_CO_UNCONNECTED [3],\i_/i_/i__carry__6_n_1 ,\i_/i_/i__carry__6_n_2 ,\i_/i_/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__6_n_4 ,\i_/i_/i__carry__6_n_5 ,\i_/i_/i__carry__6_n_6 ,\i_/i_/i__carry__6_n_7 }),
        .S(clk_cnt_reg_160_reg[31:28]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__0_i_1
       (.I0(ddr_read_cnt_fu_110[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[7]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[7]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__0_i_2
       (.I0(ddr_read_cnt_fu_110[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[6]),
        .O(i___62_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__0_i_3
       (.I0(ddr_read_cnt_fu_110[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[5]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[5]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__0_i_4
       (.I0(ddr_read_cnt_fu_110[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[4]),
        .O(i___62_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__1_i_1
       (.I0(ddr_read_cnt_fu_110[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[11]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[11]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__1_i_2
       (.I0(ddr_read_cnt_fu_110[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[10]),
        .O(i___62_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__1_i_3
       (.I0(ddr_read_cnt_fu_110[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[9]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[9]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__1_i_4
       (.I0(ddr_read_cnt_fu_110[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[8]),
        .O(i___62_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__2_i_1
       (.I0(ddr_read_cnt_fu_110[15]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[15]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[15]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__2_i_2
       (.I0(ddr_read_cnt_fu_110[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[14]),
        .O(i___62_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__2_i_3
       (.I0(ddr_read_cnt_fu_110[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[13]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[13]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__2_i_4
       (.I0(ddr_read_cnt_fu_110[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[12]),
        .O(i___62_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__3_i_1
       (.I0(ddr_read_cnt_fu_110[19]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[19]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[19]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__3_i_2
       (.I0(ddr_read_cnt_fu_110[18]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[18]),
        .O(i___62_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__3_i_3
       (.I0(ddr_read_cnt_fu_110[17]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[17]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[17]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__3_i_4
       (.I0(ddr_read_cnt_fu_110[16]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[16]),
        .O(i___62_carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__4_i_1
       (.I0(ddr_read_cnt_fu_110[23]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[23]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[23]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__4_i_2
       (.I0(ddr_read_cnt_fu_110[22]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[22]),
        .O(i___62_carry__4_i_2_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__4_i_3
       (.I0(ddr_read_cnt_fu_110[21]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[21]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[21]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__4_i_4
       (.I0(ddr_read_cnt_fu_110[20]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[20]),
        .O(i___62_carry__4_i_4_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__5_i_1
       (.I0(ddr_read_cnt_fu_110[27]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[27]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[27]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__5_i_2
       (.I0(ddr_read_cnt_fu_110[26]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[26]),
        .O(i___62_carry__5_i_2_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__5_i_3
       (.I0(ddr_read_cnt_fu_110[25]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[25]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[25]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__5_i_4
       (.I0(ddr_read_cnt_fu_110[24]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[24]),
        .O(i___62_carry__5_i_4_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__6_i_1
       (.I0(ddr_read_cnt_fu_110[31]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[31]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[31]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__6_i_2
       (.I0(ddr_read_cnt_fu_110[30]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[30]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[30]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__6_i_3
       (.I0(ddr_read_cnt_fu_110[29]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[29]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[29]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry__6_i_4
       (.I0(ddr_read_cnt_fu_110[28]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[28]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[28]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry_i_1
       (.I0(ddr_read_cnt_fu_110[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[3]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[3]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry_i_2
       (.I0(ddr_read_cnt_fu_110[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[2]),
        .O(i___62_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    i___62_carry_i_3
       (.I0(ddr_read_cnt_fu_110[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[1]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[1]));
  LUT6 #(
    .INIT(64'h15555555D5555555)) 
    i___62_carry_i_4
       (.I0(ddr_read_cnt_fu_110[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[0]),
        .O(i___62_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(clk_cnt_reg_160_reg[0]),
        .O(i__carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \i_reg_149[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln251_fu_327_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_state10),
        .O(i_reg_149));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_reg_149[0]_i_2 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln251_fu_327_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .O(clk_cnt_reg_1600));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_149[0]_i_4 
       (.I0(i_reg_149_reg[0]),
        .O(\i_reg_149[0]_i_4_n_0 ));
  FDRE \i_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_7 ),
        .Q(i_reg_149_reg[0]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_149_reg[0]_i_3_n_0 ,\i_reg_149_reg[0]_i_3_n_1 ,\i_reg_149_reg[0]_i_3_n_2 ,\i_reg_149_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_149_reg[0]_i_3_n_4 ,\i_reg_149_reg[0]_i_3_n_5 ,\i_reg_149_reg[0]_i_3_n_6 ,\i_reg_149_reg[0]_i_3_n_7 }),
        .S({i_reg_149_reg[3:1],\i_reg_149[0]_i_4_n_0 }));
  FDRE \i_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_5 ),
        .Q(i_reg_149_reg[10]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_4 ),
        .Q(i_reg_149_reg[11]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_7 ),
        .Q(i_reg_149_reg[12]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[12]_i_1 
       (.CI(\i_reg_149_reg[8]_i_1_n_0 ),
        .CO({\i_reg_149_reg[12]_i_1_n_0 ,\i_reg_149_reg[12]_i_1_n_1 ,\i_reg_149_reg[12]_i_1_n_2 ,\i_reg_149_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[12]_i_1_n_4 ,\i_reg_149_reg[12]_i_1_n_5 ,\i_reg_149_reg[12]_i_1_n_6 ,\i_reg_149_reg[12]_i_1_n_7 }),
        .S(i_reg_149_reg[15:12]));
  FDRE \i_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_6 ),
        .Q(i_reg_149_reg[13]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_5 ),
        .Q(i_reg_149_reg[14]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[12]_i_1_n_4 ),
        .Q(i_reg_149_reg[15]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_7 ),
        .Q(i_reg_149_reg[16]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[16]_i_1 
       (.CI(\i_reg_149_reg[12]_i_1_n_0 ),
        .CO({\i_reg_149_reg[16]_i_1_n_0 ,\i_reg_149_reg[16]_i_1_n_1 ,\i_reg_149_reg[16]_i_1_n_2 ,\i_reg_149_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[16]_i_1_n_4 ,\i_reg_149_reg[16]_i_1_n_5 ,\i_reg_149_reg[16]_i_1_n_6 ,\i_reg_149_reg[16]_i_1_n_7 }),
        .S(i_reg_149_reg[19:16]));
  FDRE \i_reg_149_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_6 ),
        .Q(i_reg_149_reg[17]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_5 ),
        .Q(i_reg_149_reg[18]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[16]_i_1_n_4 ),
        .Q(i_reg_149_reg[19]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_6 ),
        .Q(i_reg_149_reg[1]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_7 ),
        .Q(i_reg_149_reg[20]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[20]_i_1 
       (.CI(\i_reg_149_reg[16]_i_1_n_0 ),
        .CO({\i_reg_149_reg[20]_i_1_n_0 ,\i_reg_149_reg[20]_i_1_n_1 ,\i_reg_149_reg[20]_i_1_n_2 ,\i_reg_149_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[20]_i_1_n_4 ,\i_reg_149_reg[20]_i_1_n_5 ,\i_reg_149_reg[20]_i_1_n_6 ,\i_reg_149_reg[20]_i_1_n_7 }),
        .S(i_reg_149_reg[23:20]));
  FDRE \i_reg_149_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_6 ),
        .Q(i_reg_149_reg[21]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_5 ),
        .Q(i_reg_149_reg[22]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[20]_i_1_n_4 ),
        .Q(i_reg_149_reg[23]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_7 ),
        .Q(i_reg_149_reg[24]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[24]_i_1 
       (.CI(\i_reg_149_reg[20]_i_1_n_0 ),
        .CO({\i_reg_149_reg[24]_i_1_n_0 ,\i_reg_149_reg[24]_i_1_n_1 ,\i_reg_149_reg[24]_i_1_n_2 ,\i_reg_149_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[24]_i_1_n_4 ,\i_reg_149_reg[24]_i_1_n_5 ,\i_reg_149_reg[24]_i_1_n_6 ,\i_reg_149_reg[24]_i_1_n_7 }),
        .S(i_reg_149_reg[27:24]));
  FDRE \i_reg_149_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_6 ),
        .Q(i_reg_149_reg[25]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_5 ),
        .Q(i_reg_149_reg[26]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[24]_i_1_n_4 ),
        .Q(i_reg_149_reg[27]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[28]_i_1_n_7 ),
        .Q(i_reg_149_reg[28]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[28]_i_1 
       (.CI(\i_reg_149_reg[24]_i_1_n_0 ),
        .CO({\NLW_i_reg_149_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_reg_149_reg[28]_i_1_n_2 ,\i_reg_149_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_149_reg[28]_i_1_O_UNCONNECTED [3],\i_reg_149_reg[28]_i_1_n_5 ,\i_reg_149_reg[28]_i_1_n_6 ,\i_reg_149_reg[28]_i_1_n_7 }),
        .S({1'b0,i_reg_149_reg[30:28]}));
  FDRE \i_reg_149_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[28]_i_1_n_6 ),
        .Q(i_reg_149_reg[29]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_5 ),
        .Q(i_reg_149_reg[2]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[28]_i_1_n_5 ),
        .Q(i_reg_149_reg[30]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[0]_i_3_n_4 ),
        .Q(i_reg_149_reg[3]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_7 ),
        .Q(i_reg_149_reg[4]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[4]_i_1 
       (.CI(\i_reg_149_reg[0]_i_3_n_0 ),
        .CO({\i_reg_149_reg[4]_i_1_n_0 ,\i_reg_149_reg[4]_i_1_n_1 ,\i_reg_149_reg[4]_i_1_n_2 ,\i_reg_149_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[4]_i_1_n_4 ,\i_reg_149_reg[4]_i_1_n_5 ,\i_reg_149_reg[4]_i_1_n_6 ,\i_reg_149_reg[4]_i_1_n_7 }),
        .S(i_reg_149_reg[7:4]));
  FDRE \i_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_6 ),
        .Q(i_reg_149_reg[5]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_5 ),
        .Q(i_reg_149_reg[6]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[4]_i_1_n_4 ),
        .Q(i_reg_149_reg[7]),
        .R(i_reg_149));
  FDRE \i_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_7 ),
        .Q(i_reg_149_reg[8]),
        .R(i_reg_149));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_149_reg[8]_i_1 
       (.CI(\i_reg_149_reg[4]_i_1_n_0 ),
        .CO({\i_reg_149_reg[8]_i_1_n_0 ,\i_reg_149_reg[8]_i_1_n_1 ,\i_reg_149_reg[8]_i_1_n_2 ,\i_reg_149_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_149_reg[8]_i_1_n_4 ,\i_reg_149_reg[8]_i_1_n_5 ,\i_reg_149_reg[8]_i_1_n_6 ,\i_reg_149_reg[8]_i_1_n_7 }),
        .S(i_reg_149_reg[11:8]));
  FDRE \i_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1600),
        .D(\i_reg_149_reg[8]_i_1_n_6 ),
        .Q(i_reg_149_reg[9]),
        .R(i_reg_149));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_327_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln251_fu_327_p2_carry_n_0,icmp_ln251_fu_327_p2_carry_n_1,icmp_ln251_fu_327_p2_carry_n_2,icmp_ln251_fu_327_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_327_p2_carry_i_1_n_0,icmp_ln251_fu_327_p2_carry_i_2_n_0,icmp_ln251_fu_327_p2_carry_i_3_n_0,icmp_ln251_fu_327_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln251_fu_327_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_327_p2_carry_i_5_n_0,icmp_ln251_fu_327_p2_carry_i_6_n_0,icmp_ln251_fu_327_p2_carry_i_7_n_0,icmp_ln251_fu_327_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_327_p2_carry__0
       (.CI(icmp_ln251_fu_327_p2_carry_n_0),
        .CO({icmp_ln251_fu_327_p2_carry__0_n_0,icmp_ln251_fu_327_p2_carry__0_n_1,icmp_ln251_fu_327_p2_carry__0_n_2,icmp_ln251_fu_327_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_327_p2_carry__0_i_1_n_0,icmp_ln251_fu_327_p2_carry__0_i_2_n_0,icmp_ln251_fu_327_p2_carry__0_i_3_n_0,icmp_ln251_fu_327_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln251_fu_327_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_327_p2_carry__0_i_5_n_0,icmp_ln251_fu_327_p2_carry__0_i_6_n_0,icmp_ln251_fu_327_p2_carry__0_i_7_n_0,icmp_ln251_fu_327_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__0_i_1
       (.I0(in_size_bits_fu_219_p2[17]),
        .I1(i_reg_149_reg[14]),
        .I2(i_reg_149_reg[15]),
        .I3(in_size_bits_fu_219_p2[18]),
        .O(icmp_ln251_fu_327_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__0_i_2
       (.I0(in_size_bits_fu_219_p2[15]),
        .I1(i_reg_149_reg[12]),
        .I2(i_reg_149_reg[13]),
        .I3(in_size_bits_fu_219_p2[16]),
        .O(icmp_ln251_fu_327_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__0_i_3
       (.I0(in_size_bits_fu_219_p2[13]),
        .I1(i_reg_149_reg[10]),
        .I2(i_reg_149_reg[11]),
        .I3(in_size_bits_fu_219_p2[14]),
        .O(icmp_ln251_fu_327_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__0_i_4
       (.I0(in_size_bits_fu_219_p2[11]),
        .I1(i_reg_149_reg[8]),
        .I2(i_reg_149_reg[9]),
        .I3(in_size_bits_fu_219_p2[12]),
        .O(icmp_ln251_fu_327_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__0_i_5
       (.I0(i_reg_149_reg[15]),
        .I1(in_size_bits_fu_219_p2[18]),
        .I2(in_size_bits_fu_219_p2[17]),
        .I3(i_reg_149_reg[14]),
        .O(icmp_ln251_fu_327_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__0_i_6
       (.I0(i_reg_149_reg[13]),
        .I1(in_size_bits_fu_219_p2[16]),
        .I2(in_size_bits_fu_219_p2[15]),
        .I3(i_reg_149_reg[12]),
        .O(icmp_ln251_fu_327_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__0_i_7
       (.I0(i_reg_149_reg[11]),
        .I1(in_size_bits_fu_219_p2[14]),
        .I2(in_size_bits_fu_219_p2[13]),
        .I3(i_reg_149_reg[10]),
        .O(icmp_ln251_fu_327_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__0_i_8
       (.I0(i_reg_149_reg[9]),
        .I1(in_size_bits_fu_219_p2[12]),
        .I2(in_size_bits_fu_219_p2[11]),
        .I3(i_reg_149_reg[8]),
        .O(icmp_ln251_fu_327_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_327_p2_carry__1
       (.CI(icmp_ln251_fu_327_p2_carry__0_n_0),
        .CO({icmp_ln251_fu_327_p2_carry__1_n_0,icmp_ln251_fu_327_p2_carry__1_n_1,icmp_ln251_fu_327_p2_carry__1_n_2,icmp_ln251_fu_327_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_327_p2_carry__1_i_1_n_0,icmp_ln251_fu_327_p2_carry__1_i_2_n_0,icmp_ln251_fu_327_p2_carry__1_i_3_n_0,icmp_ln251_fu_327_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln251_fu_327_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_327_p2_carry__1_i_5_n_0,icmp_ln251_fu_327_p2_carry__1_i_6_n_0,icmp_ln251_fu_327_p2_carry__1_i_7_n_0,icmp_ln251_fu_327_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__1_i_1
       (.I0(in_size_bits_fu_219_p2[25]),
        .I1(i_reg_149_reg[22]),
        .I2(i_reg_149_reg[23]),
        .I3(in_size_bits_fu_219_p2[26]),
        .O(icmp_ln251_fu_327_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__1_i_2
       (.I0(in_size_bits_fu_219_p2[23]),
        .I1(i_reg_149_reg[20]),
        .I2(i_reg_149_reg[21]),
        .I3(in_size_bits_fu_219_p2[24]),
        .O(icmp_ln251_fu_327_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__1_i_3
       (.I0(in_size_bits_fu_219_p2[21]),
        .I1(i_reg_149_reg[18]),
        .I2(i_reg_149_reg[19]),
        .I3(in_size_bits_fu_219_p2[22]),
        .O(icmp_ln251_fu_327_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__1_i_4
       (.I0(in_size_bits_fu_219_p2[19]),
        .I1(i_reg_149_reg[16]),
        .I2(i_reg_149_reg[17]),
        .I3(in_size_bits_fu_219_p2[20]),
        .O(icmp_ln251_fu_327_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__1_i_5
       (.I0(i_reg_149_reg[23]),
        .I1(in_size_bits_fu_219_p2[26]),
        .I2(in_size_bits_fu_219_p2[25]),
        .I3(i_reg_149_reg[22]),
        .O(icmp_ln251_fu_327_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__1_i_6
       (.I0(i_reg_149_reg[21]),
        .I1(in_size_bits_fu_219_p2[24]),
        .I2(in_size_bits_fu_219_p2[23]),
        .I3(i_reg_149_reg[20]),
        .O(icmp_ln251_fu_327_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__1_i_7
       (.I0(i_reg_149_reg[19]),
        .I1(in_size_bits_fu_219_p2[22]),
        .I2(in_size_bits_fu_219_p2[21]),
        .I3(i_reg_149_reg[18]),
        .O(icmp_ln251_fu_327_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__1_i_8
       (.I0(i_reg_149_reg[17]),
        .I1(in_size_bits_fu_219_p2[20]),
        .I2(in_size_bits_fu_219_p2[19]),
        .I3(i_reg_149_reg[16]),
        .O(icmp_ln251_fu_327_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln251_fu_327_p2_carry__2
       (.CI(icmp_ln251_fu_327_p2_carry__1_n_0),
        .CO({icmp_ln251_fu_327_p2,icmp_ln251_fu_327_p2_carry__2_n_1,icmp_ln251_fu_327_p2_carry__2_n_2,icmp_ln251_fu_327_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln251_fu_327_p2_carry__2_i_1_n_0,icmp_ln251_fu_327_p2_carry__2_i_2_n_0,icmp_ln251_fu_327_p2_carry__2_i_3_n_0,icmp_ln251_fu_327_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln251_fu_327_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln251_fu_327_p2_carry__2_i_5_n_0,icmp_ln251_fu_327_p2_carry__2_i_6_n_0,icmp_ln251_fu_327_p2_carry__2_i_7_n_0,icmp_ln251_fu_327_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h10)) 
    icmp_ln251_fu_327_p2_carry__2_i_1
       (.I0(i_reg_149_reg[30]),
        .I1(\loop_count_reg_871_reg_n_0_[31] ),
        .I2(\loop_count_reg_871_reg_n_0_[30] ),
        .O(icmp_ln251_fu_327_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__2_i_2
       (.I0(in_size_bits_fu_219_p2[31]),
        .I1(i_reg_149_reg[28]),
        .I2(i_reg_149_reg[29]),
        .I3(\loop_count_reg_871_reg_n_0_[29] ),
        .O(icmp_ln251_fu_327_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__2_i_3
       (.I0(in_size_bits_fu_219_p2[29]),
        .I1(i_reg_149_reg[26]),
        .I2(i_reg_149_reg[27]),
        .I3(in_size_bits_fu_219_p2[30]),
        .O(icmp_ln251_fu_327_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry__2_i_4
       (.I0(in_size_bits_fu_219_p2[27]),
        .I1(i_reg_149_reg[24]),
        .I2(i_reg_149_reg[25]),
        .I3(in_size_bits_fu_219_p2[28]),
        .O(icmp_ln251_fu_327_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h21)) 
    icmp_ln251_fu_327_p2_carry__2_i_5
       (.I0(\loop_count_reg_871_reg_n_0_[30] ),
        .I1(\loop_count_reg_871_reg_n_0_[31] ),
        .I2(i_reg_149_reg[30]),
        .O(icmp_ln251_fu_327_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__2_i_6
       (.I0(i_reg_149_reg[29]),
        .I1(\loop_count_reg_871_reg_n_0_[29] ),
        .I2(in_size_bits_fu_219_p2[31]),
        .I3(i_reg_149_reg[28]),
        .O(icmp_ln251_fu_327_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__2_i_7
       (.I0(i_reg_149_reg[27]),
        .I1(in_size_bits_fu_219_p2[30]),
        .I2(in_size_bits_fu_219_p2[29]),
        .I3(i_reg_149_reg[26]),
        .O(icmp_ln251_fu_327_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry__2_i_8
       (.I0(i_reg_149_reg[25]),
        .I1(in_size_bits_fu_219_p2[28]),
        .I2(in_size_bits_fu_219_p2[27]),
        .I3(i_reg_149_reg[24]),
        .O(icmp_ln251_fu_327_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry_i_1
       (.I0(in_size_bits_fu_219_p2[9]),
        .I1(i_reg_149_reg[6]),
        .I2(i_reg_149_reg[7]),
        .I3(in_size_bits_fu_219_p2[10]),
        .O(icmp_ln251_fu_327_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry_i_2
       (.I0(in_size_bits_fu_219_p2[7]),
        .I1(i_reg_149_reg[4]),
        .I2(i_reg_149_reg[5]),
        .I3(in_size_bits_fu_219_p2[8]),
        .O(icmp_ln251_fu_327_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry_i_3
       (.I0(in_size_bits_fu_219_p2[5]),
        .I1(i_reg_149_reg[2]),
        .I2(i_reg_149_reg[3]),
        .I3(in_size_bits_fu_219_p2[6]),
        .O(icmp_ln251_fu_327_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln251_fu_327_p2_carry_i_4
       (.I0(in_size_bits_fu_219_p2[3]),
        .I1(i_reg_149_reg[0]),
        .I2(i_reg_149_reg[1]),
        .I3(in_size_bits_fu_219_p2[4]),
        .O(icmp_ln251_fu_327_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry_i_5
       (.I0(i_reg_149_reg[7]),
        .I1(in_size_bits_fu_219_p2[10]),
        .I2(in_size_bits_fu_219_p2[9]),
        .I3(i_reg_149_reg[6]),
        .O(icmp_ln251_fu_327_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry_i_6
       (.I0(i_reg_149_reg[5]),
        .I1(in_size_bits_fu_219_p2[8]),
        .I2(in_size_bits_fu_219_p2[7]),
        .I3(i_reg_149_reg[4]),
        .O(icmp_ln251_fu_327_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry_i_7
       (.I0(i_reg_149_reg[3]),
        .I1(in_size_bits_fu_219_p2[6]),
        .I2(in_size_bits_fu_219_p2[5]),
        .I3(i_reg_149_reg[2]),
        .O(icmp_ln251_fu_327_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln251_fu_327_p2_carry_i_8
       (.I0(i_reg_149_reg[1]),
        .I1(in_size_bits_fu_219_p2[4]),
        .I2(in_size_bits_fu_219_p2[3]),
        .I3(i_reg_149_reg[0]),
        .O(icmp_ln251_fu_327_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \icmp_ln251_reg_922[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(icmp_ln251_fu_327_p2),
        .I3(icmp_ln251_reg_922),
        .O(\icmp_ln251_reg_922[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \icmp_ln251_reg_922_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(icmp_ln251_reg_922),
        .I3(icmp_ln251_reg_922_pp0_iter1_reg),
        .O(\icmp_ln251_reg_922_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln251_reg_922_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln251_reg_922_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln251_reg_922_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln251_reg_922_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln251_reg_922_pp0_iter1_reg),
        .Q(icmp_ln251_reg_922_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln251_reg_922_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln251_reg_922_pp0_iter2_reg),
        .Q(icmp_ln251_reg_922_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln251_reg_922_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln251_reg_922_pp0_iter3_reg),
        .Q(icmp_ln251_reg_922_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln251_reg_922_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln251_reg_922_pp0_iter4_reg),
        .Q(icmp_ln251_reg_922_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln251_reg_922_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln251_reg_922_pp0_iter5_reg),
        .Q(icmp_ln251_reg_922_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln251_reg_922_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln251_reg_922[0]_i_1_n_0 ),
        .Q(icmp_ln251_reg_922),
        .R(1'b0));
  CARRY4 icmp_ln260_fu_332_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln260_fu_332_p2_carry_n_0,icmp_ln260_fu_332_p2_carry_n_1,icmp_ln260_fu_332_p2_carry_n_2,icmp_ln260_fu_332_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln260_fu_332_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln260_fu_332_p2_carry_i_1_n_0,icmp_ln260_fu_332_p2_carry_i_2_n_0,icmp_ln260_fu_332_p2_carry_i_3_n_0,icmp_ln260_fu_332_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln260_fu_332_p2_carry__0
       (.CI(icmp_ln260_fu_332_p2_carry_n_0),
        .CO({icmp_ln260_fu_332_p2_carry__0_n_0,icmp_ln260_fu_332_p2_carry__0_n_1,icmp_ln260_fu_332_p2_carry__0_n_2,icmp_ln260_fu_332_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln260_fu_332_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln260_fu_332_p2_carry__0_i_1_n_0,icmp_ln260_fu_332_p2_carry__0_i_2_n_0,icmp_ln260_fu_332_p2_carry__0_i_3_n_0,icmp_ln260_fu_332_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_332_p2_carry__0_i_1
       (.I0(clk_cnt_reg_160_reg[21]),
        .I1(sub13_i_i_reg_912[21]),
        .I2(sub13_i_i_reg_912[22]),
        .I3(clk_cnt_reg_160_reg[22]),
        .I4(sub13_i_i_reg_912[23]),
        .I5(clk_cnt_reg_160_reg[23]),
        .O(icmp_ln260_fu_332_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_332_p2_carry__0_i_2
       (.I0(clk_cnt_reg_160_reg[18]),
        .I1(sub13_i_i_reg_912[18]),
        .I2(sub13_i_i_reg_912[19]),
        .I3(clk_cnt_reg_160_reg[19]),
        .I4(sub13_i_i_reg_912[20]),
        .I5(clk_cnt_reg_160_reg[20]),
        .O(icmp_ln260_fu_332_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_332_p2_carry__0_i_3
       (.I0(clk_cnt_reg_160_reg[15]),
        .I1(sub13_i_i_reg_912[15]),
        .I2(sub13_i_i_reg_912[16]),
        .I3(clk_cnt_reg_160_reg[16]),
        .I4(sub13_i_i_reg_912[17]),
        .I5(clk_cnt_reg_160_reg[17]),
        .O(icmp_ln260_fu_332_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_332_p2_carry__0_i_4
       (.I0(clk_cnt_reg_160_reg[12]),
        .I1(sub13_i_i_reg_912[12]),
        .I2(sub13_i_i_reg_912[13]),
        .I3(clk_cnt_reg_160_reg[13]),
        .I4(sub13_i_i_reg_912[14]),
        .I5(clk_cnt_reg_160_reg[14]),
        .O(icmp_ln260_fu_332_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln260_fu_332_p2_carry__1
       (.CI(icmp_ln260_fu_332_p2_carry__0_n_0),
        .CO({NLW_icmp_ln260_fu_332_p2_carry__1_CO_UNCONNECTED[3],p_1_in,icmp_ln260_fu_332_p2_carry__1_n_2,icmp_ln260_fu_332_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln260_fu_332_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln260_fu_332_p2_carry__1_i_1_n_0,icmp_ln260_fu_332_p2_carry__1_i_2_n_0,icmp_ln260_fu_332_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln260_fu_332_p2_carry__1_i_1
       (.I0(clk_cnt_reg_160_reg[30]),
        .I1(sub13_i_i_reg_912[30]),
        .I2(sub13_i_i_reg_912[31]),
        .I3(clk_cnt_reg_160_reg[31]),
        .O(icmp_ln260_fu_332_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_332_p2_carry__1_i_2
       (.I0(clk_cnt_reg_160_reg[27]),
        .I1(sub13_i_i_reg_912[27]),
        .I2(sub13_i_i_reg_912[28]),
        .I3(clk_cnt_reg_160_reg[28]),
        .I4(sub13_i_i_reg_912[29]),
        .I5(clk_cnt_reg_160_reg[29]),
        .O(icmp_ln260_fu_332_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_332_p2_carry__1_i_3
       (.I0(clk_cnt_reg_160_reg[24]),
        .I1(sub13_i_i_reg_912[24]),
        .I2(sub13_i_i_reg_912[25]),
        .I3(clk_cnt_reg_160_reg[25]),
        .I4(sub13_i_i_reg_912[26]),
        .I5(clk_cnt_reg_160_reg[26]),
        .O(icmp_ln260_fu_332_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_332_p2_carry_i_1
       (.I0(clk_cnt_reg_160_reg[9]),
        .I1(sub13_i_i_reg_912[9]),
        .I2(sub13_i_i_reg_912[10]),
        .I3(clk_cnt_reg_160_reg[10]),
        .I4(sub13_i_i_reg_912[11]),
        .I5(clk_cnt_reg_160_reg[11]),
        .O(icmp_ln260_fu_332_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_332_p2_carry_i_2
       (.I0(clk_cnt_reg_160_reg[6]),
        .I1(sub13_i_i_reg_912[6]),
        .I2(sub13_i_i_reg_912[7]),
        .I3(clk_cnt_reg_160_reg[7]),
        .I4(sub13_i_i_reg_912[8]),
        .I5(clk_cnt_reg_160_reg[8]),
        .O(icmp_ln260_fu_332_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_332_p2_carry_i_3
       (.I0(clk_cnt_reg_160_reg[3]),
        .I1(sub13_i_i_reg_912[3]),
        .I2(sub13_i_i_reg_912[4]),
        .I3(clk_cnt_reg_160_reg[4]),
        .I4(sub13_i_i_reg_912[5]),
        .I5(clk_cnt_reg_160_reg[5]),
        .O(icmp_ln260_fu_332_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln260_fu_332_p2_carry_i_4
       (.I0(clk_cnt_reg_160_reg[0]),
        .I1(sub13_i_i_reg_912[0]),
        .I2(sub13_i_i_reg_912[1]),
        .I3(clk_cnt_reg_160_reg[1]),
        .I4(sub13_i_i_reg_912[2]),
        .I5(clk_cnt_reg_160_reg[2]),
        .O(icmp_ln260_fu_332_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln260_reg_926[0]_i_1 
       (.I0(p_1_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln251_fu_327_p2),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(icmp_ln260_reg_926),
        .O(\icmp_ln260_reg_926[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln260_reg_926[0]_rep_i_1 
       (.I0(p_1_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln251_fu_327_p2),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(icmp_ln260_reg_926),
        .O(\icmp_ln260_reg_926[0]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "icmp_ln260_reg_926_reg[0]" *) 
  FDRE \icmp_ln260_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln260_reg_926[0]_i_1_n_0 ),
        .Q(icmp_ln260_reg_926),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln260_reg_926_reg[0]" *) 
  FDRE \icmp_ln260_reg_926_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln260_reg_926[0]_rep_i_1_n_0 ),
        .Q(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln276_fu_373_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln276_fu_373_p2_carry_n_0,icmp_ln276_fu_373_p2_carry_n_1,icmp_ln276_fu_373_p2_carry_n_2,icmp_ln276_fu_373_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln276_fu_373_p2_carry_i_1_n_0,icmp_ln276_fu_373_p2_carry_i_2_n_0,icmp_ln276_fu_373_p2_carry_i_3_n_0,icmp_ln276_fu_373_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln276_fu_373_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln276_fu_373_p2_carry_i_5_n_0,icmp_ln276_fu_373_p2_carry_i_6_n_0,icmp_ln276_fu_373_p2_carry_i_7_n_0,icmp_ln276_fu_373_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln276_fu_373_p2_carry__0
       (.CI(icmp_ln276_fu_373_p2_carry_n_0),
        .CO({icmp_ln276_fu_373_p2_carry__0_n_0,icmp_ln276_fu_373_p2_carry__0_n_1,icmp_ln276_fu_373_p2_carry__0_n_2,icmp_ln276_fu_373_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln276_fu_373_p2_carry__0_i_1_n_0,icmp_ln276_fu_373_p2_carry__0_i_2_n_0,icmp_ln276_fu_373_p2_carry__0_i_3_n_0,icmp_ln276_fu_373_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln276_fu_373_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln276_fu_373_p2_carry__0_i_5_n_0,icmp_ln276_fu_373_p2_carry__0_i_6_n_0,icmp_ln276_fu_373_p2_carry__0_i_7_n_0,icmp_ln276_fu_373_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry__0_i_1
       (.I0(sel0[16]),
        .I1(\last_N_size_reg_897_reg_n_0_[16] ),
        .I2(sel0[17]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[17] ),
        .O(icmp_ln276_fu_373_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry__0_i_2
       (.I0(sel0[14]),
        .I1(\last_N_size_reg_897_reg_n_0_[14] ),
        .I2(sel0[15]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[15] ),
        .O(icmp_ln276_fu_373_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry__0_i_3
       (.I0(sel0[12]),
        .I1(\last_N_size_reg_897_reg_n_0_[12] ),
        .I2(sel0[13]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[13] ),
        .O(icmp_ln276_fu_373_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry__0_i_4
       (.I0(sel0[10]),
        .I1(\last_N_size_reg_897_reg_n_0_[10] ),
        .I2(sel0[11]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[11] ),
        .O(icmp_ln276_fu_373_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__0_i_5
       (.I0(sel0[16]),
        .I1(\last_N_size_reg_897_reg_n_0_[17] ),
        .I2(sel0[17]),
        .I3(\last_N_size_reg_897_reg_n_0_[16] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__0_i_6
       (.I0(sel0[14]),
        .I1(\last_N_size_reg_897_reg_n_0_[15] ),
        .I2(sel0[15]),
        .I3(\last_N_size_reg_897_reg_n_0_[14] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__0_i_7
       (.I0(sel0[12]),
        .I1(\last_N_size_reg_897_reg_n_0_[13] ),
        .I2(sel0[13]),
        .I3(\last_N_size_reg_897_reg_n_0_[12] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__0_i_8
       (.I0(sel0[10]),
        .I1(\last_N_size_reg_897_reg_n_0_[11] ),
        .I2(sel0[11]),
        .I3(\last_N_size_reg_897_reg_n_0_[10] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln276_fu_373_p2_carry__1
       (.CI(icmp_ln276_fu_373_p2_carry__0_n_0),
        .CO({icmp_ln276_fu_373_p2_carry__1_n_0,icmp_ln276_fu_373_p2_carry__1_n_1,icmp_ln276_fu_373_p2_carry__1_n_2,icmp_ln276_fu_373_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln276_fu_373_p2_carry__1_i_1_n_0,icmp_ln276_fu_373_p2_carry__1_i_2_n_0,icmp_ln276_fu_373_p2_carry__1_i_3_n_0,icmp_ln276_fu_373_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln276_fu_373_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln276_fu_373_p2_carry__1_i_5_n_0,icmp_ln276_fu_373_p2_carry__1_i_6_n_0,icmp_ln276_fu_373_p2_carry__1_i_7_n_0,icmp_ln276_fu_373_p2_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry__1_i_1
       (.I0(sel0[24]),
        .I1(\last_N_size_reg_897_reg_n_0_[24] ),
        .I2(sel0[25]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[25] ),
        .O(icmp_ln276_fu_373_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry__1_i_2
       (.I0(sel0[22]),
        .I1(\last_N_size_reg_897_reg_n_0_[22] ),
        .I2(sel0[23]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[23] ),
        .O(icmp_ln276_fu_373_p2_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry__1_i_3
       (.I0(sel0[20]),
        .I1(\last_N_size_reg_897_reg_n_0_[20] ),
        .I2(sel0[21]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[21] ),
        .O(icmp_ln276_fu_373_p2_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry__1_i_4
       (.I0(sel0[18]),
        .I1(\last_N_size_reg_897_reg_n_0_[18] ),
        .I2(sel0[19]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[19] ),
        .O(icmp_ln276_fu_373_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__1_i_5
       (.I0(sel0[24]),
        .I1(\last_N_size_reg_897_reg_n_0_[25] ),
        .I2(sel0[25]),
        .I3(\last_N_size_reg_897_reg_n_0_[24] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__1_i_6
       (.I0(sel0[22]),
        .I1(\last_N_size_reg_897_reg_n_0_[23] ),
        .I2(sel0[23]),
        .I3(\last_N_size_reg_897_reg_n_0_[22] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__1_i_7
       (.I0(sel0[20]),
        .I1(\last_N_size_reg_897_reg_n_0_[21] ),
        .I2(sel0[21]),
        .I3(\last_N_size_reg_897_reg_n_0_[20] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__1_i_8
       (.I0(sel0[18]),
        .I1(\last_N_size_reg_897_reg_n_0_[19] ),
        .I2(sel0[19]),
        .I3(\last_N_size_reg_897_reg_n_0_[18] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln276_fu_373_p2_carry__2
       (.CI(icmp_ln276_fu_373_p2_carry__1_n_0),
        .CO({NLW_icmp_ln276_fu_373_p2_carry__2_CO_UNCONNECTED[3],icmp_ln276_fu_373_p2,icmp_ln276_fu_373_p2_carry__2_n_2,icmp_ln276_fu_373_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln276_fu_373_p2_carry__2_i_1_n_0,icmp_ln276_fu_373_p2_carry__2_i_2_n_0,icmp_ln276_fu_373_p2_carry__2_i_3_n_0}),
        .O(NLW_icmp_ln276_fu_373_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln276_fu_373_p2_carry__2_i_4_n_0,icmp_ln276_fu_373_p2_carry__2_i_5_n_0,icmp_ln276_fu_373_p2_carry__2_i_6_n_0}));
  LUT5 #(
    .INIT(32'h4FFF0040)) 
    icmp_ln276_fu_373_p2_carry__2_i_1
       (.I0(sel0[30]),
        .I1(\last_N_size_reg_897_reg_n_0_[30] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_897_reg_n_0_[31] ),
        .I4(sel0[31]),
        .O(icmp_ln276_fu_373_p2_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry__2_i_2
       (.I0(sel0[28]),
        .I1(\last_N_size_reg_897_reg_n_0_[28] ),
        .I2(sel0[29]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[29] ),
        .O(icmp_ln276_fu_373_p2_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry__2_i_3
       (.I0(sel0[26]),
        .I1(\last_N_size_reg_897_reg_n_0_[26] ),
        .I2(sel0[27]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[27] ),
        .O(icmp_ln276_fu_373_p2_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__2_i_4
       (.I0(sel0[30]),
        .I1(\last_N_size_reg_897_reg_n_0_[31] ),
        .I2(sel0[31]),
        .I3(\last_N_size_reg_897_reg_n_0_[30] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__2_i_5
       (.I0(sel0[28]),
        .I1(\last_N_size_reg_897_reg_n_0_[29] ),
        .I2(sel0[29]),
        .I3(\last_N_size_reg_897_reg_n_0_[28] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry__2_i_6
       (.I0(sel0[26]),
        .I1(\last_N_size_reg_897_reg_n_0_[27] ),
        .I2(sel0[27]),
        .I3(\last_N_size_reg_897_reg_n_0_[26] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry_i_1
       (.I0(sel0[8]),
        .I1(\last_N_size_reg_897_reg_n_0_[8] ),
        .I2(sel0[9]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[9] ),
        .O(icmp_ln276_fu_373_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry_i_2
       (.I0(sel0[6]),
        .I1(\last_N_size_reg_897_reg_n_0_[6] ),
        .I2(sel0[7]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[7] ),
        .O(icmp_ln276_fu_373_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h4F000400)) 
    icmp_ln276_fu_373_p2_carry_i_3
       (.I0(sel0[4]),
        .I1(\last_N_size_reg_897_reg_n_0_[4] ),
        .I2(sel0[5]),
        .I3(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I4(\last_N_size_reg_897_reg_n_0_[5] ),
        .O(icmp_ln276_fu_373_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    icmp_ln276_fu_373_p2_carry_i_4
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_897_reg_n_0_[3] ),
        .I2(sel0[3]),
        .O(icmp_ln276_fu_373_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry_i_5
       (.I0(sel0[8]),
        .I1(\last_N_size_reg_897_reg_n_0_[9] ),
        .I2(sel0[9]),
        .I3(\last_N_size_reg_897_reg_n_0_[8] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry_i_6
       (.I0(sel0[6]),
        .I1(\last_N_size_reg_897_reg_n_0_[7] ),
        .I2(sel0[7]),
        .I3(\last_N_size_reg_897_reg_n_0_[6] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h82410505)) 
    icmp_ln276_fu_373_p2_carry_i_7
       (.I0(sel0[4]),
        .I1(\last_N_size_reg_897_reg_n_0_[5] ),
        .I2(sel0[5]),
        .I3(\last_N_size_reg_897_reg_n_0_[4] ),
        .I4(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(icmp_ln276_fu_373_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h4414)) 
    icmp_ln276_fu_373_p2_carry_i_8
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_897_reg_n_0_[3] ),
        .O(icmp_ln276_fu_373_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln276_reg_938[0]_i_1 
       (.I0(icmp_ln276_fu_373_p2),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(icmp_ln251_reg_922),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln276_reg_938),
        .O(\icmp_ln276_reg_938[0]_i_1_n_0 ));
  FDRE \icmp_ln276_reg_938_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln276_reg_938),
        .Q(icmp_ln276_reg_938_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln276_reg_938_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln276_reg_938_pp0_iter2_reg),
        .Q(icmp_ln276_reg_938_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln276_reg_938_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln276_reg_938_pp0_iter3_reg),
        .Q(icmp_ln276_reg_938_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln276_reg_938_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln276_reg_938_pp0_iter4_reg),
        .Q(icmp_ln276_reg_938_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln276_reg_938_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln276_reg_938_pp0_iter5_reg),
        .Q(icmp_ln276_reg_938_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln276_reg_938_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln276_reg_938[0]_i_1_n_0 ),
        .Q(icmp_ln276_reg_938),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \icmp_ln277_reg_971[0]_i_1 
       (.I0(\icmp_ln277_reg_971[0]_i_2_n_0 ),
        .I1(\icmp_ln277_reg_971[0]_i_3_n_0 ),
        .I2(\icmp_ln277_reg_971[0]_i_4_n_0 ),
        .I3(\icmp_ln277_reg_971[0]_i_5_n_0 ),
        .I4(icmp_ln277_reg_9710),
        .I5(\icmp_ln277_reg_971_reg_n_0_[0] ),
        .O(\icmp_ln277_reg_971[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln277_reg_971[0]_i_10 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(\icmp_ln277_reg_971[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0045004500000045)) 
    \icmp_ln277_reg_971[0]_i_11 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[8]),
        .I4(sel0[6]),
        .I5(sel0[7]),
        .O(\icmp_ln277_reg_971[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \icmp_ln277_reg_971[0]_i_2 
       (.I0(sel0[30]),
        .I1(sel0[31]),
        .I2(icmp_ln277_reg_9710),
        .I3(\icmp_ln277_reg_971[0]_i_6_n_0 ),
        .I4(\icmp_ln277_reg_971[0]_i_7_n_0 ),
        .I5(\icmp_ln277_reg_971[0]_i_8_n_0 ),
        .O(\icmp_ln277_reg_971[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0045004500000045)) 
    \icmp_ln277_reg_971[0]_i_3 
       (.I0(sel0[17]),
        .I1(sel0[16]),
        .I2(sel0[15]),
        .I3(sel0[20]),
        .I4(sel0[18]),
        .I5(sel0[19]),
        .O(\icmp_ln277_reg_971[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0045004500000045)) 
    \icmp_ln277_reg_971[0]_i_4 
       (.I0(sel0[11]),
        .I1(sel0[10]),
        .I2(sel0[9]),
        .I3(sel0[14]),
        .I4(sel0[12]),
        .I5(sel0[13]),
        .O(\icmp_ln277_reg_971[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \icmp_ln277_reg_971[0]_i_5 
       (.I0(\icmp_ln277_reg_971[0]_i_9_n_0 ),
        .I1(\icmp_ln277_reg_971[0]_i_10_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(\icmp_ln277_reg_971[0]_i_11_n_0 ),
        .O(\icmp_ln277_reg_971[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln277_reg_971[0]_i_6 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[26]),
        .I3(sel0[25]),
        .O(\icmp_ln277_reg_971[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln277_reg_971[0]_i_7 
       (.I0(sel0[21]),
        .I1(sel0[22]),
        .I2(sel0[23]),
        .I3(sel0[19]),
        .I4(sel0[20]),
        .O(\icmp_ln277_reg_971[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0045004500000045)) 
    \icmp_ln277_reg_971[0]_i_8 
       (.I0(sel0[26]),
        .I1(sel0[25]),
        .I2(sel0[24]),
        .I3(sel0[29]),
        .I4(sel0[27]),
        .I5(sel0[28]),
        .O(\icmp_ln277_reg_971[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln277_reg_971[0]_i_9 
       (.I0(sel0[13]),
        .I1(sel0[14]),
        .I2(sel0[10]),
        .I3(sel0[11]),
        .I4(sel0[17]),
        .I5(sel0[16]),
        .O(\icmp_ln277_reg_971[0]_i_9_n_0 ));
  FDRE \icmp_ln277_reg_971_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln277_reg_971_reg_n_0_[0] ),
        .Q(icmp_ln277_reg_971_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln277_reg_971_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln277_reg_971_pp0_iter2_reg),
        .Q(icmp_ln277_reg_971_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln277_reg_971_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln277_reg_971_pp0_iter3_reg),
        .Q(icmp_ln277_reg_971_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln277_reg_971_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln277_reg_971[0]_i_1_n_0 ),
        .Q(\icmp_ln277_reg_971_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln280_fu_432_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln280_fu_432_p2_carry_n_0,icmp_ln280_fu_432_p2_carry_n_1,icmp_ln280_fu_432_p2_carry_n_2,icmp_ln280_fu_432_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_432_p2_carry_i_1_n_0,icmp_ln280_fu_432_p2_carry_i_2_n_0,icmp_ln280_fu_432_p2_carry_i_3_n_0,icmp_ln280_fu_432_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln280_fu_432_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_432_p2_carry_i_5_n_0,icmp_ln280_fu_432_p2_carry_i_6_n_0,icmp_ln280_fu_432_p2_carry_i_7_n_0,icmp_ln280_fu_432_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln280_fu_432_p2_carry__0
       (.CI(icmp_ln280_fu_432_p2_carry_n_0),
        .CO({icmp_ln280_fu_432_p2_carry__0_n_0,icmp_ln280_fu_432_p2_carry__0_n_1,icmp_ln280_fu_432_p2_carry__0_n_2,icmp_ln280_fu_432_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_432_p2_carry__0_i_1_n_0,icmp_ln280_fu_432_p2_carry__0_i_2_n_0,icmp_ln280_fu_432_p2_carry__0_i_3_n_0,icmp_ln280_fu_432_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln280_fu_432_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_432_p2_carry__0_i_5_n_0,icmp_ln280_fu_432_p2_carry__0_i_6_n_0,icmp_ln280_fu_432_p2_carry__0_i_7_n_0,icmp_ln280_fu_432_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry__0_i_1
       (.I0(sext_ln233_reg_892[14]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[14]),
        .I2(ddr_read_cnt_fu_110[15]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[15]),
        .I5(sext_ln233_reg_892[15]),
        .O(icmp_ln280_fu_432_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry__0_i_10
       (.I0(ddr_read_cnt_fu_110[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[12]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[12]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry__0_i_11
       (.I0(ddr_read_cnt_fu_110[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[10]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[10]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry__0_i_12
       (.I0(ddr_read_cnt_fu_110[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[8]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[8]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry__0_i_2
       (.I0(sext_ln233_reg_892[12]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[12]),
        .I2(ddr_read_cnt_fu_110[13]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[13]),
        .I5(sext_ln233_reg_892[13]),
        .O(icmp_ln280_fu_432_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry__0_i_3
       (.I0(sext_ln233_reg_892[10]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[10]),
        .I2(ddr_read_cnt_fu_110[11]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[11]),
        .I5(sext_ln233_reg_892[11]),
        .O(icmp_ln280_fu_432_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry__0_i_4
       (.I0(sext_ln233_reg_892[8]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[8]),
        .I2(ddr_read_cnt_fu_110[9]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[9]),
        .I5(sext_ln233_reg_892[9]),
        .O(icmp_ln280_fu_432_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry__0_i_5
       (.I0(ddr_read_cnt_1_reg_998_reg[15]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[15]),
        .I3(sext_ln233_reg_892[15]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[14]),
        .I5(sext_ln233_reg_892[14]),
        .O(icmp_ln280_fu_432_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry__0_i_6
       (.I0(ddr_read_cnt_1_reg_998_reg[13]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[13]),
        .I3(sext_ln233_reg_892[13]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[12]),
        .I5(sext_ln233_reg_892[12]),
        .O(icmp_ln280_fu_432_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry__0_i_7
       (.I0(ddr_read_cnt_1_reg_998_reg[11]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[11]),
        .I3(sext_ln233_reg_892[11]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[10]),
        .I5(sext_ln233_reg_892[10]),
        .O(icmp_ln280_fu_432_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry__0_i_8
       (.I0(ddr_read_cnt_1_reg_998_reg[9]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[9]),
        .I3(sext_ln233_reg_892[9]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[8]),
        .I5(sext_ln233_reg_892[8]),
        .O(icmp_ln280_fu_432_p2_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry__0_i_9
       (.I0(ddr_read_cnt_fu_110[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[14]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[14]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln280_fu_432_p2_carry__1
       (.CI(icmp_ln280_fu_432_p2_carry__0_n_0),
        .CO({icmp_ln280_fu_432_p2_carry__1_n_0,icmp_ln280_fu_432_p2_carry__1_n_1,icmp_ln280_fu_432_p2_carry__1_n_2,icmp_ln280_fu_432_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_432_p2_carry__1_i_1_n_0,icmp_ln280_fu_432_p2_carry__1_i_2_n_0,icmp_ln280_fu_432_p2_carry__1_i_3_n_0,icmp_ln280_fu_432_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln280_fu_432_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_432_p2_carry__1_i_5_n_0,icmp_ln280_fu_432_p2_carry__1_i_6_n_0,icmp_ln280_fu_432_p2_carry__1_i_7_n_0,icmp_ln280_fu_432_p2_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry__1_i_1
       (.I0(sext_ln233_reg_892[22]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[22]),
        .I2(ddr_read_cnt_fu_110[23]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[23]),
        .I5(sext_ln233_reg_892[23]),
        .O(icmp_ln280_fu_432_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry__1_i_10
       (.I0(ddr_read_cnt_fu_110[20]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[20]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[20]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry__1_i_11
       (.I0(ddr_read_cnt_fu_110[18]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[18]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[18]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry__1_i_12
       (.I0(ddr_read_cnt_fu_110[16]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[16]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[16]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry__1_i_2
       (.I0(sext_ln233_reg_892[20]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[20]),
        .I2(ddr_read_cnt_fu_110[21]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[21]),
        .I5(sext_ln233_reg_892[21]),
        .O(icmp_ln280_fu_432_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry__1_i_3
       (.I0(sext_ln233_reg_892[18]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[18]),
        .I2(ddr_read_cnt_fu_110[19]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[19]),
        .I5(sext_ln233_reg_892[19]),
        .O(icmp_ln280_fu_432_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry__1_i_4
       (.I0(sext_ln233_reg_892[16]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[16]),
        .I2(ddr_read_cnt_fu_110[17]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[17]),
        .I5(sext_ln233_reg_892[17]),
        .O(icmp_ln280_fu_432_p2_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry__1_i_5
       (.I0(ddr_read_cnt_1_reg_998_reg[23]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[23]),
        .I3(sext_ln233_reg_892[23]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[22]),
        .I5(sext_ln233_reg_892[22]),
        .O(icmp_ln280_fu_432_p2_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry__1_i_6
       (.I0(ddr_read_cnt_1_reg_998_reg[21]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[21]),
        .I3(sext_ln233_reg_892[21]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[20]),
        .I5(sext_ln233_reg_892[20]),
        .O(icmp_ln280_fu_432_p2_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry__1_i_7
       (.I0(ddr_read_cnt_1_reg_998_reg[19]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[19]),
        .I3(sext_ln233_reg_892[19]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[18]),
        .I5(sext_ln233_reg_892[18]),
        .O(icmp_ln280_fu_432_p2_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry__1_i_8
       (.I0(ddr_read_cnt_1_reg_998_reg[17]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[17]),
        .I3(sext_ln233_reg_892[17]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[16]),
        .I5(sext_ln233_reg_892[16]),
        .O(icmp_ln280_fu_432_p2_carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry__1_i_9
       (.I0(ddr_read_cnt_fu_110[22]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[22]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[22]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln280_fu_432_p2_carry__2
       (.CI(icmp_ln280_fu_432_p2_carry__1_n_0),
        .CO({icmp_ln280_fu_432_p2,icmp_ln280_fu_432_p2_carry__2_n_1,icmp_ln280_fu_432_p2_carry__2_n_2,icmp_ln280_fu_432_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln280_fu_432_p2_carry__2_i_1_n_0,icmp_ln280_fu_432_p2_carry__2_i_2_n_0,icmp_ln280_fu_432_p2_carry__2_i_3_n_0,icmp_ln280_fu_432_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln280_fu_432_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln280_fu_432_p2_carry__2_i_5_n_0,icmp_ln280_fu_432_p2_carry__2_i_6_n_0,icmp_ln280_fu_432_p2_carry__2_i_7_n_0,icmp_ln280_fu_432_p2_carry__2_i_8_n_0}));
  LUT6 #(
    .INIT(64'h3F005F5F3F000000)) 
    icmp_ln280_fu_432_p2_carry__2_i_1
       (.I0(ddr_read_cnt_1_reg_998_reg[30]),
        .I1(ddr_read_cnt_fu_110[30]),
        .I2(sext_ln233_reg_892[27]),
        .I3(ddr_read_cnt_fu_110[31]),
        .I4(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I5(ddr_read_cnt_1_reg_998_reg[31]),
        .O(icmp_ln280_fu_432_p2_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry__2_i_10
       (.I0(ddr_read_cnt_fu_110[24]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[24]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[24]));
  LUT6 #(
    .INIT(64'h3F553FFF00000000)) 
    icmp_ln280_fu_432_p2_carry__2_i_2
       (.I0(ddr_read_cnt_1_reg_998_reg[28]),
        .I1(ddr_read_cnt_fu_110[28]),
        .I2(ddr_read_cnt_fu_110[29]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[29]),
        .I5(sext_ln233_reg_892[27]),
        .O(icmp_ln280_fu_432_p2_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry__2_i_3
       (.I0(sext_ln233_reg_892[26]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[26]),
        .I2(ddr_read_cnt_fu_110[27]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[27]),
        .I5(sext_ln233_reg_892[27]),
        .O(icmp_ln280_fu_432_p2_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry__2_i_4
       (.I0(sext_ln233_reg_892[24]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[24]),
        .I2(ddr_read_cnt_fu_110[25]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[25]),
        .I5(sext_ln233_reg_892[25]),
        .O(icmp_ln280_fu_432_p2_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'hA808A10108580151)) 
    icmp_ln280_fu_432_p2_carry__2_i_5
       (.I0(sext_ln233_reg_892[27]),
        .I1(ddr_read_cnt_1_reg_998_reg[31]),
        .I2(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I3(ddr_read_cnt_fu_110[31]),
        .I4(ddr_read_cnt_1_reg_998_reg[30]),
        .I5(ddr_read_cnt_fu_110[30]),
        .O(icmp_ln280_fu_432_p2_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    icmp_ln280_fu_432_p2_carry__2_i_6
       (.I0(ddr_read_cnt_1_reg_998_reg[29]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[29]),
        .I3(sext_ln233_reg_892[27]),
        .I4(ddr_read_cnt_1_reg_998_reg[28]),
        .I5(ddr_read_cnt_fu_110[28]),
        .O(icmp_ln280_fu_432_p2_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry__2_i_7
       (.I0(ddr_read_cnt_1_reg_998_reg[27]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[27]),
        .I3(sext_ln233_reg_892[27]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[26]),
        .I5(sext_ln233_reg_892[26]),
        .O(icmp_ln280_fu_432_p2_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry__2_i_8
       (.I0(ddr_read_cnt_1_reg_998_reg[25]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[25]),
        .I3(sext_ln233_reg_892[25]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[24]),
        .I5(sext_ln233_reg_892[24]),
        .O(icmp_ln280_fu_432_p2_carry__2_i_8_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry__2_i_9
       (.I0(ddr_read_cnt_fu_110[26]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[26]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[26]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry_i_1
       (.I0(sext_ln233_reg_892[6]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[6]),
        .I2(ddr_read_cnt_fu_110[7]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[7]),
        .I5(sext_ln233_reg_892[7]),
        .O(icmp_ln280_fu_432_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    icmp_ln280_fu_432_p2_carry_i_10
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln280_reg_994),
        .I2(icmp_ln276_reg_938),
        .I3(icmp_ln251_reg_922_pp0_iter1_reg),
        .O(icmp_ln280_fu_432_p2_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry_i_11
       (.I0(ddr_read_cnt_fu_110[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[4]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[4]));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry_i_12
       (.I0(ddr_read_cnt_fu_110[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[2]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[2]));
  LUT6 #(
    .INIT(64'h15555555D5555555)) 
    icmp_ln280_fu_432_p2_carry_i_13
       (.I0(ddr_read_cnt_fu_110[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[0]),
        .O(icmp_ln280_fu_432_p2_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry_i_2
       (.I0(sext_ln233_reg_892[4]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[4]),
        .I2(ddr_read_cnt_fu_110[5]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[5]),
        .I5(sext_ln233_reg_892[5]),
        .O(icmp_ln280_fu_432_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln280_fu_432_p2_carry_i_3
       (.I0(sext_ln233_reg_892[2]),
        .I1(ap_sig_allocacmp_ddr_read_cnt_load__95[2]),
        .I2(ddr_read_cnt_fu_110[3]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[3]),
        .I5(sext_ln233_reg_892[3]),
        .O(icmp_ln280_fu_432_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    icmp_ln280_fu_432_p2_carry_i_4
       (.I0(icmp_ln280_fu_432_p2_carry_i_13_n_0),
        .I1(sext_ln233_reg_892[0]),
        .I2(ddr_read_cnt_fu_110[1]),
        .I3(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I4(ddr_read_cnt_1_reg_998_reg[1]),
        .I5(sext_ln233_reg_892[1]),
        .O(icmp_ln280_fu_432_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry_i_5
       (.I0(ddr_read_cnt_1_reg_998_reg[7]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[7]),
        .I3(sext_ln233_reg_892[7]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[6]),
        .I5(sext_ln233_reg_892[6]),
        .O(icmp_ln280_fu_432_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry_i_6
       (.I0(ddr_read_cnt_1_reg_998_reg[5]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[5]),
        .I3(sext_ln233_reg_892[5]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[4]),
        .I5(sext_ln233_reg_892[4]),
        .O(icmp_ln280_fu_432_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln280_fu_432_p2_carry_i_7
       (.I0(ddr_read_cnt_1_reg_998_reg[3]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[3]),
        .I3(sext_ln233_reg_892[3]),
        .I4(ap_sig_allocacmp_ddr_read_cnt_load__95[2]),
        .I5(sext_ln233_reg_892[2]),
        .O(icmp_ln280_fu_432_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    icmp_ln280_fu_432_p2_carry_i_8
       (.I0(ddr_read_cnt_1_reg_998_reg[1]),
        .I1(icmp_ln280_fu_432_p2_carry_i_10_n_0),
        .I2(ddr_read_cnt_fu_110[1]),
        .I3(sext_ln233_reg_892[1]),
        .I4(sext_ln233_reg_892[0]),
        .I5(icmp_ln280_fu_432_p2_carry_i_13_n_0),
        .O(icmp_ln280_fu_432_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
    icmp_ln280_fu_432_p2_carry_i_9
       (.I0(ddr_read_cnt_fu_110[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln280_reg_994),
        .I3(icmp_ln276_reg_938),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(ddr_read_cnt_1_reg_998_reg[6]),
        .O(ap_sig_allocacmp_ddr_read_cnt_load__95[6]));
  FDRE \icmp_ln280_reg_994_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(icmp_ln280_fu_432_p2),
        .Q(icmp_ln280_reg_994),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_537_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln414_fu_537_p2_carry_n_0,icmp_ln414_fu_537_p2_carry_n_1,icmp_ln414_fu_537_p2_carry_n_2,icmp_ln414_fu_537_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_537_p2_carry_i_1_n_0,icmp_ln414_fu_537_p2_carry_i_2_n_0,icmp_ln414_fu_537_p2_carry_i_3_n_0,icmp_ln414_fu_537_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_537_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_537_p2_carry_i_5_n_0,icmp_ln414_fu_537_p2_carry_i_6_n_0,icmp_ln414_fu_537_p2_carry_i_7_n_0,icmp_ln414_fu_537_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_537_p2_carry__0
       (.CI(icmp_ln414_fu_537_p2_carry_n_0),
        .CO({icmp_ln414_fu_537_p2_carry__0_n_0,icmp_ln414_fu_537_p2_carry__0_n_1,icmp_ln414_fu_537_p2_carry__0_n_2,icmp_ln414_fu_537_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_537_p2_carry__0_i_1_n_0,icmp_ln414_fu_537_p2_carry__0_i_2_n_0,icmp_ln414_fu_537_p2_carry__0_i_3_n_0,icmp_ln414_fu_537_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_537_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_537_p2_carry__0_i_5_n_0,icmp_ln414_fu_537_p2_carry__0_i_6_n_0,icmp_ln414_fu_537_p2_carry__0_i_7_n_0,icmp_ln414_fu_537_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__0_i_1
       (.I0(valid_bits_load_reg_1003[16]),
        .I1(add_ln286_1_reg_1008[16]),
        .I2(add_ln286_1_reg_1008[17]),
        .I3(valid_bits_load_reg_1003[17]),
        .O(icmp_ln414_fu_537_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__0_i_2
       (.I0(valid_bits_load_reg_1003[14]),
        .I1(add_ln286_1_reg_1008[14]),
        .I2(add_ln286_1_reg_1008[15]),
        .I3(valid_bits_load_reg_1003[15]),
        .O(icmp_ln414_fu_537_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__0_i_3
       (.I0(valid_bits_load_reg_1003[12]),
        .I1(add_ln286_1_reg_1008[12]),
        .I2(add_ln286_1_reg_1008[13]),
        .I3(valid_bits_load_reg_1003[13]),
        .O(icmp_ln414_fu_537_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__0_i_4
       (.I0(valid_bits_load_reg_1003[10]),
        .I1(add_ln286_1_reg_1008[10]),
        .I2(add_ln286_1_reg_1008[11]),
        .I3(valid_bits_load_reg_1003[11]),
        .O(icmp_ln414_fu_537_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__0_i_5
       (.I0(add_ln286_1_reg_1008[17]),
        .I1(valid_bits_load_reg_1003[17]),
        .I2(valid_bits_load_reg_1003[16]),
        .I3(add_ln286_1_reg_1008[16]),
        .O(icmp_ln414_fu_537_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__0_i_6
       (.I0(add_ln286_1_reg_1008[15]),
        .I1(valid_bits_load_reg_1003[15]),
        .I2(valid_bits_load_reg_1003[14]),
        .I3(add_ln286_1_reg_1008[14]),
        .O(icmp_ln414_fu_537_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__0_i_7
       (.I0(add_ln286_1_reg_1008[13]),
        .I1(valid_bits_load_reg_1003[13]),
        .I2(valid_bits_load_reg_1003[12]),
        .I3(add_ln286_1_reg_1008[12]),
        .O(icmp_ln414_fu_537_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__0_i_8
       (.I0(add_ln286_1_reg_1008[11]),
        .I1(valid_bits_load_reg_1003[11]),
        .I2(valid_bits_load_reg_1003[10]),
        .I3(add_ln286_1_reg_1008[10]),
        .O(icmp_ln414_fu_537_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_537_p2_carry__1
       (.CI(icmp_ln414_fu_537_p2_carry__0_n_0),
        .CO({icmp_ln414_fu_537_p2_carry__1_n_0,icmp_ln414_fu_537_p2_carry__1_n_1,icmp_ln414_fu_537_p2_carry__1_n_2,icmp_ln414_fu_537_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_537_p2_carry__1_i_1_n_0,icmp_ln414_fu_537_p2_carry__1_i_2_n_0,icmp_ln414_fu_537_p2_carry__1_i_3_n_0,icmp_ln414_fu_537_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_537_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_537_p2_carry__1_i_5_n_0,icmp_ln414_fu_537_p2_carry__1_i_6_n_0,icmp_ln414_fu_537_p2_carry__1_i_7_n_0,icmp_ln414_fu_537_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__1_i_1
       (.I0(valid_bits_load_reg_1003[24]),
        .I1(add_ln286_1_reg_1008[24]),
        .I2(add_ln286_1_reg_1008[25]),
        .I3(valid_bits_load_reg_1003[25]),
        .O(icmp_ln414_fu_537_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__1_i_2
       (.I0(valid_bits_load_reg_1003[22]),
        .I1(add_ln286_1_reg_1008[22]),
        .I2(add_ln286_1_reg_1008[23]),
        .I3(valid_bits_load_reg_1003[23]),
        .O(icmp_ln414_fu_537_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__1_i_3
       (.I0(valid_bits_load_reg_1003[20]),
        .I1(add_ln286_1_reg_1008[20]),
        .I2(add_ln286_1_reg_1008[21]),
        .I3(valid_bits_load_reg_1003[21]),
        .O(icmp_ln414_fu_537_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__1_i_4
       (.I0(valid_bits_load_reg_1003[18]),
        .I1(add_ln286_1_reg_1008[18]),
        .I2(add_ln286_1_reg_1008[19]),
        .I3(valid_bits_load_reg_1003[19]),
        .O(icmp_ln414_fu_537_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__1_i_5
       (.I0(add_ln286_1_reg_1008[25]),
        .I1(valid_bits_load_reg_1003[25]),
        .I2(valid_bits_load_reg_1003[24]),
        .I3(add_ln286_1_reg_1008[24]),
        .O(icmp_ln414_fu_537_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__1_i_6
       (.I0(add_ln286_1_reg_1008[23]),
        .I1(valid_bits_load_reg_1003[23]),
        .I2(valid_bits_load_reg_1003[22]),
        .I3(add_ln286_1_reg_1008[22]),
        .O(icmp_ln414_fu_537_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__1_i_7
       (.I0(add_ln286_1_reg_1008[21]),
        .I1(valid_bits_load_reg_1003[21]),
        .I2(valid_bits_load_reg_1003[20]),
        .I3(add_ln286_1_reg_1008[20]),
        .O(icmp_ln414_fu_537_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__1_i_8
       (.I0(add_ln286_1_reg_1008[19]),
        .I1(valid_bits_load_reg_1003[19]),
        .I2(valid_bits_load_reg_1003[18]),
        .I3(add_ln286_1_reg_1008[18]),
        .O(icmp_ln414_fu_537_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_537_p2_carry__2
       (.CI(icmp_ln414_fu_537_p2_carry__1_n_0),
        .CO({NLW_icmp_ln414_fu_537_p2_carry__2_CO_UNCONNECTED[3],icmp_ln414_fu_537_p2,icmp_ln414_fu_537_p2_carry__2_n_2,icmp_ln414_fu_537_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln414_fu_537_p2_carry__2_i_1_n_0,icmp_ln414_fu_537_p2_carry__2_i_2_n_0,icmp_ln414_fu_537_p2_carry__2_i_3_n_0}),
        .O(NLW_icmp_ln414_fu_537_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln414_fu_537_p2_carry__2_i_4_n_0,icmp_ln414_fu_537_p2_carry__2_i_5_n_0,icmp_ln414_fu_537_p2_carry__2_i_6_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__2_i_1
       (.I0(valid_bits_load_reg_1003[30]),
        .I1(add_ln286_1_reg_1008[30]),
        .I2(add_ln286_1_reg_1008[31]),
        .I3(valid_bits_load_reg_1003[31]),
        .O(icmp_ln414_fu_537_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__2_i_2
       (.I0(valid_bits_load_reg_1003[28]),
        .I1(add_ln286_1_reg_1008[28]),
        .I2(add_ln286_1_reg_1008[29]),
        .I3(valid_bits_load_reg_1003[29]),
        .O(icmp_ln414_fu_537_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry__2_i_3
       (.I0(valid_bits_load_reg_1003[26]),
        .I1(add_ln286_1_reg_1008[26]),
        .I2(add_ln286_1_reg_1008[27]),
        .I3(valid_bits_load_reg_1003[27]),
        .O(icmp_ln414_fu_537_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__2_i_4
       (.I0(add_ln286_1_reg_1008[31]),
        .I1(valid_bits_load_reg_1003[31]),
        .I2(valid_bits_load_reg_1003[30]),
        .I3(add_ln286_1_reg_1008[30]),
        .O(icmp_ln414_fu_537_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__2_i_5
       (.I0(add_ln286_1_reg_1008[29]),
        .I1(valid_bits_load_reg_1003[29]),
        .I2(valid_bits_load_reg_1003[28]),
        .I3(add_ln286_1_reg_1008[28]),
        .O(icmp_ln414_fu_537_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry__2_i_6
       (.I0(add_ln286_1_reg_1008[27]),
        .I1(valid_bits_load_reg_1003[27]),
        .I2(valid_bits_load_reg_1003[26]),
        .I3(add_ln286_1_reg_1008[26]),
        .O(icmp_ln414_fu_537_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry_i_1
       (.I0(valid_bits_load_reg_1003[8]),
        .I1(add_ln286_1_reg_1008[8]),
        .I2(add_ln286_1_reg_1008[9]),
        .I3(valid_bits_load_reg_1003[9]),
        .O(icmp_ln414_fu_537_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry_i_2
       (.I0(valid_bits_load_reg_1003[6]),
        .I1(add_ln286_1_reg_1008[6]),
        .I2(add_ln286_1_reg_1008[7]),
        .I3(valid_bits_load_reg_1003[7]),
        .O(icmp_ln414_fu_537_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln414_fu_537_p2_carry_i_3
       (.I0(valid_bits_load_reg_1003[4]),
        .I1(add_ln286_1_reg_1008[4]),
        .I2(add_ln286_1_reg_1008[5]),
        .I3(valid_bits_load_reg_1003[5]),
        .O(icmp_ln414_fu_537_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln414_fu_537_p2_carry_i_4
       (.I0(valid_bits_load_reg_1003[3]),
        .I1(add_ln286_1_reg_1008[3]),
        .O(icmp_ln414_fu_537_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry_i_5
       (.I0(add_ln286_1_reg_1008[9]),
        .I1(valid_bits_load_reg_1003[9]),
        .I2(valid_bits_load_reg_1003[8]),
        .I3(add_ln286_1_reg_1008[8]),
        .O(icmp_ln414_fu_537_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry_i_6
       (.I0(add_ln286_1_reg_1008[7]),
        .I1(valid_bits_load_reg_1003[7]),
        .I2(valid_bits_load_reg_1003[6]),
        .I3(add_ln286_1_reg_1008[6]),
        .O(icmp_ln414_fu_537_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_537_p2_carry_i_7
       (.I0(add_ln286_1_reg_1008[5]),
        .I1(valid_bits_load_reg_1003[5]),
        .I2(valid_bits_load_reg_1003[4]),
        .I3(add_ln286_1_reg_1008[4]),
        .O(icmp_ln414_fu_537_p2_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h84)) 
    icmp_ln414_fu_537_p2_carry_i_8
       (.I0(valid_bits_load_reg_1003[3]),
        .I1(valid_bits_2_reg_1032[2]),
        .I2(add_ln286_1_reg_1008[3]),
        .O(icmp_ln414_fu_537_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln414_reg_1069[0]_i_1 
       (.I0(icmp_ln251_reg_922_pp0_iter1_reg),
        .I1(icmp_ln276_reg_938),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(p_13_in));
  FDRE \icmp_ln414_reg_1069_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_1069),
        .Q(icmp_ln414_reg_1069_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_1069_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_1069_pp0_iter3_reg),
        .Q(icmp_ln414_reg_1069_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_1069_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_1069_pp0_iter4_reg),
        .Q(icmp_ln414_reg_1069_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_1069_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(icmp_ln414_fu_537_p2),
        .Q(icmp_ln414_reg_1069),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln674_1_reg_1037[0]_i_1 
       (.I0(icmp_ln674_1_fu_482_p2),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(icmp_ln674_1_reg_1037),
        .O(\icmp_ln674_1_reg_1037[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_10 
       (.I0(sub_ln289_reg_947[26]),
        .I1(add_ln289_reg_942[26]),
        .I2(sub_ln289_reg_947[27]),
        .I3(add_ln289_reg_942[27]),
        .O(\icmp_ln674_1_reg_1037[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_11 
       (.I0(sub_ln289_reg_947[24]),
        .I1(add_ln289_reg_942[24]),
        .I2(sub_ln289_reg_947[25]),
        .I3(add_ln289_reg_942[25]),
        .O(\icmp_ln674_1_reg_1037[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_13 
       (.I0(sub_ln289_reg_947[22]),
        .I1(add_ln289_reg_942[22]),
        .I2(add_ln289_reg_942[23]),
        .I3(sub_ln289_reg_947[23]),
        .O(\icmp_ln674_1_reg_1037[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_14 
       (.I0(sub_ln289_reg_947[20]),
        .I1(add_ln289_reg_942[20]),
        .I2(add_ln289_reg_942[21]),
        .I3(sub_ln289_reg_947[21]),
        .O(\icmp_ln674_1_reg_1037[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_15 
       (.I0(sub_ln289_reg_947[18]),
        .I1(add_ln289_reg_942[18]),
        .I2(add_ln289_reg_942[19]),
        .I3(sub_ln289_reg_947[19]),
        .O(\icmp_ln674_1_reg_1037[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_16 
       (.I0(sub_ln289_reg_947[16]),
        .I1(add_ln289_reg_942[16]),
        .I2(add_ln289_reg_942[17]),
        .I3(sub_ln289_reg_947[17]),
        .O(\icmp_ln674_1_reg_1037[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_17 
       (.I0(sub_ln289_reg_947[22]),
        .I1(add_ln289_reg_942[22]),
        .I2(sub_ln289_reg_947[23]),
        .I3(add_ln289_reg_942[23]),
        .O(\icmp_ln674_1_reg_1037[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_18 
       (.I0(sub_ln289_reg_947[20]),
        .I1(add_ln289_reg_942[20]),
        .I2(sub_ln289_reg_947[21]),
        .I3(add_ln289_reg_942[21]),
        .O(\icmp_ln674_1_reg_1037[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_19 
       (.I0(sub_ln289_reg_947[18]),
        .I1(add_ln289_reg_942[18]),
        .I2(sub_ln289_reg_947[19]),
        .I3(add_ln289_reg_942[19]),
        .O(\icmp_ln674_1_reg_1037[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_20 
       (.I0(sub_ln289_reg_947[16]),
        .I1(add_ln289_reg_942[16]),
        .I2(sub_ln289_reg_947[17]),
        .I3(add_ln289_reg_942[17]),
        .O(\icmp_ln674_1_reg_1037[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_22 
       (.I0(sub_ln289_reg_947[14]),
        .I1(add_ln289_reg_942[14]),
        .I2(add_ln289_reg_942[15]),
        .I3(sub_ln289_reg_947[15]),
        .O(\icmp_ln674_1_reg_1037[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_23 
       (.I0(sub_ln289_reg_947[12]),
        .I1(add_ln289_reg_942[12]),
        .I2(add_ln289_reg_942[13]),
        .I3(sub_ln289_reg_947[13]),
        .O(\icmp_ln674_1_reg_1037[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_24 
       (.I0(sub_ln289_reg_947[10]),
        .I1(add_ln289_reg_942[10]),
        .I2(add_ln289_reg_942[11]),
        .I3(sub_ln289_reg_947[11]),
        .O(\icmp_ln674_1_reg_1037[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_25 
       (.I0(sub_ln289_reg_947[8]),
        .I1(add_ln289_reg_942[8]),
        .I2(add_ln289_reg_942[9]),
        .I3(sub_ln289_reg_947[9]),
        .O(\icmp_ln674_1_reg_1037[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_26 
       (.I0(sub_ln289_reg_947[14]),
        .I1(add_ln289_reg_942[14]),
        .I2(sub_ln289_reg_947[15]),
        .I3(add_ln289_reg_942[15]),
        .O(\icmp_ln674_1_reg_1037[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_27 
       (.I0(sub_ln289_reg_947[12]),
        .I1(add_ln289_reg_942[12]),
        .I2(sub_ln289_reg_947[13]),
        .I3(add_ln289_reg_942[13]),
        .O(\icmp_ln674_1_reg_1037[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_28 
       (.I0(sub_ln289_reg_947[10]),
        .I1(add_ln289_reg_942[10]),
        .I2(sub_ln289_reg_947[11]),
        .I3(add_ln289_reg_942[11]),
        .O(\icmp_ln674_1_reg_1037[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_29 
       (.I0(sub_ln289_reg_947[8]),
        .I1(add_ln289_reg_942[8]),
        .I2(sub_ln289_reg_947[9]),
        .I3(add_ln289_reg_942[9]),
        .O(\icmp_ln674_1_reg_1037[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_30 
       (.I0(sub_ln289_reg_947[6]),
        .I1(add_ln289_reg_942[6]),
        .I2(add_ln289_reg_942[7]),
        .I3(sub_ln289_reg_947[7]),
        .O(\icmp_ln674_1_reg_1037[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_31 
       (.I0(sub_ln289_reg_947[4]),
        .I1(add_ln289_reg_942[4]),
        .I2(add_ln289_reg_942[5]),
        .I3(sub_ln289_reg_947[5]),
        .O(\icmp_ln674_1_reg_1037[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_32 
       (.I0(sub_ln289_reg_947[2]),
        .I1(add_ln289_reg_942[2]),
        .I2(add_ln289_reg_942[3]),
        .I3(sub_ln289_reg_947[3]),
        .O(\icmp_ln674_1_reg_1037[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_33 
       (.I0(sub_ln289_reg_947[0]),
        .I1(add_ln289_reg_942[0]),
        .I2(add_ln289_reg_942[1]),
        .I3(sub_ln289_reg_947[1]),
        .O(\icmp_ln674_1_reg_1037[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_34 
       (.I0(sub_ln289_reg_947[6]),
        .I1(add_ln289_reg_942[6]),
        .I2(sub_ln289_reg_947[7]),
        .I3(add_ln289_reg_942[7]),
        .O(\icmp_ln674_1_reg_1037[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_35 
       (.I0(sub_ln289_reg_947[4]),
        .I1(add_ln289_reg_942[4]),
        .I2(sub_ln289_reg_947[5]),
        .I3(add_ln289_reg_942[5]),
        .O(\icmp_ln674_1_reg_1037[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_36 
       (.I0(sub_ln289_reg_947[2]),
        .I1(add_ln289_reg_942[2]),
        .I2(sub_ln289_reg_947[3]),
        .I3(add_ln289_reg_942[3]),
        .O(\icmp_ln674_1_reg_1037[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_37 
       (.I0(sub_ln289_reg_947[0]),
        .I1(add_ln289_reg_942[0]),
        .I2(sub_ln289_reg_947[1]),
        .I3(add_ln289_reg_942[1]),
        .O(\icmp_ln674_1_reg_1037[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_4 
       (.I0(sub_ln289_reg_947[30]),
        .I1(add_ln289_reg_942[30]),
        .I2(add_ln289_reg_942[31]),
        .I3(sub_ln289_reg_947[31]),
        .O(\icmp_ln674_1_reg_1037[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_5 
       (.I0(sub_ln289_reg_947[28]),
        .I1(add_ln289_reg_942[28]),
        .I2(add_ln289_reg_942[29]),
        .I3(sub_ln289_reg_947[29]),
        .O(\icmp_ln674_1_reg_1037[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_6 
       (.I0(sub_ln289_reg_947[26]),
        .I1(add_ln289_reg_942[26]),
        .I2(add_ln289_reg_942[27]),
        .I3(sub_ln289_reg_947[27]),
        .O(\icmp_ln674_1_reg_1037[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_1037[0]_i_7 
       (.I0(sub_ln289_reg_947[24]),
        .I1(add_ln289_reg_942[24]),
        .I2(add_ln289_reg_942[25]),
        .I3(sub_ln289_reg_947[25]),
        .O(\icmp_ln674_1_reg_1037[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_8 
       (.I0(sub_ln289_reg_947[30]),
        .I1(add_ln289_reg_942[30]),
        .I2(sub_ln289_reg_947[31]),
        .I3(add_ln289_reg_942[31]),
        .O(\icmp_ln674_1_reg_1037[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_1037[0]_i_9 
       (.I0(sub_ln289_reg_947[28]),
        .I1(add_ln289_reg_942[28]),
        .I2(sub_ln289_reg_947[29]),
        .I3(add_ln289_reg_942[29]),
        .O(\icmp_ln674_1_reg_1037[0]_i_9_n_0 ));
  FDRE \icmp_ln674_1_reg_1037_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln674_1_reg_1037[0]_i_1_n_0 ),
        .Q(icmp_ln674_1_reg_1037),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln674_1_reg_1037_reg[0]_i_12 
       (.CI(\icmp_ln674_1_reg_1037_reg[0]_i_21_n_0 ),
        .CO({\icmp_ln674_1_reg_1037_reg[0]_i_12_n_0 ,\icmp_ln674_1_reg_1037_reg[0]_i_12_n_1 ,\icmp_ln674_1_reg_1037_reg[0]_i_12_n_2 ,\icmp_ln674_1_reg_1037_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln674_1_reg_1037[0]_i_22_n_0 ,\icmp_ln674_1_reg_1037[0]_i_23_n_0 ,\icmp_ln674_1_reg_1037[0]_i_24_n_0 ,\icmp_ln674_1_reg_1037[0]_i_25_n_0 }),
        .O(\NLW_icmp_ln674_1_reg_1037_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\icmp_ln674_1_reg_1037[0]_i_26_n_0 ,\icmp_ln674_1_reg_1037[0]_i_27_n_0 ,\icmp_ln674_1_reg_1037[0]_i_28_n_0 ,\icmp_ln674_1_reg_1037[0]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln674_1_reg_1037_reg[0]_i_2 
       (.CI(\icmp_ln674_1_reg_1037_reg[0]_i_3_n_0 ),
        .CO({icmp_ln674_1_fu_482_p2,\icmp_ln674_1_reg_1037_reg[0]_i_2_n_1 ,\icmp_ln674_1_reg_1037_reg[0]_i_2_n_2 ,\icmp_ln674_1_reg_1037_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln674_1_reg_1037[0]_i_4_n_0 ,\icmp_ln674_1_reg_1037[0]_i_5_n_0 ,\icmp_ln674_1_reg_1037[0]_i_6_n_0 ,\icmp_ln674_1_reg_1037[0]_i_7_n_0 }),
        .O(\NLW_icmp_ln674_1_reg_1037_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln674_1_reg_1037[0]_i_8_n_0 ,\icmp_ln674_1_reg_1037[0]_i_9_n_0 ,\icmp_ln674_1_reg_1037[0]_i_10_n_0 ,\icmp_ln674_1_reg_1037[0]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln674_1_reg_1037_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\icmp_ln674_1_reg_1037_reg[0]_i_21_n_0 ,\icmp_ln674_1_reg_1037_reg[0]_i_21_n_1 ,\icmp_ln674_1_reg_1037_reg[0]_i_21_n_2 ,\icmp_ln674_1_reg_1037_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln674_1_reg_1037[0]_i_30_n_0 ,\icmp_ln674_1_reg_1037[0]_i_31_n_0 ,\icmp_ln674_1_reg_1037[0]_i_32_n_0 ,\icmp_ln674_1_reg_1037[0]_i_33_n_0 }),
        .O(\NLW_icmp_ln674_1_reg_1037_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\icmp_ln674_1_reg_1037[0]_i_34_n_0 ,\icmp_ln674_1_reg_1037[0]_i_35_n_0 ,\icmp_ln674_1_reg_1037[0]_i_36_n_0 ,\icmp_ln674_1_reg_1037[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln674_1_reg_1037_reg[0]_i_3 
       (.CI(\icmp_ln674_1_reg_1037_reg[0]_i_12_n_0 ),
        .CO({\icmp_ln674_1_reg_1037_reg[0]_i_3_n_0 ,\icmp_ln674_1_reg_1037_reg[0]_i_3_n_1 ,\icmp_ln674_1_reg_1037_reg[0]_i_3_n_2 ,\icmp_ln674_1_reg_1037_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln674_1_reg_1037[0]_i_13_n_0 ,\icmp_ln674_1_reg_1037[0]_i_14_n_0 ,\icmp_ln674_1_reg_1037[0]_i_15_n_0 ,\icmp_ln674_1_reg_1037[0]_i_16_n_0 }),
        .O(\NLW_icmp_ln674_1_reg_1037_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln674_1_reg_1037[0]_i_17_n_0 ,\icmp_ln674_1_reg_1037[0]_i_18_n_0 ,\icmp_ln674_1_reg_1037[0]_i_19_n_0 ,\icmp_ln674_1_reg_1037[0]_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h0040)) 
    \icmp_ln674_reg_1044[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(\icmp_ln277_reg_971_reg_n_0_[0] ),
        .O(icmp_ln674_reg_10440));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_1044[0]_i_2 
       (.I0(\icmp_ln674_reg_1044[0]_i_3_n_0 ),
        .I1(\icmp_ln674_reg_1044[0]_i_4_n_0 ),
        .I2(\icmp_ln674_reg_1044[0]_i_5_n_0 ),
        .I3(tmp_6_reg_981[23]),
        .I4(tmp_6_reg_981[21]),
        .O(\icmp_ln674_reg_1044[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_1044[0]_i_3 
       (.I0(tmp_6_reg_981[20]),
        .I1(tmp_6_reg_981[16]),
        .I2(tmp_6_reg_981[17]),
        .I3(tmp_6_reg_981[26]),
        .I4(tmp_6_reg_981[24]),
        .O(\icmp_ln674_reg_1044[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_1044[0]_i_4 
       (.I0(\icmp_ln674_reg_1044[0]_i_6_n_0 ),
        .I1(tmp_6_reg_981[10]),
        .I2(tmp_6_reg_981[11]),
        .I3(tmp_6_reg_981[8]),
        .I4(tmp_6_reg_981[9]),
        .O(\icmp_ln674_reg_1044[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_1044[0]_i_5 
       (.I0(tmp_6_reg_981[6]),
        .I1(tmp_6_reg_981[7]),
        .I2(tmp_6_reg_981[4]),
        .I3(tmp_6_reg_981[5]),
        .I4(\icmp_ln674_reg_1044[0]_i_7_n_0 ),
        .O(\icmp_ln674_reg_1044[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_1044[0]_i_6 
       (.I0(tmp_6_reg_981[0]),
        .I1(tmp_6_reg_981[1]),
        .I2(tmp_6_reg_981[2]),
        .I3(tmp_6_reg_981[3]),
        .I4(tmp_6_reg_981[13]),
        .I5(tmp_6_reg_981[12]),
        .O(\icmp_ln674_reg_1044[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_1044[0]_i_7 
       (.I0(tmp_6_reg_981[25]),
        .I1(tmp_6_reg_981[22]),
        .I2(tmp_6_reg_981[18]),
        .I3(tmp_6_reg_981[19]),
        .I4(tmp_6_reg_981[14]),
        .I5(tmp_6_reg_981[15]),
        .O(\icmp_ln674_reg_1044[0]_i_7_n_0 ));
  FDRE \icmp_ln674_reg_1044_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .Q(icmp_ln674_reg_1044),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF5FFFFFDD55DD55)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2_n_0),
        .I2(internal_full_n_reg),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_i_4_n_0),
        .I5(strm_full_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_2
       (.I0(strm_empty_n),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(icmp_ln276_reg_938),
        .I3(icmp_ln280_reg_994),
        .I4(p_26_in),
        .O(internal_full_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    internal_full_n_i_4
       (.I0(p_26_in),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(icmp_ln276_reg_938),
        .I3(icmp_ln280_reg_994),
        .I4(strm_empty_n),
        .O(internal_full_n_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \last_N_size_reg_897[5]_i_2 
       (.I0(shl_ln_fu_287_p3[3]),
        .O(\last_N_size_reg_897[5]_i_2_n_0 ));
  FDRE \last_N_size_reg_897_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[7]),
        .Q(\last_N_size_reg_897_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[8]),
        .Q(\last_N_size_reg_897_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[9]),
        .Q(\last_N_size_reg_897_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[10]),
        .Q(\last_N_size_reg_897_reg_n_0_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_897_reg[13]_i_1 
       (.CI(\last_N_size_reg_897_reg[9]_i_1_n_0 ),
        .CO({\last_N_size_reg_897_reg[13]_i_1_n_0 ,\last_N_size_reg_897_reg[13]_i_1_n_1 ,\last_N_size_reg_897_reg[13]_i_1_n_2 ,\last_N_size_reg_897_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[10:7]),
        .S(shl_ln_fu_287_p3[13:10]));
  FDRE \last_N_size_reg_897_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[11]),
        .Q(\last_N_size_reg_897_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[12]),
        .Q(\last_N_size_reg_897_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[13]),
        .Q(\last_N_size_reg_897_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[14]),
        .Q(\last_N_size_reg_897_reg_n_0_[17] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_897_reg[17]_i_1 
       (.CI(\last_N_size_reg_897_reg[13]_i_1_n_0 ),
        .CO({\last_N_size_reg_897_reg[17]_i_1_n_0 ,\last_N_size_reg_897_reg[17]_i_1_n_1 ,\last_N_size_reg_897_reg[17]_i_1_n_2 ,\last_N_size_reg_897_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[14:11]),
        .S(shl_ln_fu_287_p3[17:14]));
  FDRE \last_N_size_reg_897_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[15]),
        .Q(\last_N_size_reg_897_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[16]),
        .Q(\last_N_size_reg_897_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[17]),
        .Q(\last_N_size_reg_897_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[18]),
        .Q(\last_N_size_reg_897_reg_n_0_[21] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_897_reg[21]_i_1 
       (.CI(\last_N_size_reg_897_reg[17]_i_1_n_0 ),
        .CO({\last_N_size_reg_897_reg[21]_i_1_n_0 ,\last_N_size_reg_897_reg[21]_i_1_n_1 ,\last_N_size_reg_897_reg[21]_i_1_n_2 ,\last_N_size_reg_897_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[18:15]),
        .S(shl_ln_fu_287_p3[21:18]));
  FDRE \last_N_size_reg_897_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[19]),
        .Q(\last_N_size_reg_897_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[20]),
        .Q(\last_N_size_reg_897_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[21]),
        .Q(\last_N_size_reg_897_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[22]),
        .Q(\last_N_size_reg_897_reg_n_0_[25] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_897_reg[25]_i_1 
       (.CI(\last_N_size_reg_897_reg[21]_i_1_n_0 ),
        .CO({\last_N_size_reg_897_reg[25]_i_1_n_0 ,\last_N_size_reg_897_reg[25]_i_1_n_1 ,\last_N_size_reg_897_reg[25]_i_1_n_2 ,\last_N_size_reg_897_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[22:19]),
        .S(shl_ln_fu_287_p3[25:22]));
  FDRE \last_N_size_reg_897_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[23]),
        .Q(\last_N_size_reg_897_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[24]),
        .Q(\last_N_size_reg_897_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[25]),
        .Q(\last_N_size_reg_897_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[26]),
        .Q(\last_N_size_reg_897_reg_n_0_[29] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_897_reg[29]_i_1 
       (.CI(\last_N_size_reg_897_reg[25]_i_1_n_0 ),
        .CO({\last_N_size_reg_897_reg[29]_i_1_n_0 ,\last_N_size_reg_897_reg[29]_i_1_n_1 ,\last_N_size_reg_897_reg[29]_i_1_n_2 ,\last_N_size_reg_897_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[26:23]),
        .S(shl_ln_fu_287_p3[29:26]));
  FDRE \last_N_size_reg_897_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[27]),
        .Q(\last_N_size_reg_897_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[28]),
        .Q(\last_N_size_reg_897_reg_n_0_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_897_reg[31]_i_1 
       (.CI(\last_N_size_reg_897_reg[29]_i_1_n_0 ),
        .CO({\NLW_last_N_size_reg_897_reg[31]_i_1_CO_UNCONNECTED [3:1],\last_N_size_reg_897_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_last_N_size_reg_897_reg[31]_i_1_O_UNCONNECTED [3:2],p_0_in[28:27]}),
        .S({1'b0,1'b0,shl_ln_fu_287_p3[31:30]}));
  FDRE \last_N_size_reg_897_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[0]),
        .Q(\last_N_size_reg_897_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[1]),
        .Q(\last_N_size_reg_897_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[2]),
        .Q(\last_N_size_reg_897_reg_n_0_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_897_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\last_N_size_reg_897_reg[5]_i_1_n_0 ,\last_N_size_reg_897_reg[5]_i_1_n_1 ,\last_N_size_reg_897_reg[5]_i_1_n_2 ,\last_N_size_reg_897_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,shl_ln_fu_287_p3[3],1'b0}),
        .O({p_0_in[2:0],\NLW_last_N_size_reg_897_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({shl_ln_fu_287_p3[5:4],\last_N_size_reg_897[5]_i_2_n_0 ,1'b0}));
  FDRE \last_N_size_reg_897_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[3]),
        .Q(\last_N_size_reg_897_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[4]),
        .Q(\last_N_size_reg_897_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[5]),
        .Q(\last_N_size_reg_897_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \last_N_size_reg_897_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[6]),
        .Q(\last_N_size_reg_897_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_897_reg[9]_i_1 
       (.CI(\last_N_size_reg_897_reg[5]_i_1_n_0 ),
        .CO({\last_N_size_reg_897_reg[9]_i_1_n_0 ,\last_N_size_reg_897_reg[9]_i_1_n_1 ,\last_N_size_reg_897_reg[9]_i_1_n_2 ,\last_N_size_reg_897_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[6:3]),
        .S(shl_ln_fu_287_p3[9:6]));
  FDRE \loop_count_reg_871_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [0]),
        .Q(in_size_bits_fu_219_p2[3]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [10]),
        .Q(in_size_bits_fu_219_p2[13]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [11]),
        .Q(in_size_bits_fu_219_p2[14]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [12]),
        .Q(in_size_bits_fu_219_p2[15]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [13]),
        .Q(in_size_bits_fu_219_p2[16]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [14]),
        .Q(in_size_bits_fu_219_p2[17]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [15]),
        .Q(in_size_bits_fu_219_p2[18]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [16]),
        .Q(in_size_bits_fu_219_p2[19]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [17]),
        .Q(in_size_bits_fu_219_p2[20]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [18]),
        .Q(in_size_bits_fu_219_p2[21]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [19]),
        .Q(in_size_bits_fu_219_p2[22]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [1]),
        .Q(in_size_bits_fu_219_p2[4]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [20]),
        .Q(in_size_bits_fu_219_p2[23]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [21]),
        .Q(in_size_bits_fu_219_p2[24]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [22]),
        .Q(in_size_bits_fu_219_p2[25]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [23]),
        .Q(in_size_bits_fu_219_p2[26]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [24]),
        .Q(in_size_bits_fu_219_p2[27]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [25]),
        .Q(in_size_bits_fu_219_p2[28]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [26]),
        .Q(in_size_bits_fu_219_p2[29]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [27]),
        .Q(in_size_bits_fu_219_p2[30]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [28]),
        .Q(in_size_bits_fu_219_p2[31]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [29]),
        .Q(\loop_count_reg_871_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [2]),
        .Q(in_size_bits_fu_219_p2[5]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [30]),
        .Q(\loop_count_reg_871_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [31]),
        .Q(\loop_count_reg_871_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [3]),
        .Q(in_size_bits_fu_219_p2[6]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [4]),
        .Q(in_size_bits_fu_219_p2[7]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [5]),
        .Q(in_size_bits_fu_219_p2[8]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [6]),
        .Q(in_size_bits_fu_219_p2[9]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [7]),
        .Q(in_size_bits_fu_219_p2[10]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [8]),
        .Q(in_size_bits_fu_219_p2[11]),
        .R(1'b0));
  FDRE \loop_count_reg_871_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [9]),
        .Q(in_size_bits_fu_219_p2[12]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1 lshr_32ns_6ns_32_2_1_U26
       (.D(grp_fu_628_p2),
        .E(p_16_in),
        .Q(select_ln674_3_reg_1049),
        .ap_clk(ap_clk),
        .\dout_array_reg[0][0]_0 (select_ln674_4_reg_1054),
        .\dout_array_reg[0][0]_1 (\dout_array_reg[0][0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1_21 lshr_32ns_6ns_32_2_1_U27
       (.D(grp_fu_675_p2),
        .E(p_16_in),
        .Q(select_ln674_6_reg_1082),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\din1_cast_array_reg[0][2]_0 (ap_CS_fsm_pp0_stage0),
        .\din1_cast_array_reg[0][2]_1 (ap_enable_reg_pp0_iter7_reg_n_0),
        .\dout_array_reg[0][0]_0 (select_ln674_7_reg_1087),
        .\dout_array_reg[0][0]_1 (\dout_array_reg[0][0] ),
        .icmp_ln251_reg_922_pp0_iter6_reg(icmp_ln251_reg_922_pp0_iter6_reg),
        .in_mat_data_full_n(in_mat_data_full_n),
        .p_25_in(p_25_in),
        .strm_empty_n(strm_empty_n));
  LUT3 #(
    .INIT(8'h04)) 
    \lshr_ln674_4_reg_1128[7]_i_1 
       (.I0(icmp_ln276_reg_938_pp0_iter4_reg),
        .I1(icmp_ln251_reg_922_pp0_iter4_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(lshr_ln674_4_reg_11280));
  FDRE \lshr_ln674_4_reg_1128_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_11280),
        .D(grp_fu_675_p2[0]),
        .Q(lshr_ln674_4_reg_1128[0]),
        .R(1'b0));
  FDRE \lshr_ln674_4_reg_1128_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_11280),
        .D(grp_fu_675_p2[1]),
        .Q(lshr_ln674_4_reg_1128[1]),
        .R(1'b0));
  FDRE \lshr_ln674_4_reg_1128_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_11280),
        .D(grp_fu_675_p2[2]),
        .Q(lshr_ln674_4_reg_1128[2]),
        .R(1'b0));
  FDRE \lshr_ln674_4_reg_1128_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_11280),
        .D(grp_fu_675_p2[3]),
        .Q(lshr_ln674_4_reg_1128[3]),
        .R(1'b0));
  FDRE \lshr_ln674_4_reg_1128_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_11280),
        .D(grp_fu_675_p2[4]),
        .Q(lshr_ln674_4_reg_1128[4]),
        .R(1'b0));
  FDRE \lshr_ln674_4_reg_1128_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_11280),
        .D(grp_fu_675_p2[5]),
        .Q(lshr_ln674_4_reg_1128[5]),
        .R(1'b0));
  FDRE \lshr_ln674_4_reg_1128_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_11280),
        .D(grp_fu_675_p2[6]),
        .Q(lshr_ln674_4_reg_1128[6]),
        .R(1'b0));
  FDRE \lshr_ln674_4_reg_1128_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_4_reg_11280),
        .D(grp_fu_675_p2[7]),
        .Q(lshr_ln674_4_reg_1128[7]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_1118_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(grp_fu_628_p2[0]),
        .Q(lshr_ln674_reg_1118[0]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_1118_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(grp_fu_628_p2[1]),
        .Q(lshr_ln674_reg_1118[1]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_1118_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(grp_fu_628_p2[2]),
        .Q(lshr_ln674_reg_1118[2]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_1118_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(grp_fu_628_p2[3]),
        .Q(lshr_ln674_reg_1118[3]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_1118_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(grp_fu_628_p2[4]),
        .Q(lshr_ln674_reg_1118[4]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_1118_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(grp_fu_628_p2[5]),
        .Q(lshr_ln674_reg_1118[5]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_1118_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(grp_fu_628_p2[6]),
        .Q(lshr_ln674_reg_1118[6]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_1118_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(grp_fu_628_p2[7]),
        .Q(lshr_ln674_reg_1118[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[1]_i_3 
       (.I0(icmp_ln251_reg_922_pp0_iter1_reg),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln280_reg_994),
        .O(p_25_in));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_4 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln251_reg_922_pp0_iter6_reg),
        .I2(ap_enable_reg_pp0_iter7_reg_n_0),
        .I3(Q[2]),
        .I4(in_mat_data_full_n),
        .O(\icmp_ln251_reg_922_pp0_iter6_reg_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_22 mul_32s_32s_32_7_1_U25
       (.B({cols_loc_read_reg_845[31:29],empty_reg_851[28:17]}),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ),
        .Q(ap_CS_fsm_state1),
        .\a_reg0_reg[31] (rows_reg_856),
        .ap_clk(ap_clk),
        .buff1_reg(\rows_reg_856_reg[31]_0 [16:0]),
        .cols_loc_read_reg_845({empty_reg_851[16:1],cols_loc_read_reg_845[0]}),
        .out(out[16:0]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_V_2_reg_1143[0]_i_1 
       (.I0(lshr_ln674_4_reg_1128[0]),
        .I1(sub_ln674_10_reg_1092_pp0_iter5_reg[5]),
        .O(\out_V_2_reg_1143[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF000700)) 
    \out_V_2_reg_1143[1]_i_1 
       (.I0(sub_ln674_10_reg_1092_pp0_iter5_reg[0]),
        .I1(sub_ln674_10_reg_1092_pp0_iter5_reg[1]),
        .I2(sub_ln674_10_reg_1092_pp0_iter5_reg[5]),
        .I3(lshr_ln674_4_reg_1128[1]),
        .I4(\out_V_2_reg_1143[3]_i_2_n_0 ),
        .O(out_V_2_fu_750_p1[1]));
  LUT6 #(
    .INIT(64'h000000004CCCCCCC)) 
    \out_V_2_reg_1143[2]_i_1 
       (.I0(sub_ln674_10_reg_1092_pp0_iter5_reg[1]),
        .I1(lshr_ln674_4_reg_1128[2]),
        .I2(sub_ln674_10_reg_1092_pp0_iter5_reg[2]),
        .I3(sub_ln674_10_reg_1092_pp0_iter5_reg[3]),
        .I4(sub_ln674_10_reg_1092_pp0_iter5_reg[4]),
        .I5(sub_ln674_10_reg_1092_pp0_iter5_reg[5]),
        .O(out_V_2_fu_750_p1[2]));
  LUT5 #(
    .INIT(32'hFF000100)) 
    \out_V_2_reg_1143[3]_i_1 
       (.I0(sub_ln674_10_reg_1092_pp0_iter5_reg[1]),
        .I1(sub_ln674_10_reg_1092_pp0_iter5_reg[5]),
        .I2(sub_ln674_10_reg_1092_pp0_iter5_reg[0]),
        .I3(lshr_ln674_4_reg_1128[3]),
        .I4(\out_V_2_reg_1143[3]_i_2_n_0 ),
        .O(out_V_2_fu_750_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \out_V_2_reg_1143[3]_i_2 
       (.I0(sub_ln674_10_reg_1092_pp0_iter5_reg[2]),
        .I1(sub_ln674_10_reg_1092_pp0_iter5_reg[3]),
        .I2(sub_ln674_10_reg_1092_pp0_iter5_reg[4]),
        .I3(sub_ln674_10_reg_1092_pp0_iter5_reg[5]),
        .O(\out_V_2_reg_1143[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h15550000)) 
    \out_V_2_reg_1143[4]_i_1 
       (.I0(sub_ln674_10_reg_1092_pp0_iter5_reg[5]),
        .I1(sub_ln674_10_reg_1092_pp0_iter5_reg[4]),
        .I2(sub_ln674_10_reg_1092_pp0_iter5_reg[3]),
        .I3(sub_ln674_10_reg_1092_pp0_iter5_reg[2]),
        .I4(lshr_ln674_4_reg_1128[4]),
        .O(out_V_2_fu_750_p1[4]));
  LUT6 #(
    .INIT(64'h4040404040444444)) 
    \out_V_2_reg_1143[5]_i_1 
       (.I0(sub_ln674_10_reg_1092_pp0_iter5_reg[5]),
        .I1(lshr_ln674_4_reg_1128[5]),
        .I2(\out_V_2_reg_1143[7]_i_3_n_0 ),
        .I3(sub_ln674_10_reg_1092_pp0_iter5_reg[1]),
        .I4(sub_ln674_10_reg_1092_pp0_iter5_reg[0]),
        .I5(sub_ln674_10_reg_1092_pp0_iter5_reg[2]),
        .O(out_V_2_fu_750_p1[5]));
  LUT6 #(
    .INIT(64'h000000001FFF0000)) 
    \out_V_2_reg_1143[6]_i_1 
       (.I0(sub_ln674_10_reg_1092_pp0_iter5_reg[1]),
        .I1(sub_ln674_10_reg_1092_pp0_iter5_reg[2]),
        .I2(sub_ln674_10_reg_1092_pp0_iter5_reg[3]),
        .I3(sub_ln674_10_reg_1092_pp0_iter5_reg[4]),
        .I4(lshr_ln674_4_reg_1128[6]),
        .I5(sub_ln674_10_reg_1092_pp0_iter5_reg[5]),
        .O(out_V_2_fu_750_p1[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \out_V_2_reg_1143[7]_i_1 
       (.I0(icmp_ln276_reg_938_pp0_iter5_reg),
        .I1(icmp_ln251_reg_922_pp0_iter5_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(out_V_2_reg_11430));
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    \out_V_2_reg_1143[7]_i_2 
       (.I0(sub_ln674_10_reg_1092_pp0_iter5_reg[1]),
        .I1(sub_ln674_10_reg_1092_pp0_iter5_reg[2]),
        .I2(sub_ln674_10_reg_1092_pp0_iter5_reg[0]),
        .I3(\out_V_2_reg_1143[7]_i_3_n_0 ),
        .I4(lshr_ln674_4_reg_1128[7]),
        .I5(sub_ln674_10_reg_1092_pp0_iter5_reg[5]),
        .O(out_V_2_fu_750_p1[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \out_V_2_reg_1143[7]_i_3 
       (.I0(sub_ln674_10_reg_1092_pp0_iter5_reg[3]),
        .I1(sub_ln674_10_reg_1092_pp0_iter5_reg[4]),
        .O(\out_V_2_reg_1143[7]_i_3_n_0 ));
  FDRE \out_V_2_reg_1143_reg[0] 
       (.C(ap_clk),
        .CE(out_V_2_reg_11430),
        .D(\out_V_2_reg_1143[0]_i_1_n_0 ),
        .Q(out_V_2_reg_1143[0]),
        .R(1'b0));
  FDRE \out_V_2_reg_1143_reg[1] 
       (.C(ap_clk),
        .CE(out_V_2_reg_11430),
        .D(out_V_2_fu_750_p1[1]),
        .Q(out_V_2_reg_1143[1]),
        .R(1'b0));
  FDRE \out_V_2_reg_1143_reg[2] 
       (.C(ap_clk),
        .CE(out_V_2_reg_11430),
        .D(out_V_2_fu_750_p1[2]),
        .Q(out_V_2_reg_1143[2]),
        .R(1'b0));
  FDRE \out_V_2_reg_1143_reg[3] 
       (.C(ap_clk),
        .CE(out_V_2_reg_11430),
        .D(out_V_2_fu_750_p1[3]),
        .Q(out_V_2_reg_1143[3]),
        .R(1'b0));
  FDRE \out_V_2_reg_1143_reg[4] 
       (.C(ap_clk),
        .CE(out_V_2_reg_11430),
        .D(out_V_2_fu_750_p1[4]),
        .Q(out_V_2_reg_1143[4]),
        .R(1'b0));
  FDRE \out_V_2_reg_1143_reg[5] 
       (.C(ap_clk),
        .CE(out_V_2_reg_11430),
        .D(out_V_2_fu_750_p1[5]),
        .Q(out_V_2_reg_1143[5]),
        .R(1'b0));
  FDRE \out_V_2_reg_1143_reg[6] 
       (.C(ap_clk),
        .CE(out_V_2_reg_11430),
        .D(out_V_2_fu_750_p1[6]),
        .Q(out_V_2_reg_1143[6]),
        .R(1'b0));
  FDRE \out_V_2_reg_1143_reg[7] 
       (.C(ap_clk),
        .CE(out_V_2_reg_11430),
        .D(out_V_2_fu_750_p1[7]),
        .Q(out_V_2_reg_1143[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \out_V_reg_1133[0]_i_1 
       (.I0(lshr_ln674_reg_1118[0]),
        .I1(sub_ln674_6_reg_1097_pp0_iter4_reg[5]),
        .I2(sub_ln414_reg_1123[3]),
        .O(p_Result_5_fu_712_p2[0]));
  LUT6 #(
    .INIT(64'h0000000008888888)) 
    \out_V_reg_1133[1]_i_1 
       (.I0(lshr_ln674_reg_1118[1]),
        .I1(\out_V_reg_1133[1]_i_2_n_0 ),
        .I2(sub_ln414_reg_1123[0]),
        .I3(sub_ln414_reg_1123[2]),
        .I4(sub_ln414_reg_1123[1]),
        .I5(sub_ln414_reg_1123[3]),
        .O(p_Result_5_fu_712_p2[1]));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \out_V_reg_1133[1]_i_2 
       (.I0(sub_ln674_6_reg_1097_pp0_iter4_reg[0]),
        .I1(sub_ln674_6_reg_1097_pp0_iter4_reg[2]),
        .I2(sub_ln674_6_reg_1097_pp0_iter4_reg[4]),
        .I3(sub_ln674_6_reg_1097_pp0_iter4_reg[3]),
        .I4(sub_ln674_6_reg_1097_pp0_iter4_reg[1]),
        .I5(sub_ln674_6_reg_1097_pp0_iter4_reg[5]),
        .O(\out_V_reg_1133[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080808)) 
    \out_V_reg_1133[2]_i_1 
       (.I0(lshr_ln674_reg_1118[2]),
        .I1(\out_V_reg_1133[2]_i_2_n_0 ),
        .I2(sub_ln674_6_reg_1097_pp0_iter4_reg[5]),
        .I3(sub_ln414_reg_1123[1]),
        .I4(sub_ln414_reg_1123[2]),
        .I5(sub_ln414_reg_1123[3]),
        .O(p_Result_5_fu_712_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \out_V_reg_1133[2]_i_2 
       (.I0(sub_ln674_6_reg_1097_pp0_iter4_reg[2]),
        .I1(sub_ln674_6_reg_1097_pp0_iter4_reg[4]),
        .I2(sub_ln674_6_reg_1097_pp0_iter4_reg[3]),
        .I3(sub_ln674_6_reg_1097_pp0_iter4_reg[1]),
        .O(\out_V_reg_1133[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000880888)) 
    \out_V_reg_1133[3]_i_1 
       (.I0(lshr_ln674_reg_1118[3]),
        .I1(\out_V_reg_1133[3]_i_2_n_0 ),
        .I2(sub_ln414_reg_1123[1]),
        .I3(sub_ln414_reg_1123[2]),
        .I4(sub_ln414_reg_1123[0]),
        .I5(sub_ln414_reg_1123[3]),
        .O(p_Result_5_fu_712_p2[3]));
  LUT6 #(
    .INIT(64'h000000003FFF7FFF)) 
    \out_V_reg_1133[3]_i_2 
       (.I0(sub_ln674_6_reg_1097_pp0_iter4_reg[1]),
        .I1(sub_ln674_6_reg_1097_pp0_iter4_reg[3]),
        .I2(sub_ln674_6_reg_1097_pp0_iter4_reg[4]),
        .I3(sub_ln674_6_reg_1097_pp0_iter4_reg[2]),
        .I4(sub_ln674_6_reg_1097_pp0_iter4_reg[0]),
        .I5(sub_ln674_6_reg_1097_pp0_iter4_reg[5]),
        .O(\out_V_reg_1133[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \out_V_reg_1133[4]_i_1 
       (.I0(lshr_ln674_reg_1118[4]),
        .I1(\out_V_reg_1133[4]_i_2_n_0 ),
        .I2(sub_ln674_6_reg_1097_pp0_iter4_reg[5]),
        .I3(sub_ln414_reg_1123[3]),
        .I4(sub_ln414_reg_1123[2]),
        .O(p_Result_5_fu_712_p2[4]));
  LUT3 #(
    .INIT(8'h7F)) 
    \out_V_reg_1133[4]_i_2 
       (.I0(sub_ln674_6_reg_1097_pp0_iter4_reg[3]),
        .I1(sub_ln674_6_reg_1097_pp0_iter4_reg[4]),
        .I2(sub_ln674_6_reg_1097_pp0_iter4_reg[2]),
        .O(\out_V_reg_1133[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080808)) 
    \out_V_reg_1133[5]_i_1 
       (.I0(lshr_ln674_reg_1118[5]),
        .I1(\out_V_reg_1133[5]_i_2_n_0 ),
        .I2(sub_ln414_reg_1123[2]),
        .I3(sub_ln414_reg_1123[0]),
        .I4(sub_ln414_reg_1123[1]),
        .I5(sub_ln414_reg_1123[3]),
        .O(p_Result_5_fu_712_p2[5]));
  LUT6 #(
    .INIT(64'h000000003F7F7F7F)) 
    \out_V_reg_1133[5]_i_2 
       (.I0(sub_ln674_6_reg_1097_pp0_iter4_reg[2]),
        .I1(sub_ln674_6_reg_1097_pp0_iter4_reg[4]),
        .I2(sub_ln674_6_reg_1097_pp0_iter4_reg[3]),
        .I3(sub_ln674_6_reg_1097_pp0_iter4_reg[0]),
        .I4(sub_ln674_6_reg_1097_pp0_iter4_reg[1]),
        .I5(sub_ln674_6_reg_1097_pp0_iter4_reg[5]),
        .O(\out_V_reg_1133[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \out_V_reg_1133[6]_i_1 
       (.I0(lshr_ln674_reg_1118[6]),
        .I1(\out_V_reg_1133[6]_i_2_n_0 ),
        .I2(sub_ln674_6_reg_1097_pp0_iter4_reg[5]),
        .I3(sub_ln414_reg_1123[1]),
        .I4(sub_ln414_reg_1123[2]),
        .I5(sub_ln414_reg_1123[3]),
        .O(p_Result_5_fu_712_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h3F7F)) 
    \out_V_reg_1133[6]_i_2 
       (.I0(sub_ln674_6_reg_1097_pp0_iter4_reg[1]),
        .I1(sub_ln674_6_reg_1097_pp0_iter4_reg[3]),
        .I2(sub_ln674_6_reg_1097_pp0_iter4_reg[4]),
        .I3(sub_ln674_6_reg_1097_pp0_iter4_reg[2]),
        .O(\out_V_reg_1133[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \out_V_reg_1133[7]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938_pp0_iter4_reg),
        .I2(icmp_ln251_reg_922_pp0_iter4_reg),
        .I3(icmp_ln277_reg_971_pp0_iter4_reg),
        .O(out_V_reg_1133));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \out_V_reg_1133[7]_i_2 
       (.I0(lshr_ln674_reg_1118[7]),
        .I1(\out_V_reg_1133[7]_i_3_n_0 ),
        .I2(sub_ln414_reg_1123[0]),
        .I3(sub_ln414_reg_1123[2]),
        .I4(sub_ln414_reg_1123[1]),
        .I5(sub_ln414_reg_1123[3]),
        .O(p_Result_5_fu_712_p2[7]));
  LUT6 #(
    .INIT(64'h000000003F3F3F7F)) 
    \out_V_reg_1133[7]_i_3 
       (.I0(sub_ln674_6_reg_1097_pp0_iter4_reg[2]),
        .I1(sub_ln674_6_reg_1097_pp0_iter4_reg[4]),
        .I2(sub_ln674_6_reg_1097_pp0_iter4_reg[3]),
        .I3(sub_ln674_6_reg_1097_pp0_iter4_reg[1]),
        .I4(sub_ln674_6_reg_1097_pp0_iter4_reg[0]),
        .I5(sub_ln674_6_reg_1097_pp0_iter4_reg[5]),
        .O(\out_V_reg_1133[7]_i_3_n_0 ));
  FDRE \out_V_reg_1133_reg[0] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(p_Result_5_fu_712_p2[0]),
        .Q(\out_V_reg_1133_reg_n_0_[0] ),
        .R(out_V_reg_1133));
  FDRE \out_V_reg_1133_reg[1] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(p_Result_5_fu_712_p2[1]),
        .Q(\out_V_reg_1133_reg_n_0_[1] ),
        .R(out_V_reg_1133));
  FDRE \out_V_reg_1133_reg[2] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(p_Result_5_fu_712_p2[2]),
        .Q(\out_V_reg_1133_reg_n_0_[2] ),
        .R(out_V_reg_1133));
  FDRE \out_V_reg_1133_reg[3] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(p_Result_5_fu_712_p2[3]),
        .Q(\out_V_reg_1133_reg_n_0_[3] ),
        .R(out_V_reg_1133));
  FDRE \out_V_reg_1133_reg[4] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(p_Result_5_fu_712_p2[4]),
        .Q(\out_V_reg_1133_reg_n_0_[4] ),
        .R(out_V_reg_1133));
  FDRE \out_V_reg_1133_reg[5] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(p_Result_5_fu_712_p2[5]),
        .Q(\out_V_reg_1133_reg_n_0_[5] ),
        .R(out_V_reg_1133));
  FDRE \out_V_reg_1133_reg[6] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(p_Result_5_fu_712_p2[6]),
        .Q(\out_V_reg_1133_reg_n_0_[6] ),
        .R(out_V_reg_1133));
  FDRE \out_V_reg_1133_reg[7] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(p_Result_5_fu_712_p2[7]),
        .Q(\out_V_reg_1133_reg_n_0_[7] ),
        .R(out_V_reg_1133));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Result_7_reg_1148[0]_i_1 
       (.I0(\out_V_reg_1133_reg_n_0_[0] ),
        .I1(\p_Result_7_reg_1148[0]_i_2_n_0 ),
        .I2(shl_ln414_reg_1107_pp0_iter5_reg[7]),
        .I3(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I4(shl_ln414_reg_1107_pp0_iter5_reg[0]),
        .O(p_Result_7_fu_816_p2[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \p_Result_7_reg_1148[0]_i_2 
       (.I0(trunc_ln414_reg_1018_pp0_iter5_reg[2]),
        .I1(trunc_ln414_reg_1018_pp0_iter5_reg[1]),
        .I2(\p_Result_7_reg_1148[0]_i_3_n_0 ),
        .I3(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I4(trunc_ln414_reg_1018_pp0_iter5_reg[0]),
        .I5(sub_ln414_6_reg_1138[3]),
        .O(\p_Result_7_reg_1148[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_7_reg_1148[0]_i_3 
       (.I0(trunc_ln414_4_reg_1026_pp0_iter5_reg_reg),
        .I1(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I2(trunc_ln414_reg_1018_pp0_iter5_reg[3]),
        .O(\p_Result_7_reg_1148[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \p_Result_7_reg_1148[1]_i_1 
       (.I0(\out_V_reg_1133_reg_n_0_[1] ),
        .I1(\p_Result_7_reg_1148[1]_i_2_n_0 ),
        .I2(\p_Result_7_reg_1148[1]_i_3_n_0 ),
        .I3(shl_ln414_reg_1107_pp0_iter5_reg[6]),
        .I4(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I5(shl_ln414_reg_1107_pp0_iter5_reg[1]),
        .O(p_Result_7_fu_816_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_Result_7_reg_1148[1]_i_2 
       (.I0(trunc_ln414_reg_1018_pp0_iter5_reg[3]),
        .I1(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I2(trunc_ln414_reg_1018_pp0_iter5_reg[1]),
        .I3(trunc_ln414_reg_1018_pp0_iter5_reg[2]),
        .O(\p_Result_7_reg_1148[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \p_Result_7_reg_1148[1]_i_3 
       (.I0(sub_ln414_6_reg_1138[3]),
        .I1(sub_ln414_6_reg_1138[2]),
        .I2(sub_ln414_6_reg_1138[1]),
        .I3(sub_ln414_6_reg_1138[0]),
        .O(\p_Result_7_reg_1148[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \p_Result_7_reg_1148[2]_i_1 
       (.I0(\out_V_reg_1133_reg_n_0_[2] ),
        .I1(\p_Result_7_reg_1148[2]_i_2_n_0 ),
        .I2(\p_Result_7_reg_1148[2]_i_3_n_0 ),
        .I3(shl_ln414_reg_1107_pp0_iter5_reg[5]),
        .I4(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I5(shl_ln414_reg_1107_pp0_iter5_reg[2]),
        .O(p_Result_7_fu_816_p2[2]));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \p_Result_7_reg_1148[2]_i_2 
       (.I0(trunc_ln414_reg_1018_pp0_iter5_reg[2]),
        .I1(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I2(trunc_ln414_reg_1018_pp0_iter5_reg[3]),
        .I3(sub_ln414_6_reg_1138[2]),
        .I4(sub_ln414_6_reg_1138[1]),
        .O(\p_Result_7_reg_1148[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \p_Result_7_reg_1148[2]_i_3 
       (.I0(sub_ln414_6_reg_1138[3]),
        .I1(trunc_ln414_reg_1018_pp0_iter5_reg[1]),
        .I2(trunc_ln414_reg_1018_pp0_iter5_reg[0]),
        .O(\p_Result_7_reg_1148[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Result_7_reg_1148[3]_i_1 
       (.I0(\out_V_reg_1133_reg_n_0_[3] ),
        .I1(\p_Result_7_reg_1148[3]_i_2_n_0 ),
        .I2(shl_ln414_reg_1107_pp0_iter5_reg[4]),
        .I3(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I4(shl_ln414_reg_1107_pp0_iter5_reg[3]),
        .O(p_Result_7_fu_816_p2[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFCFEFCF)) 
    \p_Result_7_reg_1148[3]_i_2 
       (.I0(sub_ln414_6_reg_1138[1]),
        .I1(trunc_ln414_reg_1018_pp0_iter5_reg[3]),
        .I2(\p_Result_7_reg_1148[3]_i_3_n_0 ),
        .I3(sub_ln414_6_reg_1138[2]),
        .I4(sub_ln414_6_reg_1138[0]),
        .I5(sub_ln414_6_reg_1138[3]),
        .O(\p_Result_7_reg_1148[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_Result_7_reg_1148[3]_i_3 
       (.I0(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I1(trunc_ln414_reg_1018_pp0_iter5_reg[2]),
        .O(\p_Result_7_reg_1148[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \p_Result_7_reg_1148[4]_i_1 
       (.I0(\out_V_reg_1133_reg_n_0_[4] ),
        .I1(\p_Result_7_reg_1148[5]_i_2_n_0 ),
        .I2(\p_Result_7_reg_1148[4]_i_2_n_0 ),
        .I3(shl_ln414_reg_1107_pp0_iter5_reg[3]),
        .I4(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I5(shl_ln414_reg_1107_pp0_iter5_reg[4]),
        .O(p_Result_7_fu_816_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFACACA)) 
    \p_Result_7_reg_1148[4]_i_2 
       (.I0(trunc_ln414_reg_1018_pp0_iter5_reg[3]),
        .I1(trunc_ln414_4_reg_1026_pp0_iter5_reg_reg),
        .I2(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I3(trunc_ln414_reg_1018_pp0_iter5_reg[2]),
        .I4(trunc_ln414_reg_1018_pp0_iter5_reg[0]),
        .O(\p_Result_7_reg_1148[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \p_Result_7_reg_1148[5]_i_1 
       (.I0(\out_V_reg_1133_reg_n_0_[5] ),
        .I1(\p_Result_7_reg_1148[5]_i_2_n_0 ),
        .I2(\p_Result_7_reg_1148[5]_i_3_n_0 ),
        .I3(shl_ln414_reg_1107_pp0_iter5_reg[2]),
        .I4(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I5(shl_ln414_reg_1107_pp0_iter5_reg[5]),
        .O(p_Result_7_fu_816_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \p_Result_7_reg_1148[5]_i_2 
       (.I0(sub_ln414_6_reg_1138[3]),
        .I1(sub_ln414_6_reg_1138[2]),
        .I2(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I3(trunc_ln414_reg_1018_pp0_iter5_reg[2]),
        .I4(trunc_ln414_reg_1018_pp0_iter5_reg[1]),
        .O(\p_Result_7_reg_1148[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \p_Result_7_reg_1148[5]_i_3 
       (.I0(trunc_ln414_reg_1018_pp0_iter5_reg[3]),
        .I1(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I2(trunc_ln414_4_reg_1026_pp0_iter5_reg_reg),
        .I3(sub_ln414_6_reg_1138[0]),
        .I4(sub_ln414_6_reg_1138[1]),
        .O(\p_Result_7_reg_1148[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \p_Result_7_reg_1148[6]_i_1 
       (.I0(\out_V_reg_1133_reg_n_0_[6] ),
        .I1(\p_Result_7_reg_1148[7]_i_3_n_0 ),
        .I2(\p_Result_7_reg_1148[6]_i_2_n_0 ),
        .I3(shl_ln414_reg_1107_pp0_iter5_reg[1]),
        .I4(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I5(shl_ln414_reg_1107_pp0_iter5_reg[6]),
        .O(p_Result_7_fu_816_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hECCC)) 
    \p_Result_7_reg_1148[6]_i_2 
       (.I0(trunc_ln414_reg_1018_pp0_iter5_reg[0]),
        .I1(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I2(trunc_ln414_reg_1018_pp0_iter5_reg[2]),
        .I3(trunc_ln414_reg_1018_pp0_iter5_reg[1]),
        .O(\p_Result_7_reg_1148[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \p_Result_7_reg_1148[7]_i_1 
       (.I0(icmp_ln251_reg_922_pp0_iter5_reg),
        .I1(icmp_ln276_reg_938_pp0_iter5_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(p_Result_7_reg_11480));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \p_Result_7_reg_1148[7]_i_2 
       (.I0(\out_V_reg_1133_reg_n_0_[7] ),
        .I1(sub_ln414_6_reg_1138[0]),
        .I2(\p_Result_7_reg_1148[7]_i_3_n_0 ),
        .I3(shl_ln414_reg_1107_pp0_iter5_reg[0]),
        .I4(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I5(shl_ln414_reg_1107_pp0_iter5_reg[7]),
        .O(p_Result_7_fu_816_p2[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \p_Result_7_reg_1148[7]_i_3 
       (.I0(trunc_ln414_reg_1018_pp0_iter5_reg[3]),
        .I1(icmp_ln414_reg_1069_pp0_iter5_reg),
        .I2(trunc_ln414_4_reg_1026_pp0_iter5_reg_reg),
        .I3(sub_ln414_6_reg_1138[2]),
        .I4(sub_ln414_6_reg_1138[3]),
        .I5(sub_ln414_6_reg_1138[1]),
        .O(\p_Result_7_reg_1148[7]_i_3_n_0 ));
  FDRE \p_Result_7_reg_1148_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_7_reg_11480),
        .D(p_Result_7_fu_816_p2[0]),
        .Q(p_Result_7_reg_1148[0]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1148_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_7_reg_11480),
        .D(p_Result_7_fu_816_p2[1]),
        .Q(p_Result_7_reg_1148[1]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1148_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_7_reg_11480),
        .D(p_Result_7_fu_816_p2[2]),
        .Q(p_Result_7_reg_1148[2]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1148_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_7_reg_11480),
        .D(p_Result_7_fu_816_p2[3]),
        .Q(p_Result_7_reg_1148[3]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1148_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_7_reg_11480),
        .D(p_Result_7_fu_816_p2[4]),
        .Q(p_Result_7_reg_1148[4]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1148_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_7_reg_11480),
        .D(p_Result_7_fu_816_p2[5]),
        .Q(p_Result_7_reg_1148[5]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1148_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_7_reg_11480),
        .D(p_Result_7_fu_816_p2[6]),
        .Q(p_Result_7_reg_1148[6]),
        .R(1'b0));
  FDRE \p_Result_7_reg_1148_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_7_reg_11480),
        .D(p_Result_7_fu_816_p2[7]),
        .Q(p_Result_7_reg_1148[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_Val2_s_fu_114[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(icmp_ln276_reg_938_pp0_iter2_reg),
        .I2(icmp_ln251_reg_922_pp0_iter2_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(p_Val2_s_fu_1140));
  FDRE \p_Val2_s_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0] ),
        .Q(p_Val2_s_fu_114[0]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[10] ),
        .Q(p_Val2_s_fu_114[10]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[11] ),
        .Q(p_Val2_s_fu_114[11]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[12] ),
        .Q(p_Val2_s_fu_114[12]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[13] ),
        .Q(p_Val2_s_fu_114[13]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[14] ),
        .Q(p_Val2_s_fu_114[14]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[15] ),
        .Q(p_Val2_s_fu_114[15]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[16] ),
        .Q(p_Val2_s_fu_114[16]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[17] ),
        .Q(p_Val2_s_fu_114[17]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[18] ),
        .Q(p_Val2_s_fu_114[18]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[19] ),
        .Q(p_Val2_s_fu_114[19]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1] ),
        .Q(p_Val2_s_fu_114[1]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[20] ),
        .Q(p_Val2_s_fu_114[20]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[21] ),
        .Q(p_Val2_s_fu_114[21]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[22] ),
        .Q(p_Val2_s_fu_114[22]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[23] ),
        .Q(p_Val2_s_fu_114[23]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[24] ),
        .Q(p_Val2_s_fu_114[24]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[25] ),
        .Q(p_Val2_s_fu_114[25]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[26] ),
        .Q(p_Val2_s_fu_114[26]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[27] ),
        .Q(p_Val2_s_fu_114[27]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[28] ),
        .Q(p_Val2_s_fu_114[28]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[29] ),
        .Q(p_Val2_s_fu_114[29]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2] ),
        .Q(p_Val2_s_fu_114[2]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[30] ),
        .Q(p_Val2_s_fu_114[30]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[31] ),
        .Q(p_Val2_s_fu_114[31]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3] ),
        .Q(p_Val2_s_fu_114[3]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4] ),
        .Q(p_Val2_s_fu_114[4]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5] ),
        .Q(p_Val2_s_fu_114[5]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6] ),
        .Q(p_Val2_s_fu_114[6]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7] ),
        .Q(p_Val2_s_fu_114[7]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[8] ),
        .Q(p_Val2_s_fu_114[8]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_1140),
        .D(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[9] ),
        .Q(p_Val2_s_fu_114[9]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [17]),
        .Q(rows_reg_856[17]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [18]),
        .Q(rows_reg_856[18]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [19]),
        .Q(rows_reg_856[19]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [20]),
        .Q(rows_reg_856[20]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [21]),
        .Q(rows_reg_856[21]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [22]),
        .Q(rows_reg_856[22]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [23]),
        .Q(rows_reg_856[23]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [24]),
        .Q(rows_reg_856[24]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [25]),
        .Q(rows_reg_856[25]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [26]),
        .Q(rows_reg_856[26]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [27]),
        .Q(rows_reg_856[27]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [28]),
        .Q(rows_reg_856[28]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [29]),
        .Q(rows_reg_856[29]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [30]),
        .Q(rows_reg_856[30]),
        .R(1'b0));
  FDRE \rows_reg_856_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\rows_reg_856_reg[31]_0 [31]),
        .Q(rows_reg_856[31]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[31] ),
        .I1(p_Val2_s_fu_114[31]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[0]),
        .O(select_ln674_3_fu_513_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[10]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[21] ),
        .I1(p_Val2_s_fu_114[21]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[10] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[10]),
        .O(select_ln674_3_fu_513_p3[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[11]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[20] ),
        .I1(p_Val2_s_fu_114[20]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[11] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[11]),
        .O(select_ln674_3_fu_513_p3[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[12]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[19] ),
        .I1(p_Val2_s_fu_114[19]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[12] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[12]),
        .O(select_ln674_3_fu_513_p3[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[13]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[18] ),
        .I1(p_Val2_s_fu_114[18]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[13] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[13]),
        .O(select_ln674_3_fu_513_p3[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[14]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[17] ),
        .I1(p_Val2_s_fu_114[17]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[14] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[14]),
        .O(select_ln674_3_fu_513_p3[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[15]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[16] ),
        .I1(p_Val2_s_fu_114[16]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[15] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[15]),
        .O(select_ln674_3_fu_513_p3[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[16]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[15] ),
        .I1(p_Val2_s_fu_114[15]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[16] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[16]),
        .O(select_ln674_3_fu_513_p3[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[17]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[14] ),
        .I1(p_Val2_s_fu_114[14]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[17] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[17]),
        .O(select_ln674_3_fu_513_p3[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[18]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[13] ),
        .I1(p_Val2_s_fu_114[13]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[18] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[18]),
        .O(select_ln674_3_fu_513_p3[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[19]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[12] ),
        .I1(p_Val2_s_fu_114[12]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[19] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[19]),
        .O(select_ln674_3_fu_513_p3[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[30] ),
        .I1(p_Val2_s_fu_114[30]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[1]),
        .O(select_ln674_3_fu_513_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[20]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[11] ),
        .I1(p_Val2_s_fu_114[11]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[20] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[20]),
        .O(select_ln674_3_fu_513_p3[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[21]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[10] ),
        .I1(p_Val2_s_fu_114[10]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[21] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[21]),
        .O(select_ln674_3_fu_513_p3[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[22]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[9] ),
        .I1(p_Val2_s_fu_114[9]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[22] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[22]),
        .O(select_ln674_3_fu_513_p3[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[23]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[8] ),
        .I1(p_Val2_s_fu_114[8]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[23] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[23]),
        .O(select_ln674_3_fu_513_p3[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[24]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7] ),
        .I1(p_Val2_s_fu_114[7]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[24] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[24]),
        .O(select_ln674_3_fu_513_p3[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[25]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6] ),
        .I1(p_Val2_s_fu_114[6]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[25] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[25]),
        .O(select_ln674_3_fu_513_p3[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[26]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5] ),
        .I1(p_Val2_s_fu_114[5]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[26] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[26]),
        .O(select_ln674_3_fu_513_p3[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[27]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4] ),
        .I1(p_Val2_s_fu_114[4]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[27] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[27]),
        .O(select_ln674_3_fu_513_p3[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[28]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3] ),
        .I1(p_Val2_s_fu_114[3]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[28] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[28]),
        .O(select_ln674_3_fu_513_p3[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[29]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2] ),
        .I1(p_Val2_s_fu_114[2]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[29] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[29]),
        .O(select_ln674_3_fu_513_p3[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[29] ),
        .I1(p_Val2_s_fu_114[29]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[2]),
        .O(select_ln674_3_fu_513_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[30]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1] ),
        .I1(p_Val2_s_fu_114[1]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[30] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[30]),
        .O(select_ln674_3_fu_513_p3[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[31]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0] ),
        .I1(p_Val2_s_fu_114[0]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[31] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[31]),
        .O(select_ln674_3_fu_513_p3[31]));
  LUT3 #(
    .INIT(8'h80)) 
    \select_ln674_3_reg_1049[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(icmp_ln251_reg_922_pp0_iter2_reg),
        .I2(icmp_ln276_reg_938_pp0_iter2_reg),
        .O(ap_sig_allocacmp_p_Val2_load1__0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[28] ),
        .I1(p_Val2_s_fu_114[28]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[3]),
        .O(select_ln674_3_fu_513_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[27] ),
        .I1(p_Val2_s_fu_114[27]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[4]),
        .O(select_ln674_3_fu_513_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[26] ),
        .I1(p_Val2_s_fu_114[26]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[5]),
        .O(select_ln674_3_fu_513_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[25] ),
        .I1(p_Val2_s_fu_114[25]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[6]),
        .O(select_ln674_3_fu_513_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[24] ),
        .I1(p_Val2_s_fu_114[24]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[7]),
        .O(select_ln674_3_fu_513_p3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[23] ),
        .I1(p_Val2_s_fu_114[23]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[8] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[8]),
        .O(select_ln674_3_fu_513_p3[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln674_3_reg_1049[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[22] ),
        .I1(p_Val2_s_fu_114[22]),
        .I2(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[9] ),
        .I4(ap_sig_allocacmp_p_Val2_load1__0),
        .I5(p_Val2_s_fu_114[9]),
        .O(select_ln674_3_fu_513_p3[9]));
  FDRE \select_ln674_3_reg_1049_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[0]),
        .Q(select_ln674_3_reg_1049[0]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[10]),
        .Q(select_ln674_3_reg_1049[10]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[11]),
        .Q(select_ln674_3_reg_1049[11]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[12]),
        .Q(select_ln674_3_reg_1049[12]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[13]),
        .Q(select_ln674_3_reg_1049[13]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[14]),
        .Q(select_ln674_3_reg_1049[14]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[15]),
        .Q(select_ln674_3_reg_1049[15]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[16]),
        .Q(select_ln674_3_reg_1049[16]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[17]),
        .Q(select_ln674_3_reg_1049[17]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[18]),
        .Q(select_ln674_3_reg_1049[18]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[19]),
        .Q(select_ln674_3_reg_1049[19]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[1]),
        .Q(select_ln674_3_reg_1049[1]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[20]),
        .Q(select_ln674_3_reg_1049[20]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[21]),
        .Q(select_ln674_3_reg_1049[21]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[22]),
        .Q(select_ln674_3_reg_1049[22]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[23]),
        .Q(select_ln674_3_reg_1049[23]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[24]),
        .Q(select_ln674_3_reg_1049[24]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[25]),
        .Q(select_ln674_3_reg_1049[25]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[26]),
        .Q(select_ln674_3_reg_1049[26]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[27]),
        .Q(select_ln674_3_reg_1049[27]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[28]),
        .Q(select_ln674_3_reg_1049[28]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[29]),
        .Q(select_ln674_3_reg_1049[29]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[2]),
        .Q(select_ln674_3_reg_1049[2]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[30]),
        .Q(select_ln674_3_reg_1049[30]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[31]),
        .Q(select_ln674_3_reg_1049[31]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[3]),
        .Q(select_ln674_3_reg_1049[3]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[4]),
        .Q(select_ln674_3_reg_1049[4]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[5]),
        .Q(select_ln674_3_reg_1049[5]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[6]),
        .Q(select_ln674_3_reg_1049[6]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[7]),
        .Q(select_ln674_3_reg_1049[7]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[8]),
        .Q(select_ln674_3_reg_1049[8]),
        .R(1'b0));
  FDRE \select_ln674_3_reg_1049_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(select_ln674_3_fu_513_p3[9]),
        .Q(select_ln674_3_reg_1049[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_4_reg_1054[0]_i_1 
       (.I0(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I1(valid_bits_2_reg_1032[0]),
        .O(\select_ln674_4_reg_1054[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_4_reg_1054[1]_i_1 
       (.I0(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I1(trunc_ln674_reg_986[1]),
        .O(\select_ln674_4_reg_1054[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_4_reg_1054[2]_i_1 
       (.I0(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I1(trunc_ln674_reg_986[2]),
        .O(\select_ln674_4_reg_1054[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_4_reg_1054[3]_i_1 
       (.I0(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I1(trunc_ln674_reg_986[3]),
        .O(\select_ln674_4_reg_1054[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_4_reg_1054[4]_i_1 
       (.I0(\icmp_ln674_reg_1044[0]_i_2_n_0 ),
        .I1(trunc_ln674_reg_986[4]),
        .O(\select_ln674_4_reg_1054[4]_i_1_n_0 ));
  FDRE \select_ln674_4_reg_1054_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(\select_ln674_4_reg_1054[0]_i_1_n_0 ),
        .Q(select_ln674_4_reg_1054[0]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_1054_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(\select_ln674_4_reg_1054[1]_i_1_n_0 ),
        .Q(select_ln674_4_reg_1054[1]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_1054_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(\select_ln674_4_reg_1054[2]_i_1_n_0 ),
        .Q(select_ln674_4_reg_1054[2]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_1054_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(\select_ln674_4_reg_1054[3]_i_1_n_0 ),
        .Q(select_ln674_4_reg_1054[3]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_1054_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(\select_ln674_4_reg_1054[4]_i_1_n_0 ),
        .Q(select_ln674_4_reg_1054[4]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_1054_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_10440),
        .D(tmp_6_reg_981[0]),
        .Q(select_ln674_4_reg_1054[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[0]_i_1 
       (.I0(p_Val2_s_fu_114[31]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[0]),
        .O(select_ln674_6_fu_583_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[10]_i_1 
       (.I0(p_Val2_s_fu_114[21]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[10]),
        .O(select_ln674_6_fu_583_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[11]_i_1 
       (.I0(p_Val2_s_fu_114[20]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[11]),
        .O(select_ln674_6_fu_583_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[12]_i_1 
       (.I0(p_Val2_s_fu_114[19]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[12]),
        .O(select_ln674_6_fu_583_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[13]_i_1 
       (.I0(p_Val2_s_fu_114[18]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[13]),
        .O(select_ln674_6_fu_583_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[14]_i_1 
       (.I0(p_Val2_s_fu_114[17]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[14]),
        .O(select_ln674_6_fu_583_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[15]_i_1 
       (.I0(p_Val2_s_fu_114[16]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[15]),
        .O(select_ln674_6_fu_583_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[16]_i_1 
       (.I0(p_Val2_s_fu_114[15]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[16]),
        .O(select_ln674_6_fu_583_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[17]_i_1 
       (.I0(p_Val2_s_fu_114[14]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[17]),
        .O(select_ln674_6_fu_583_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[18]_i_1 
       (.I0(p_Val2_s_fu_114[13]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[18]),
        .O(select_ln674_6_fu_583_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[19]_i_1 
       (.I0(p_Val2_s_fu_114[12]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[19]),
        .O(select_ln674_6_fu_583_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[1]_i_1 
       (.I0(p_Val2_s_fu_114[30]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[1]),
        .O(select_ln674_6_fu_583_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[20]_i_1 
       (.I0(p_Val2_s_fu_114[11]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[20]),
        .O(select_ln674_6_fu_583_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[21]_i_1 
       (.I0(p_Val2_s_fu_114[10]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[21]),
        .O(select_ln674_6_fu_583_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[22]_i_1 
       (.I0(p_Val2_s_fu_114[9]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[22]),
        .O(select_ln674_6_fu_583_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[23]_i_1 
       (.I0(p_Val2_s_fu_114[8]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[23]),
        .O(select_ln674_6_fu_583_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[24]_i_1 
       (.I0(p_Val2_s_fu_114[7]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[24]),
        .O(select_ln674_6_fu_583_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[25]_i_1 
       (.I0(p_Val2_s_fu_114[6]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[25]),
        .O(select_ln674_6_fu_583_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[26]_i_1 
       (.I0(p_Val2_s_fu_114[5]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[26]),
        .O(select_ln674_6_fu_583_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[27]_i_1 
       (.I0(p_Val2_s_fu_114[4]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[27]),
        .O(select_ln674_6_fu_583_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[28]_i_1 
       (.I0(p_Val2_s_fu_114[3]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[28]),
        .O(select_ln674_6_fu_583_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[29]_i_1 
       (.I0(p_Val2_s_fu_114[2]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[29]),
        .O(select_ln674_6_fu_583_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[2]_i_1 
       (.I0(p_Val2_s_fu_114[29]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[2]),
        .O(select_ln674_6_fu_583_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[30]_i_1 
       (.I0(p_Val2_s_fu_114[1]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[30]),
        .O(select_ln674_6_fu_583_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[31]_i_1 
       (.I0(p_Val2_s_fu_114[0]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[31]),
        .O(select_ln674_6_fu_583_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[3]_i_1 
       (.I0(p_Val2_s_fu_114[28]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[3]),
        .O(select_ln674_6_fu_583_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[4]_i_1 
       (.I0(p_Val2_s_fu_114[27]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[4]),
        .O(select_ln674_6_fu_583_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[5]_i_1 
       (.I0(p_Val2_s_fu_114[26]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[5]),
        .O(select_ln674_6_fu_583_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[6]_i_1 
       (.I0(p_Val2_s_fu_114[25]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[6]),
        .O(select_ln674_6_fu_583_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[7]_i_1 
       (.I0(p_Val2_s_fu_114[24]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[7]),
        .O(select_ln674_6_fu_583_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[8]_i_1 
       (.I0(p_Val2_s_fu_114[23]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[8]),
        .O(select_ln674_6_fu_583_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_6_reg_1082[9]_i_1 
       (.I0(p_Val2_s_fu_114[22]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(p_Val2_s_fu_114[9]),
        .O(select_ln674_6_fu_583_p3[9]));
  FDRE \select_ln674_6_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[0]),
        .Q(select_ln674_6_reg_1082[0]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[10] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[10]),
        .Q(select_ln674_6_reg_1082[10]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[11] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[11]),
        .Q(select_ln674_6_reg_1082[11]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[12] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[12]),
        .Q(select_ln674_6_reg_1082[12]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[13] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[13]),
        .Q(select_ln674_6_reg_1082[13]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[14] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[14]),
        .Q(select_ln674_6_reg_1082[14]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[15] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[15]),
        .Q(select_ln674_6_reg_1082[15]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[16] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[16]),
        .Q(select_ln674_6_reg_1082[16]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[17] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[17]),
        .Q(select_ln674_6_reg_1082[17]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[18] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[18]),
        .Q(select_ln674_6_reg_1082[18]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[19] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[19]),
        .Q(select_ln674_6_reg_1082[19]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[1] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[1]),
        .Q(select_ln674_6_reg_1082[1]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[20] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[20]),
        .Q(select_ln674_6_reg_1082[20]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[21] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[21]),
        .Q(select_ln674_6_reg_1082[21]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[22] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[22]),
        .Q(select_ln674_6_reg_1082[22]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[23] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[23]),
        .Q(select_ln674_6_reg_1082[23]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[24] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[24]),
        .Q(select_ln674_6_reg_1082[24]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[25] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[25]),
        .Q(select_ln674_6_reg_1082[25]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[26] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[26]),
        .Q(select_ln674_6_reg_1082[26]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[27] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[27]),
        .Q(select_ln674_6_reg_1082[27]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[28] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[28]),
        .Q(select_ln674_6_reg_1082[28]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[29] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[29]),
        .Q(select_ln674_6_reg_1082[29]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[2] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[2]),
        .Q(select_ln674_6_reg_1082[2]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[30] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[30]),
        .Q(select_ln674_6_reg_1082[30]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[31] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[31]),
        .Q(select_ln674_6_reg_1082[31]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[3] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[3]),
        .Q(select_ln674_6_reg_1082[3]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[4] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[4]),
        .Q(select_ln674_6_reg_1082[4]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[5] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[5]),
        .Q(select_ln674_6_reg_1082[5]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[6] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[6]),
        .Q(select_ln674_6_reg_1082[6]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[7] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[7]),
        .Q(select_ln674_6_reg_1082[7]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[8] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[8]),
        .Q(select_ln674_6_reg_1082[8]),
        .R(1'b0));
  FDRE \select_ln674_6_reg_1082_reg[9] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(select_ln674_6_fu_583_p3[9]),
        .Q(select_ln674_6_reg_1082[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_7_reg_1087[0]_i_1 
       (.I0(icmp_ln674_1_reg_1037),
        .I1(trunc_ln674_2_reg_952_pp0_iter2_reg[0]),
        .O(\select_ln674_7_reg_1087[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_7_reg_1087[1]_i_1 
       (.I0(icmp_ln674_1_reg_1037),
        .I1(trunc_ln674_2_reg_952_pp0_iter2_reg[1]),
        .O(\select_ln674_7_reg_1087[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_7_reg_1087[2]_i_1 
       (.I0(icmp_ln674_1_reg_1037),
        .I1(trunc_ln674_2_reg_952_pp0_iter2_reg[2]),
        .O(\select_ln674_7_reg_1087[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_7_reg_1087[3]_i_1 
       (.I0(icmp_ln674_1_reg_1037),
        .I1(trunc_ln674_2_reg_952_pp0_iter2_reg[3]),
        .O(\select_ln674_7_reg_1087[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_7_reg_1087[4]_i_1 
       (.I0(icmp_ln674_1_reg_1037),
        .I1(trunc_ln674_2_reg_952_pp0_iter2_reg[4]),
        .O(\select_ln674_7_reg_1087[4]_i_1_n_0 ));
  FDRE \select_ln674_7_reg_1087_reg[0] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(\select_ln674_7_reg_1087[0]_i_1_n_0 ),
        .Q(select_ln674_7_reg_1087[0]),
        .R(1'b0));
  FDRE \select_ln674_7_reg_1087_reg[1] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(\select_ln674_7_reg_1087[1]_i_1_n_0 ),
        .Q(select_ln674_7_reg_1087[1]),
        .R(1'b0));
  FDRE \select_ln674_7_reg_1087_reg[2] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(\select_ln674_7_reg_1087[2]_i_1_n_0 ),
        .Q(select_ln674_7_reg_1087[2]),
        .R(1'b0));
  FDRE \select_ln674_7_reg_1087_reg[3] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(\select_ln674_7_reg_1087[3]_i_1_n_0 ),
        .Q(select_ln674_7_reg_1087[3]),
        .R(1'b0));
  FDRE \select_ln674_7_reg_1087_reg[4] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(\select_ln674_7_reg_1087[4]_i_1_n_0 ),
        .Q(select_ln674_7_reg_1087[4]),
        .R(1'b0));
  FDRE \select_ln674_7_reg_1087_reg[5] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(trunc_ln674_2_reg_952_pp0_iter2_reg[5]),
        .Q(select_ln674_7_reg_1087[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[0]_i_1 
       (.I0(trunc_ln233_1_reg_882[0]),
        .I1(trunc_ln233_2_reg_887[0]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[10]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[10]),
        .I1(trunc_ln233_2_reg_887[10]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[11]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[11]),
        .I1(trunc_ln233_2_reg_887[11]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[12]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[12]),
        .I1(trunc_ln233_2_reg_887[12]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[12]_i_3 
       (.I0(trunc_ln233_1_reg_882[12]),
        .O(\sext_ln233_reg_892[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[12]_i_4 
       (.I0(trunc_ln233_1_reg_882[11]),
        .O(\sext_ln233_reg_892[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[12]_i_5 
       (.I0(trunc_ln233_1_reg_882[10]),
        .O(\sext_ln233_reg_892[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[12]_i_6 
       (.I0(trunc_ln233_1_reg_882[9]),
        .O(\sext_ln233_reg_892[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[13]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[13]),
        .I1(trunc_ln233_2_reg_887[13]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[14]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[14]),
        .I1(trunc_ln233_2_reg_887[14]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[15]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[15]),
        .I1(trunc_ln233_2_reg_887[15]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[16]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[16]),
        .I1(trunc_ln233_2_reg_887[16]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[16]_i_3 
       (.I0(trunc_ln233_1_reg_882[16]),
        .O(\sext_ln233_reg_892[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[16]_i_4 
       (.I0(trunc_ln233_1_reg_882[15]),
        .O(\sext_ln233_reg_892[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[16]_i_5 
       (.I0(trunc_ln233_1_reg_882[14]),
        .O(\sext_ln233_reg_892[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[16]_i_6 
       (.I0(trunc_ln233_1_reg_882[13]),
        .O(\sext_ln233_reg_892[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[17]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[17]),
        .I1(trunc_ln233_2_reg_887[17]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[18]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[18]),
        .I1(trunc_ln233_2_reg_887[18]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[19]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[19]),
        .I1(trunc_ln233_2_reg_887[19]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[1]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[1]),
        .I1(trunc_ln233_2_reg_887[1]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[20]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[20]),
        .I1(trunc_ln233_2_reg_887[20]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[20]_i_3 
       (.I0(trunc_ln233_1_reg_882[20]),
        .O(\sext_ln233_reg_892[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[20]_i_4 
       (.I0(trunc_ln233_1_reg_882[19]),
        .O(\sext_ln233_reg_892[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[20]_i_5 
       (.I0(trunc_ln233_1_reg_882[18]),
        .O(\sext_ln233_reg_892[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[20]_i_6 
       (.I0(trunc_ln233_1_reg_882[17]),
        .O(\sext_ln233_reg_892[20]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[21]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[21]),
        .I1(trunc_ln233_2_reg_887[21]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[22]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[22]),
        .I1(trunc_ln233_2_reg_887[22]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[23]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[23]),
        .I1(trunc_ln233_2_reg_887[23]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[24]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[24]),
        .I1(trunc_ln233_2_reg_887[24]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[24]_i_3 
       (.I0(trunc_ln233_1_reg_882[24]),
        .O(\sext_ln233_reg_892[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[24]_i_4 
       (.I0(trunc_ln233_1_reg_882[23]),
        .O(\sext_ln233_reg_892[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[24]_i_5 
       (.I0(trunc_ln233_1_reg_882[22]),
        .O(\sext_ln233_reg_892[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[24]_i_6 
       (.I0(trunc_ln233_1_reg_882[21]),
        .O(\sext_ln233_reg_892[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[25]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[25]),
        .I1(trunc_ln233_2_reg_887[25]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln233_reg_892[26]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[26]),
        .I1(tmp_reg_877),
        .O(\sext_ln233_reg_892[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sext_ln233_reg_892[27]_i_1 
       (.I0(tmp_reg_877),
        .I1(\sext_ln233_reg_892_reg[27]_i_2_n_1 ),
        .O(sext_ln233_fu_283_p1[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[27]_i_3 
       (.I0(trunc_ln233_1_reg_882[26]),
        .O(\sext_ln233_reg_892[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[27]_i_4 
       (.I0(trunc_ln233_1_reg_882[25]),
        .O(\sext_ln233_reg_892[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[2]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[2]),
        .I1(trunc_ln233_2_reg_887[2]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[3]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[3]),
        .I1(trunc_ln233_2_reg_887[3]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[4]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[4]),
        .I1(trunc_ln233_2_reg_887[4]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[4]_i_3 
       (.I0(trunc_ln233_1_reg_882[0]),
        .O(\sext_ln233_reg_892[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[4]_i_4 
       (.I0(trunc_ln233_1_reg_882[4]),
        .O(\sext_ln233_reg_892[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[4]_i_5 
       (.I0(trunc_ln233_1_reg_882[3]),
        .O(\sext_ln233_reg_892[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[4]_i_6 
       (.I0(trunc_ln233_1_reg_882[2]),
        .O(\sext_ln233_reg_892[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[4]_i_7 
       (.I0(trunc_ln233_1_reg_882[1]),
        .O(\sext_ln233_reg_892[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[5]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[5]),
        .I1(trunc_ln233_2_reg_887[5]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[6]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[6]),
        .I1(trunc_ln233_2_reg_887[6]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[7]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[7]),
        .I1(trunc_ln233_2_reg_887[7]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[8]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[8]),
        .I1(trunc_ln233_2_reg_887[8]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[8]_i_3 
       (.I0(trunc_ln233_1_reg_882[8]),
        .O(\sext_ln233_reg_892[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[8]_i_4 
       (.I0(trunc_ln233_1_reg_882[7]),
        .O(\sext_ln233_reg_892[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[8]_i_5 
       (.I0(trunc_ln233_1_reg_882[6]),
        .O(\sext_ln233_reg_892[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln233_reg_892[8]_i_6 
       (.I0(trunc_ln233_1_reg_882[5]),
        .O(\sext_ln233_reg_892[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \sext_ln233_reg_892[9]_i_1 
       (.I0(sub_ln233_1_fu_267_p2[9]),
        .I1(trunc_ln233_2_reg_887[9]),
        .I2(tmp_reg_877),
        .O(sext_ln233_fu_283_p1[9]));
  FDRE \sext_ln233_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[0]),
        .Q(sext_ln233_reg_892[0]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[10]),
        .Q(sext_ln233_reg_892[10]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[11]),
        .Q(sext_ln233_reg_892[11]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[12]),
        .Q(sext_ln233_reg_892[12]),
        .R(1'b0));
  CARRY4 \sext_ln233_reg_892_reg[12]_i_2 
       (.CI(\sext_ln233_reg_892_reg[8]_i_2_n_0 ),
        .CO({\sext_ln233_reg_892_reg[12]_i_2_n_0 ,\sext_ln233_reg_892_reg[12]_i_2_n_1 ,\sext_ln233_reg_892_reg[12]_i_2_n_2 ,\sext_ln233_reg_892_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_267_p2[12:9]),
        .S({\sext_ln233_reg_892[12]_i_3_n_0 ,\sext_ln233_reg_892[12]_i_4_n_0 ,\sext_ln233_reg_892[12]_i_5_n_0 ,\sext_ln233_reg_892[12]_i_6_n_0 }));
  FDRE \sext_ln233_reg_892_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[13]),
        .Q(sext_ln233_reg_892[13]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[14]),
        .Q(sext_ln233_reg_892[14]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[15]),
        .Q(sext_ln233_reg_892[15]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[16]),
        .Q(sext_ln233_reg_892[16]),
        .R(1'b0));
  CARRY4 \sext_ln233_reg_892_reg[16]_i_2 
       (.CI(\sext_ln233_reg_892_reg[12]_i_2_n_0 ),
        .CO({\sext_ln233_reg_892_reg[16]_i_2_n_0 ,\sext_ln233_reg_892_reg[16]_i_2_n_1 ,\sext_ln233_reg_892_reg[16]_i_2_n_2 ,\sext_ln233_reg_892_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_267_p2[16:13]),
        .S({\sext_ln233_reg_892[16]_i_3_n_0 ,\sext_ln233_reg_892[16]_i_4_n_0 ,\sext_ln233_reg_892[16]_i_5_n_0 ,\sext_ln233_reg_892[16]_i_6_n_0 }));
  FDRE \sext_ln233_reg_892_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[17]),
        .Q(sext_ln233_reg_892[17]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[18]),
        .Q(sext_ln233_reg_892[18]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[19]),
        .Q(sext_ln233_reg_892[19]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[1]),
        .Q(sext_ln233_reg_892[1]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[20]),
        .Q(sext_ln233_reg_892[20]),
        .R(1'b0));
  CARRY4 \sext_ln233_reg_892_reg[20]_i_2 
       (.CI(\sext_ln233_reg_892_reg[16]_i_2_n_0 ),
        .CO({\sext_ln233_reg_892_reg[20]_i_2_n_0 ,\sext_ln233_reg_892_reg[20]_i_2_n_1 ,\sext_ln233_reg_892_reg[20]_i_2_n_2 ,\sext_ln233_reg_892_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_267_p2[20:17]),
        .S({\sext_ln233_reg_892[20]_i_3_n_0 ,\sext_ln233_reg_892[20]_i_4_n_0 ,\sext_ln233_reg_892[20]_i_5_n_0 ,\sext_ln233_reg_892[20]_i_6_n_0 }));
  FDRE \sext_ln233_reg_892_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[21]),
        .Q(sext_ln233_reg_892[21]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[22]),
        .Q(sext_ln233_reg_892[22]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[23]),
        .Q(sext_ln233_reg_892[23]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[24]),
        .Q(sext_ln233_reg_892[24]),
        .R(1'b0));
  CARRY4 \sext_ln233_reg_892_reg[24]_i_2 
       (.CI(\sext_ln233_reg_892_reg[20]_i_2_n_0 ),
        .CO({\sext_ln233_reg_892_reg[24]_i_2_n_0 ,\sext_ln233_reg_892_reg[24]_i_2_n_1 ,\sext_ln233_reg_892_reg[24]_i_2_n_2 ,\sext_ln233_reg_892_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_267_p2[24:21]),
        .S({\sext_ln233_reg_892[24]_i_3_n_0 ,\sext_ln233_reg_892[24]_i_4_n_0 ,\sext_ln233_reg_892[24]_i_5_n_0 ,\sext_ln233_reg_892[24]_i_6_n_0 }));
  FDRE \sext_ln233_reg_892_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[25]),
        .Q(sext_ln233_reg_892[25]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\sext_ln233_reg_892[26]_i_1_n_0 ),
        .Q(sext_ln233_reg_892[26]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[27]),
        .Q(sext_ln233_reg_892[27]),
        .R(1'b0));
  CARRY4 \sext_ln233_reg_892_reg[27]_i_2 
       (.CI(\sext_ln233_reg_892_reg[24]_i_2_n_0 ),
        .CO({\NLW_sext_ln233_reg_892_reg[27]_i_2_CO_UNCONNECTED [3],\sext_ln233_reg_892_reg[27]_i_2_n_1 ,\NLW_sext_ln233_reg_892_reg[27]_i_2_CO_UNCONNECTED [1],\sext_ln233_reg_892_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sext_ln233_reg_892_reg[27]_i_2_O_UNCONNECTED [3:2],sub_ln233_1_fu_267_p2[26:25]}),
        .S({1'b0,1'b1,\sext_ln233_reg_892[27]_i_3_n_0 ,\sext_ln233_reg_892[27]_i_4_n_0 }));
  FDRE \sext_ln233_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[2]),
        .Q(sext_ln233_reg_892[2]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[3]),
        .Q(sext_ln233_reg_892[3]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[4]),
        .Q(sext_ln233_reg_892[4]),
        .R(1'b0));
  CARRY4 \sext_ln233_reg_892_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\sext_ln233_reg_892_reg[4]_i_2_n_0 ,\sext_ln233_reg_892_reg[4]_i_2_n_1 ,\sext_ln233_reg_892_reg[4]_i_2_n_2 ,\sext_ln233_reg_892_reg[4]_i_2_n_3 }),
        .CYINIT(\sext_ln233_reg_892[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_267_p2[4:1]),
        .S({\sext_ln233_reg_892[4]_i_4_n_0 ,\sext_ln233_reg_892[4]_i_5_n_0 ,\sext_ln233_reg_892[4]_i_6_n_0 ,\sext_ln233_reg_892[4]_i_7_n_0 }));
  FDRE \sext_ln233_reg_892_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[5]),
        .Q(sext_ln233_reg_892[5]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[6]),
        .Q(sext_ln233_reg_892[6]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[7]),
        .Q(sext_ln233_reg_892[7]),
        .R(1'b0));
  FDRE \sext_ln233_reg_892_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[8]),
        .Q(sext_ln233_reg_892[8]),
        .R(1'b0));
  CARRY4 \sext_ln233_reg_892_reg[8]_i_2 
       (.CI(\sext_ln233_reg_892_reg[4]_i_2_n_0 ),
        .CO({\sext_ln233_reg_892_reg[8]_i_2_n_0 ,\sext_ln233_reg_892_reg[8]_i_2_n_1 ,\sext_ln233_reg_892_reg[8]_i_2_n_2 ,\sext_ln233_reg_892_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln233_1_fu_267_p2[8:5]),
        .S({\sext_ln233_reg_892[8]_i_3_n_0 ,\sext_ln233_reg_892[8]_i_4_n_0 ,\sext_ln233_reg_892[8]_i_5_n_0 ,\sext_ln233_reg_892[8]_i_6_n_0 }));
  FDRE \sext_ln233_reg_892_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sext_ln233_fu_283_p1[9]),
        .Q(sext_ln233_reg_892[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4700000000000000)) 
    \shl_ln414_reg_1107[0]_i_1 
       (.I0(sub_ln414_5_reg_1077[1]),
        .I1(icmp_ln414_reg_1069),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[1]),
        .I3(\shl_ln414_reg_1107[1]_i_6_n_0 ),
        .I4(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0] ),
        .I5(\shl_ln414_reg_1107[0]_i_2_n_0 ),
        .O(shl_ln414_fu_661_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h001D)) 
    \shl_ln414_reg_1107[0]_i_2 
       (.I0(trunc_ln414_reg_1018_pp0_iter2_reg[2]),
        .I1(icmp_ln414_reg_1069),
        .I2(sub_ln414_5_reg_1077[2]),
        .I3(sub_ln674_11_reg_1064[5]),
        .O(\shl_ln414_reg_1107[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080F080808080808)) 
    \shl_ln414_reg_1107[1]_i_1 
       (.I0(\shl_ln414_reg_1107[1]_i_2_n_0 ),
        .I1(\shl_ln414_reg_1107[1]_i_3_n_0 ),
        .I2(zext_ln414_7_fu_657_p1[1]),
        .I3(zext_ln414_7_fu_657_p1[2]),
        .I4(tmp_15_fu_648_p1[1]),
        .I5(\shl_ln414_reg_1107[1]_i_6_n_0 ),
        .O(shl_ln414_fu_661_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h10150000)) 
    \shl_ln414_reg_1107[1]_i_2 
       (.I0(sub_ln674_11_reg_1064[5]),
        .I1(sub_ln414_5_reg_1077[2]),
        .I2(icmp_ln414_reg_1069),
        .I3(trunc_ln414_reg_1018_pp0_iter2_reg[2]),
        .I4(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0] ),
        .O(\shl_ln414_reg_1107[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h33500050)) 
    \shl_ln414_reg_1107[1]_i_3 
       (.I0(trunc_ln414_reg_1018_pp0_iter2_reg[3]),
        .I1(sub_ln414_5_reg_1077[3]),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .I3(icmp_ln414_reg_1069),
        .I4(sub_ln414_5_reg_1077[0]),
        .O(\shl_ln414_reg_1107[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln414_reg_1107[1]_i_4 
       (.I0(sub_ln414_5_reg_1077[2]),
        .I1(icmp_ln414_reg_1069),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[2]),
        .O(zext_ln414_7_fu_657_p1[2]));
  LUT5 #(
    .INIT(32'h44044444)) 
    \shl_ln414_reg_1107[1]_i_5 
       (.I0(sub_ln674_11_reg_1064[5]),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1] ),
        .I2(sub_ln674_11_reg_1064[0]),
        .I3(\shl_ln414_reg_1107[1]_i_7_n_0 ),
        .I4(sub_ln674_11_reg_1064[1]),
        .O(tmp_15_fu_648_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \shl_ln414_reg_1107[1]_i_6 
       (.I0(trunc_ln414_reg_1018_pp0_iter2_reg[3]),
        .I1(sub_ln414_5_reg_1077[3]),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .I3(icmp_ln414_reg_1069),
        .I4(sub_ln414_5_reg_1077[0]),
        .O(\shl_ln414_reg_1107[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \shl_ln414_reg_1107[1]_i_7 
       (.I0(sub_ln674_11_reg_1064[3]),
        .I1(sub_ln674_11_reg_1064[4]),
        .I2(sub_ln674_11_reg_1064[2]),
        .O(\shl_ln414_reg_1107[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000CCC0C000AAA0A)) 
    \shl_ln414_reg_1107[2]_i_1 
       (.I0(\shl_ln414_reg_1107[3]_i_2_n_0 ),
        .I1(\shl_ln414_reg_1107[2]_i_2_n_0 ),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[3]),
        .I3(icmp_ln414_reg_1069),
        .I4(sub_ln414_5_reg_1077[3]),
        .I5(zext_ln414_7_fu_657_p1[0]),
        .O(shl_ln414_fu_661_p2[2]));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \shl_ln414_reg_1107[2]_i_2 
       (.I0(sub_ln414_5_reg_1077[1]),
        .I1(icmp_ln414_reg_1069),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[1]),
        .I3(sub_ln414_5_reg_1077[2]),
        .I4(trunc_ln414_reg_1018_pp0_iter2_reg[2]),
        .I5(tmp_15_fu_648_p1[1]),
        .O(\shl_ln414_reg_1107[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000CCC0C000AAA0A)) 
    \shl_ln414_reg_1107[3]_i_1 
       (.I0(\shl_ln414_reg_1107[4]_i_2_n_0 ),
        .I1(\shl_ln414_reg_1107[3]_i_2_n_0 ),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[3]),
        .I3(icmp_ln414_reg_1069),
        .I4(sub_ln414_5_reg_1077[3]),
        .I5(zext_ln414_7_fu_657_p1[0]),
        .O(shl_ln414_fu_661_p2[3]));
  LUT5 #(
    .INIT(32'h000044F0)) 
    \shl_ln414_reg_1107[3]_i_2 
       (.I0(sub_ln674_11_reg_1064[5]),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0] ),
        .I2(tmp_15_fu_648_p1[2]),
        .I3(zext_ln414_7_fu_657_p1[1]),
        .I4(zext_ln414_7_fu_657_p1[2]),
        .O(\shl_ln414_reg_1107[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000CCC0C000AAA0A)) 
    \shl_ln414_reg_1107[4]_i_1 
       (.I0(\shl_ln414_reg_1107[5]_i_2_n_0 ),
        .I1(\shl_ln414_reg_1107[4]_i_2_n_0 ),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[3]),
        .I3(icmp_ln414_reg_1069),
        .I4(sub_ln414_5_reg_1077[3]),
        .I5(zext_ln414_7_fu_657_p1[0]),
        .O(shl_ln414_fu_661_p2[4]));
  LUT6 #(
    .INIT(64'h000000CACACA00CA)) 
    \shl_ln414_reg_1107[4]_i_2 
       (.I0(tmp_15_fu_648_p1[3]),
        .I1(tmp_15_fu_648_p1[1]),
        .I2(zext_ln414_7_fu_657_p1[1]),
        .I3(trunc_ln414_reg_1018_pp0_iter2_reg[2]),
        .I4(icmp_ln414_reg_1069),
        .I5(sub_ln414_5_reg_1077[2]),
        .O(\shl_ln414_reg_1107[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000CCC0C000AAA0A)) 
    \shl_ln414_reg_1107[5]_i_1 
       (.I0(\shl_ln414_reg_1107[6]_i_2_n_0 ),
        .I1(\shl_ln414_reg_1107[5]_i_2_n_0 ),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[3]),
        .I3(icmp_ln414_reg_1069),
        .I4(sub_ln414_5_reg_1077[3]),
        .I5(zext_ln414_7_fu_657_p1[0]),
        .O(shl_ln414_fu_661_p2[5]));
  LUT6 #(
    .INIT(64'h0A0A0ACACACA0ACA)) 
    \shl_ln414_reg_1107[5]_i_2 
       (.I0(\shl_ln414_reg_1107[7]_i_10_n_0 ),
        .I1(tmp_15_fu_648_p1[2]),
        .I2(zext_ln414_7_fu_657_p1[1]),
        .I3(trunc_ln414_reg_1018_pp0_iter2_reg[2]),
        .I4(icmp_ln414_reg_1069),
        .I5(sub_ln414_5_reg_1077[2]),
        .O(\shl_ln414_reg_1107[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0444444444444444)) 
    \shl_ln414_reg_1107[5]_i_3 
       (.I0(sub_ln674_11_reg_1064[5]),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2] ),
        .I2(sub_ln674_11_reg_1064[1]),
        .I3(sub_ln674_11_reg_1064[3]),
        .I4(sub_ln674_11_reg_1064[4]),
        .I5(sub_ln674_11_reg_1064[2]),
        .O(tmp_15_fu_648_p1[2]));
  LUT6 #(
    .INIT(64'h000CCC0C000AAA0A)) 
    \shl_ln414_reg_1107[6]_i_1 
       (.I0(\shl_ln414_reg_1107[7]_i_4_n_0 ),
        .I1(\shl_ln414_reg_1107[6]_i_2_n_0 ),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[3]),
        .I3(icmp_ln414_reg_1069),
        .I4(sub_ln414_5_reg_1077[3]),
        .I5(zext_ln414_7_fu_657_p1[0]),
        .O(shl_ln414_fu_661_p2[6]));
  LUT6 #(
    .INIT(64'h0A0A0ACACACA0ACA)) 
    \shl_ln414_reg_1107[6]_i_2 
       (.I0(\shl_ln414_reg_1107[7]_i_6_n_0 ),
        .I1(tmp_15_fu_648_p1[3]),
        .I2(zext_ln414_7_fu_657_p1[1]),
        .I3(trunc_ln414_reg_1018_pp0_iter2_reg[2]),
        .I4(icmp_ln414_reg_1069),
        .I5(sub_ln414_5_reg_1077[2]),
        .O(\shl_ln414_reg_1107[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \shl_ln414_reg_1107[7]_i_1 
       (.I0(icmp_ln251_reg_922_pp0_iter2_reg),
        .I1(icmp_ln276_reg_938_pp0_iter2_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(shl_ln414_reg_11070));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \shl_ln414_reg_1107[7]_i_10 
       (.I0(\shl_ln414_reg_1107[1]_i_7_n_0 ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4] ),
        .I2(zext_ln414_7_fu_657_p1[2]),
        .I3(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0] ),
        .I4(sub_ln674_11_reg_1064[5]),
        .O(\shl_ln414_reg_1107[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h0FFF7FFF)) 
    \shl_ln414_reg_1107[7]_i_11 
       (.I0(sub_ln674_11_reg_1064[1]),
        .I1(sub_ln674_11_reg_1064[0]),
        .I2(sub_ln674_11_reg_1064[3]),
        .I3(sub_ln674_11_reg_1064[4]),
        .I4(sub_ln674_11_reg_1064[2]),
        .O(\shl_ln414_reg_1107[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h0FFF1FFF)) 
    \shl_ln414_reg_1107[7]_i_12 
       (.I0(sub_ln674_11_reg_1064[0]),
        .I1(sub_ln674_11_reg_1064[1]),
        .I2(sub_ln674_11_reg_1064[3]),
        .I3(sub_ln674_11_reg_1064[4]),
        .I4(sub_ln674_11_reg_1064[2]),
        .O(\shl_ln414_reg_1107[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h44004404)) 
    \shl_ln414_reg_1107[7]_i_13 
       (.I0(sub_ln674_11_reg_1064[5]),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3] ),
        .I2(sub_ln674_11_reg_1064[1]),
        .I3(\shl_ln414_reg_1107[1]_i_7_n_0 ),
        .I4(sub_ln674_11_reg_1064[0]),
        .O(tmp_15_fu_648_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h3F7F)) 
    \shl_ln414_reg_1107[7]_i_14 
       (.I0(sub_ln674_11_reg_1064[1]),
        .I1(sub_ln674_11_reg_1064[3]),
        .I2(sub_ln674_11_reg_1064[4]),
        .I3(sub_ln674_11_reg_1064[2]),
        .O(\shl_ln414_reg_1107[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \shl_ln414_reg_1107[7]_i_2 
       (.I0(\shl_ln414_reg_1107[7]_i_3_n_0 ),
        .I1(\shl_ln414_reg_1107[7]_i_4_n_0 ),
        .I2(zext_ln414_7_fu_657_p1[0]),
        .I3(\shl_ln414_reg_1107[7]_i_6_n_0 ),
        .I4(\shl_ln414_reg_1107[7]_i_7_n_0 ),
        .I5(zext_ln414_7_fu_657_p1[1]),
        .O(shl_ln414_fu_661_p2[7]));
  LUT3 #(
    .INIT(8'h47)) 
    \shl_ln414_reg_1107[7]_i_3 
       (.I0(sub_ln414_5_reg_1077[3]),
        .I1(icmp_ln414_reg_1069),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[3]),
        .O(\shl_ln414_reg_1107[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \shl_ln414_reg_1107[7]_i_4 
       (.I0(\shl_ln414_reg_1107[7]_i_9_n_0 ),
        .I1(sub_ln414_5_reg_1077[1]),
        .I2(icmp_ln414_reg_1069),
        .I3(trunc_ln414_reg_1018_pp0_iter2_reg[1]),
        .I4(\shl_ln414_reg_1107[7]_i_10_n_0 ),
        .O(\shl_ln414_reg_1107[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln414_reg_1107[7]_i_5 
       (.I0(sub_ln414_5_reg_1077[0]),
        .I1(icmp_ln414_reg_1069),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .O(zext_ln414_7_fu_657_p1[0]));
  LUT5 #(
    .INIT(32'hFF200020)) 
    \shl_ln414_reg_1107[7]_i_6 
       (.I0(\shl_ln414_reg_1107[7]_i_11_n_0 ),
        .I1(sub_ln674_11_reg_1064[5]),
        .I2(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5] ),
        .I3(zext_ln414_7_fu_657_p1[2]),
        .I4(tmp_15_fu_648_p1[1]),
        .O(\shl_ln414_reg_1107[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF200020)) 
    \shl_ln414_reg_1107[7]_i_7 
       (.I0(\shl_ln414_reg_1107[7]_i_12_n_0 ),
        .I1(sub_ln674_11_reg_1064[5]),
        .I2(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7] ),
        .I3(zext_ln414_7_fu_657_p1[2]),
        .I4(tmp_15_fu_648_p1[3]),
        .O(\shl_ln414_reg_1107[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln414_reg_1107[7]_i_8 
       (.I0(sub_ln414_5_reg_1077[1]),
        .I1(icmp_ln414_reg_1069),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[1]),
        .O(zext_ln414_7_fu_657_p1[1]));
  LUT6 #(
    .INIT(64'h00000000FF000808)) 
    \shl_ln414_reg_1107[7]_i_9 
       (.I0(\shl_ln414_reg_1107[7]_i_14_n_0 ),
        .I1(\ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6] ),
        .I2(sub_ln674_11_reg_1064[5]),
        .I3(tmp_15_fu_648_p1[2]),
        .I4(zext_ln414_7_fu_657_p1[2]),
        .I5(zext_ln414_7_fu_657_p1[1]),
        .O(\shl_ln414_reg_1107[7]_i_9_n_0 ));
  FDRE \shl_ln414_reg_1107_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107[0]),
        .Q(shl_ln414_reg_1107_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107[1]),
        .Q(shl_ln414_reg_1107_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107[2]),
        .Q(shl_ln414_reg_1107_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107[3]),
        .Q(shl_ln414_reg_1107_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107[4]),
        .Q(shl_ln414_reg_1107_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107[5]),
        .Q(shl_ln414_reg_1107_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107[6]),
        .Q(shl_ln414_reg_1107_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107[7]),
        .Q(shl_ln414_reg_1107_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107_pp0_iter4_reg[0]),
        .Q(shl_ln414_reg_1107_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107_pp0_iter4_reg[1]),
        .Q(shl_ln414_reg_1107_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107_pp0_iter4_reg[2]),
        .Q(shl_ln414_reg_1107_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107_pp0_iter4_reg[3]),
        .Q(shl_ln414_reg_1107_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107_pp0_iter4_reg[4]),
        .Q(shl_ln414_reg_1107_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107_pp0_iter4_reg[5]),
        .Q(shl_ln414_reg_1107_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107_pp0_iter4_reg[6]),
        .Q(shl_ln414_reg_1107_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln414_reg_1107_pp0_iter4_reg[7]),
        .Q(shl_ln414_reg_1107_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_reg[0] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_11070),
        .D(shl_ln414_fu_661_p2[0]),
        .Q(shl_ln414_reg_1107[0]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_reg[1] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_11070),
        .D(shl_ln414_fu_661_p2[1]),
        .Q(shl_ln414_reg_1107[1]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_reg[2] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_11070),
        .D(shl_ln414_fu_661_p2[2]),
        .Q(shl_ln414_reg_1107[2]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_reg[3] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_11070),
        .D(shl_ln414_fu_661_p2[3]),
        .Q(shl_ln414_reg_1107[3]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_reg[4] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_11070),
        .D(shl_ln414_fu_661_p2[4]),
        .Q(shl_ln414_reg_1107[4]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_reg[5] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_11070),
        .D(shl_ln414_fu_661_p2[5]),
        .Q(shl_ln414_reg_1107[5]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_reg[6] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_11070),
        .D(shl_ln414_fu_661_p2[6]),
        .Q(shl_ln414_reg_1107[6]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1107_reg[7] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_11070),
        .D(shl_ln414_fu_661_p2[7]),
        .Q(shl_ln414_reg_1107[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_312_p2_carry
       (.CI(1'b0),
        .CO({sub13_i_i_fu_312_p2_carry_n_0,sub13_i_i_fu_312_p2_carry_n_1,sub13_i_i_fu_312_p2_carry_n_2,sub13_i_i_fu_312_p2_carry_n_3}),
        .CYINIT(cols_loc_read_reg_845[0]),
        .DI(empty_reg_851[4:1]),
        .O(sub13_i_i_fu_312_p2[4:1]),
        .S({sub13_i_i_fu_312_p2_carry_i_1_n_0,sub13_i_i_fu_312_p2_carry_i_2_n_0,sub13_i_i_fu_312_p2_carry_i_3_n_0,sub13_i_i_fu_312_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_312_p2_carry__0
       (.CI(sub13_i_i_fu_312_p2_carry_n_0),
        .CO({sub13_i_i_fu_312_p2_carry__0_n_0,sub13_i_i_fu_312_p2_carry__0_n_1,sub13_i_i_fu_312_p2_carry__0_n_2,sub13_i_i_fu_312_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(empty_reg_851[8:5]),
        .O(sub13_i_i_fu_312_p2[8:5]),
        .S({sub13_i_i_fu_312_p2_carry__0_i_1_n_0,sub13_i_i_fu_312_p2_carry__0_i_2_n_0,sub13_i_i_fu_312_p2_carry__0_i_3_n_0,sub13_i_i_fu_312_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__0_i_1
       (.I0(empty_reg_851[8]),
        .O(sub13_i_i_fu_312_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__0_i_2
       (.I0(empty_reg_851[7]),
        .O(sub13_i_i_fu_312_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__0_i_3
       (.I0(empty_reg_851[6]),
        .O(sub13_i_i_fu_312_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__0_i_4
       (.I0(empty_reg_851[5]),
        .O(sub13_i_i_fu_312_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_312_p2_carry__1
       (.CI(sub13_i_i_fu_312_p2_carry__0_n_0),
        .CO({sub13_i_i_fu_312_p2_carry__1_n_0,sub13_i_i_fu_312_p2_carry__1_n_1,sub13_i_i_fu_312_p2_carry__1_n_2,sub13_i_i_fu_312_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(empty_reg_851[12:9]),
        .O(sub13_i_i_fu_312_p2[12:9]),
        .S({sub13_i_i_fu_312_p2_carry__1_i_1_n_0,sub13_i_i_fu_312_p2_carry__1_i_2_n_0,sub13_i_i_fu_312_p2_carry__1_i_3_n_0,sub13_i_i_fu_312_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__1_i_1
       (.I0(empty_reg_851[12]),
        .O(sub13_i_i_fu_312_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__1_i_2
       (.I0(empty_reg_851[11]),
        .O(sub13_i_i_fu_312_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__1_i_3
       (.I0(empty_reg_851[10]),
        .O(sub13_i_i_fu_312_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__1_i_4
       (.I0(empty_reg_851[9]),
        .O(sub13_i_i_fu_312_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_312_p2_carry__2
       (.CI(sub13_i_i_fu_312_p2_carry__1_n_0),
        .CO({sub13_i_i_fu_312_p2_carry__2_n_0,sub13_i_i_fu_312_p2_carry__2_n_1,sub13_i_i_fu_312_p2_carry__2_n_2,sub13_i_i_fu_312_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(empty_reg_851[16:13]),
        .O(sub13_i_i_fu_312_p2[16:13]),
        .S({sub13_i_i_fu_312_p2_carry__2_i_1_n_0,sub13_i_i_fu_312_p2_carry__2_i_2_n_0,sub13_i_i_fu_312_p2_carry__2_i_3_n_0,sub13_i_i_fu_312_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__2_i_1
       (.I0(empty_reg_851[16]),
        .O(sub13_i_i_fu_312_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__2_i_2
       (.I0(empty_reg_851[15]),
        .O(sub13_i_i_fu_312_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__2_i_3
       (.I0(empty_reg_851[14]),
        .O(sub13_i_i_fu_312_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__2_i_4
       (.I0(empty_reg_851[13]),
        .O(sub13_i_i_fu_312_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_312_p2_carry__3
       (.CI(sub13_i_i_fu_312_p2_carry__2_n_0),
        .CO({sub13_i_i_fu_312_p2_carry__3_n_0,sub13_i_i_fu_312_p2_carry__3_n_1,sub13_i_i_fu_312_p2_carry__3_n_2,sub13_i_i_fu_312_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(empty_reg_851[20:17]),
        .O(sub13_i_i_fu_312_p2[20:17]),
        .S({sub13_i_i_fu_312_p2_carry__3_i_1_n_0,sub13_i_i_fu_312_p2_carry__3_i_2_n_0,sub13_i_i_fu_312_p2_carry__3_i_3_n_0,sub13_i_i_fu_312_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__3_i_1
       (.I0(empty_reg_851[20]),
        .O(sub13_i_i_fu_312_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__3_i_2
       (.I0(empty_reg_851[19]),
        .O(sub13_i_i_fu_312_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__3_i_3
       (.I0(empty_reg_851[18]),
        .O(sub13_i_i_fu_312_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__3_i_4
       (.I0(empty_reg_851[17]),
        .O(sub13_i_i_fu_312_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_312_p2_carry__4
       (.CI(sub13_i_i_fu_312_p2_carry__3_n_0),
        .CO({sub13_i_i_fu_312_p2_carry__4_n_0,sub13_i_i_fu_312_p2_carry__4_n_1,sub13_i_i_fu_312_p2_carry__4_n_2,sub13_i_i_fu_312_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(empty_reg_851[24:21]),
        .O(sub13_i_i_fu_312_p2[24:21]),
        .S({sub13_i_i_fu_312_p2_carry__4_i_1_n_0,sub13_i_i_fu_312_p2_carry__4_i_2_n_0,sub13_i_i_fu_312_p2_carry__4_i_3_n_0,sub13_i_i_fu_312_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__4_i_1
       (.I0(empty_reg_851[24]),
        .O(sub13_i_i_fu_312_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__4_i_2
       (.I0(empty_reg_851[23]),
        .O(sub13_i_i_fu_312_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__4_i_3
       (.I0(empty_reg_851[22]),
        .O(sub13_i_i_fu_312_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__4_i_4
       (.I0(empty_reg_851[21]),
        .O(sub13_i_i_fu_312_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_312_p2_carry__5
       (.CI(sub13_i_i_fu_312_p2_carry__4_n_0),
        .CO({sub13_i_i_fu_312_p2_carry__5_n_0,sub13_i_i_fu_312_p2_carry__5_n_1,sub13_i_i_fu_312_p2_carry__5_n_2,sub13_i_i_fu_312_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(empty_reg_851[28:25]),
        .O(sub13_i_i_fu_312_p2[28:25]),
        .S({sub13_i_i_fu_312_p2_carry__5_i_1_n_0,sub13_i_i_fu_312_p2_carry__5_i_2_n_0,sub13_i_i_fu_312_p2_carry__5_i_3_n_0,sub13_i_i_fu_312_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__5_i_1
       (.I0(empty_reg_851[28]),
        .O(sub13_i_i_fu_312_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__5_i_2
       (.I0(empty_reg_851[27]),
        .O(sub13_i_i_fu_312_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__5_i_3
       (.I0(empty_reg_851[26]),
        .O(sub13_i_i_fu_312_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__5_i_4
       (.I0(empty_reg_851[25]),
        .O(sub13_i_i_fu_312_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_312_p2_carry__6
       (.CI(sub13_i_i_fu_312_p2_carry__5_n_0),
        .CO({NLW_sub13_i_i_fu_312_p2_carry__6_CO_UNCONNECTED[3:2],sub13_i_i_fu_312_p2_carry__6_n_2,sub13_i_i_fu_312_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_loc_read_reg_845[30:29]}),
        .O({NLW_sub13_i_i_fu_312_p2_carry__6_O_UNCONNECTED[3],sub13_i_i_fu_312_p2[31:29]}),
        .S({1'b0,sub13_i_i_fu_312_p2_carry__6_i_1_n_0,sub13_i_i_fu_312_p2_carry__6_i_2_n_0,sub13_i_i_fu_312_p2_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__6_i_1
       (.I0(cols_loc_read_reg_845[31]),
        .O(sub13_i_i_fu_312_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__6_i_2
       (.I0(cols_loc_read_reg_845[30]),
        .O(sub13_i_i_fu_312_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry__6_i_3
       (.I0(cols_loc_read_reg_845[29]),
        .O(sub13_i_i_fu_312_p2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry_i_1
       (.I0(empty_reg_851[4]),
        .O(sub13_i_i_fu_312_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry_i_2
       (.I0(empty_reg_851[3]),
        .O(sub13_i_i_fu_312_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry_i_3
       (.I0(empty_reg_851[2]),
        .O(sub13_i_i_fu_312_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub13_i_i_fu_312_p2_carry_i_4
       (.I0(empty_reg_851[1]),
        .O(sub13_i_i_fu_312_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_i_i_reg_912[0]_i_1 
       (.I0(cols_loc_read_reg_845[0]),
        .O(\sub13_i_i_reg_912[0]_i_1_n_0 ));
  FDRE \sub13_i_i_reg_912_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\sub13_i_i_reg_912[0]_i_1_n_0 ),
        .Q(sub13_i_i_reg_912[0]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[10]),
        .Q(sub13_i_i_reg_912[10]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[11]),
        .Q(sub13_i_i_reg_912[11]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[12]),
        .Q(sub13_i_i_reg_912[12]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[13]),
        .Q(sub13_i_i_reg_912[13]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[14]),
        .Q(sub13_i_i_reg_912[14]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[15]),
        .Q(sub13_i_i_reg_912[15]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[16]),
        .Q(sub13_i_i_reg_912[16]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[17]),
        .Q(sub13_i_i_reg_912[17]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[18]),
        .Q(sub13_i_i_reg_912[18]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[19]),
        .Q(sub13_i_i_reg_912[19]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[1]),
        .Q(sub13_i_i_reg_912[1]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[20]),
        .Q(sub13_i_i_reg_912[20]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[21]),
        .Q(sub13_i_i_reg_912[21]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[22]),
        .Q(sub13_i_i_reg_912[22]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[23]),
        .Q(sub13_i_i_reg_912[23]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[24]),
        .Q(sub13_i_i_reg_912[24]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[25]),
        .Q(sub13_i_i_reg_912[25]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[26]),
        .Q(sub13_i_i_reg_912[26]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[27]),
        .Q(sub13_i_i_reg_912[27]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[28]),
        .Q(sub13_i_i_reg_912[28]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[29]),
        .Q(sub13_i_i_reg_912[29]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[2]),
        .Q(sub13_i_i_reg_912[2]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[30]),
        .Q(sub13_i_i_reg_912[30]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[31]),
        .Q(sub13_i_i_reg_912[31]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[3]),
        .Q(sub13_i_i_reg_912[3]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[4]),
        .Q(sub13_i_i_reg_912[4]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[5]),
        .Q(sub13_i_i_reg_912[5]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[6]),
        .Q(sub13_i_i_reg_912[6]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[7]),
        .Q(sub13_i_i_reg_912[7]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[8]),
        .Q(sub13_i_i_reg_912[8]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_912_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_312_p2[9]),
        .Q(sub13_i_i_reg_912[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_215_p2_carry
       (.CI(1'b0),
        .CO({sub_ln238_fu_215_p2_carry_n_0,sub_ln238_fu_215_p2_carry_n_1,sub_ln238_fu_215_p2_carry_n_2,sub_ln238_fu_215_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cols_reg_861[3:0]),
        .O(sub_ln238_fu_215_p2[3:0]),
        .S({sub_ln238_fu_215_p2_carry_i_1_n_0,sub_ln238_fu_215_p2_carry_i_2_n_0,sub_ln238_fu_215_p2_carry_i_3_n_0,sub_ln238_fu_215_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_215_p2_carry__0
       (.CI(sub_ln238_fu_215_p2_carry_n_0),
        .CO({sub_ln238_fu_215_p2_carry__0_n_0,sub_ln238_fu_215_p2_carry__0_n_1,sub_ln238_fu_215_p2_carry__0_n_2,sub_ln238_fu_215_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cols_reg_861[7:4]),
        .O(sub_ln238_fu_215_p2[7:4]),
        .S({sub_ln238_fu_215_p2_carry__0_i_1_n_0,sub_ln238_fu_215_p2_carry__0_i_2_n_0,sub_ln238_fu_215_p2_carry__0_i_3_n_0,sub_ln238_fu_215_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__0_i_1
       (.I0(cols_reg_861[7]),
        .I1(empty_reg_851[7]),
        .O(sub_ln238_fu_215_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__0_i_2
       (.I0(cols_reg_861[6]),
        .I1(empty_reg_851[6]),
        .O(sub_ln238_fu_215_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__0_i_3
       (.I0(cols_reg_861[5]),
        .I1(empty_reg_851[5]),
        .O(sub_ln238_fu_215_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__0_i_4
       (.I0(cols_reg_861[4]),
        .I1(empty_reg_851[4]),
        .O(sub_ln238_fu_215_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_215_p2_carry__1
       (.CI(sub_ln238_fu_215_p2_carry__0_n_0),
        .CO({sub_ln238_fu_215_p2_carry__1_n_0,sub_ln238_fu_215_p2_carry__1_n_1,sub_ln238_fu_215_p2_carry__1_n_2,sub_ln238_fu_215_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cols_reg_861[11:8]),
        .O(sub_ln238_fu_215_p2[11:8]),
        .S({sub_ln238_fu_215_p2_carry__1_i_1_n_0,sub_ln238_fu_215_p2_carry__1_i_2_n_0,sub_ln238_fu_215_p2_carry__1_i_3_n_0,sub_ln238_fu_215_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__1_i_1
       (.I0(cols_reg_861[11]),
        .I1(empty_reg_851[11]),
        .O(sub_ln238_fu_215_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__1_i_2
       (.I0(cols_reg_861[10]),
        .I1(empty_reg_851[10]),
        .O(sub_ln238_fu_215_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__1_i_3
       (.I0(cols_reg_861[9]),
        .I1(empty_reg_851[9]),
        .O(sub_ln238_fu_215_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__1_i_4
       (.I0(cols_reg_861[8]),
        .I1(empty_reg_851[8]),
        .O(sub_ln238_fu_215_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_215_p2_carry__2
       (.CI(sub_ln238_fu_215_p2_carry__1_n_0),
        .CO({sub_ln238_fu_215_p2_carry__2_n_0,sub_ln238_fu_215_p2_carry__2_n_1,sub_ln238_fu_215_p2_carry__2_n_2,sub_ln238_fu_215_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cols_reg_861[15:12]),
        .O(sub_ln238_fu_215_p2[15:12]),
        .S({sub_ln238_fu_215_p2_carry__2_i_1_n_0,sub_ln238_fu_215_p2_carry__2_i_2_n_0,sub_ln238_fu_215_p2_carry__2_i_3_n_0,sub_ln238_fu_215_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__2_i_1
       (.I0(cols_reg_861[15]),
        .I1(empty_reg_851[15]),
        .O(sub_ln238_fu_215_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__2_i_2
       (.I0(cols_reg_861[14]),
        .I1(empty_reg_851[14]),
        .O(sub_ln238_fu_215_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__2_i_3
       (.I0(cols_reg_861[13]),
        .I1(empty_reg_851[13]),
        .O(sub_ln238_fu_215_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__2_i_4
       (.I0(cols_reg_861[12]),
        .I1(empty_reg_851[12]),
        .O(sub_ln238_fu_215_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_215_p2_carry__3
       (.CI(sub_ln238_fu_215_p2_carry__2_n_0),
        .CO({sub_ln238_fu_215_p2_carry__3_n_0,sub_ln238_fu_215_p2_carry__3_n_1,sub_ln238_fu_215_p2_carry__3_n_2,sub_ln238_fu_215_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cols_reg_861[19:16]),
        .O(sub_ln238_fu_215_p2[19:16]),
        .S({sub_ln238_fu_215_p2_carry__3_i_1_n_0,sub_ln238_fu_215_p2_carry__3_i_2_n_0,sub_ln238_fu_215_p2_carry__3_i_3_n_0,sub_ln238_fu_215_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__3_i_1
       (.I0(cols_reg_861[19]),
        .I1(empty_reg_851[19]),
        .O(sub_ln238_fu_215_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__3_i_2
       (.I0(cols_reg_861[18]),
        .I1(empty_reg_851[18]),
        .O(sub_ln238_fu_215_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__3_i_3
       (.I0(cols_reg_861[17]),
        .I1(empty_reg_851[17]),
        .O(sub_ln238_fu_215_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__3_i_4
       (.I0(cols_reg_861[16]),
        .I1(empty_reg_851[16]),
        .O(sub_ln238_fu_215_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_215_p2_carry__4
       (.CI(sub_ln238_fu_215_p2_carry__3_n_0),
        .CO({sub_ln238_fu_215_p2_carry__4_n_0,sub_ln238_fu_215_p2_carry__4_n_1,sub_ln238_fu_215_p2_carry__4_n_2,sub_ln238_fu_215_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cols_reg_861[23:20]),
        .O(sub_ln238_fu_215_p2[23:20]),
        .S({sub_ln238_fu_215_p2_carry__4_i_1_n_0,sub_ln238_fu_215_p2_carry__4_i_2_n_0,sub_ln238_fu_215_p2_carry__4_i_3_n_0,sub_ln238_fu_215_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__4_i_1
       (.I0(cols_reg_861[23]),
        .I1(empty_reg_851[23]),
        .O(sub_ln238_fu_215_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__4_i_2
       (.I0(cols_reg_861[22]),
        .I1(empty_reg_851[22]),
        .O(sub_ln238_fu_215_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__4_i_3
       (.I0(cols_reg_861[21]),
        .I1(empty_reg_851[21]),
        .O(sub_ln238_fu_215_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__4_i_4
       (.I0(cols_reg_861[20]),
        .I1(empty_reg_851[20]),
        .O(sub_ln238_fu_215_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_215_p2_carry__5
       (.CI(sub_ln238_fu_215_p2_carry__4_n_0),
        .CO({sub_ln238_fu_215_p2_carry__5_n_0,sub_ln238_fu_215_p2_carry__5_n_1,sub_ln238_fu_215_p2_carry__5_n_2,sub_ln238_fu_215_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cols_reg_861[27:24]),
        .O(sub_ln238_fu_215_p2[27:24]),
        .S({sub_ln238_fu_215_p2_carry__5_i_1_n_0,sub_ln238_fu_215_p2_carry__5_i_2_n_0,sub_ln238_fu_215_p2_carry__5_i_3_n_0,sub_ln238_fu_215_p2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__5_i_1
       (.I0(cols_reg_861[27]),
        .I1(empty_reg_851[27]),
        .O(sub_ln238_fu_215_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__5_i_2
       (.I0(cols_reg_861[26]),
        .I1(empty_reg_851[26]),
        .O(sub_ln238_fu_215_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__5_i_3
       (.I0(cols_reg_861[25]),
        .I1(empty_reg_851[25]),
        .O(sub_ln238_fu_215_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__5_i_4
       (.I0(cols_reg_861[24]),
        .I1(empty_reg_851[24]),
        .O(sub_ln238_fu_215_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln238_fu_215_p2_carry__6
       (.CI(sub_ln238_fu_215_p2_carry__5_n_0),
        .CO(NLW_sub_ln238_fu_215_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln238_fu_215_p2_carry__6_O_UNCONNECTED[3:1],sub_ln238_fu_215_p2[28]}),
        .S({1'b0,1'b0,1'b0,sub_ln238_fu_215_p2_carry__6_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry__6_i_1
       (.I0(cols_reg_861[28]),
        .I1(empty_reg_851[28]),
        .O(sub_ln238_fu_215_p2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry_i_1
       (.I0(cols_reg_861[3]),
        .I1(empty_reg_851[3]),
        .O(sub_ln238_fu_215_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry_i_2
       (.I0(cols_reg_861[2]),
        .I1(empty_reg_851[2]),
        .O(sub_ln238_fu_215_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry_i_3
       (.I0(cols_reg_861[1]),
        .I1(empty_reg_851[1]),
        .O(sub_ln238_fu_215_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln238_fu_215_p2_carry_i_4
       (.I0(cols_reg_861[0]),
        .I1(cols_loc_read_reg_845[0]),
        .O(sub_ln238_fu_215_p2_carry_i_4_n_0));
  FDRE \sub_ln238_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[0]),
        .Q(shl_ln_fu_287_p3[3]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[10]),
        .Q(shl_ln_fu_287_p3[13]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[11]),
        .Q(shl_ln_fu_287_p3[14]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[12]),
        .Q(shl_ln_fu_287_p3[15]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[13]),
        .Q(shl_ln_fu_287_p3[16]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[14]),
        .Q(shl_ln_fu_287_p3[17]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[15]),
        .Q(shl_ln_fu_287_p3[18]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[16]),
        .Q(shl_ln_fu_287_p3[19]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[17]),
        .Q(shl_ln_fu_287_p3[20]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[18]),
        .Q(shl_ln_fu_287_p3[21]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[19]),
        .Q(shl_ln_fu_287_p3[22]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[1]),
        .Q(shl_ln_fu_287_p3[4]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[20]),
        .Q(shl_ln_fu_287_p3[23]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[21]),
        .Q(shl_ln_fu_287_p3[24]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[22]),
        .Q(shl_ln_fu_287_p3[25]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[23]),
        .Q(shl_ln_fu_287_p3[26]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[24]),
        .Q(shl_ln_fu_287_p3[27]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[25]),
        .Q(shl_ln_fu_287_p3[28]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[26]),
        .Q(shl_ln_fu_287_p3[29]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[27]),
        .Q(shl_ln_fu_287_p3[30]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[28]),
        .Q(shl_ln_fu_287_p3[31]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[2]),
        .Q(shl_ln_fu_287_p3[5]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[3]),
        .Q(shl_ln_fu_287_p3[6]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[4]),
        .Q(shl_ln_fu_287_p3[7]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[5]),
        .Q(shl_ln_fu_287_p3[8]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[6]),
        .Q(shl_ln_fu_287_p3[9]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[7]),
        .Q(shl_ln_fu_287_p3[10]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[8]),
        .Q(shl_ln_fu_287_p3[11]),
        .R(1'b0));
  FDRE \sub_ln238_reg_866_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln238_fu_215_p2[9]),
        .Q(shl_ln_fu_287_p3[12]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \sub_ln289_reg_947[0]_i_1 
       (.I0(valid_bits_1_reg_966[0]),
        .I1(valid_bits_fu_106[0]),
        .I2(valid_bits_2_reg_1032[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[0]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \sub_ln289_reg_947[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln276_fu_373_p2),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(icmp_ln251_reg_922),
        .O(sub_ln289_reg_9470));
  FDRE \sub_ln289_reg_947_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(sel0[0]),
        .Q(sub_ln289_reg_947[0]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[10] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[7]_i_1_n_6 ),
        .Q(sub_ln289_reg_947[10]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[11] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[7]_i_1_n_5 ),
        .Q(sub_ln289_reg_947[11]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[12] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[7]_i_1_n_4 ),
        .Q(sub_ln289_reg_947[12]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[13] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[11]_i_1_n_7 ),
        .Q(sub_ln289_reg_947[13]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[14] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[11]_i_1_n_6 ),
        .Q(sub_ln289_reg_947[14]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[15] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[11]_i_1_n_5 ),
        .Q(sub_ln289_reg_947[15]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[16] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[11]_i_1_n_4 ),
        .Q(sub_ln289_reg_947[16]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[17] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[15]_i_1_n_7 ),
        .Q(sub_ln289_reg_947[17]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[18] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[15]_i_1_n_6 ),
        .Q(sub_ln289_reg_947[18]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[19] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[15]_i_1_n_5 ),
        .Q(sub_ln289_reg_947[19]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_7 ),
        .Q(sub_ln289_reg_947[1]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[20] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[15]_i_1_n_4 ),
        .Q(sub_ln289_reg_947[20]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[21] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[19]_i_1_n_7 ),
        .Q(sub_ln289_reg_947[21]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[22] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[19]_i_1_n_6 ),
        .Q(sub_ln289_reg_947[22]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[23] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[19]_i_1_n_5 ),
        .Q(sub_ln289_reg_947[23]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[24] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[19]_i_1_n_4 ),
        .Q(sub_ln289_reg_947[24]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[25] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[23]_i_1_n_7 ),
        .Q(sub_ln289_reg_947[25]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[26] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[23]_i_1_n_6 ),
        .Q(sub_ln289_reg_947[26]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[27] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[23]_i_1_n_5 ),
        .Q(sub_ln289_reg_947[27]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[28] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[23]_i_1_n_4 ),
        .Q(sub_ln289_reg_947[28]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[29] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[26]_i_1_n_7 ),
        .Q(sub_ln289_reg_947[29]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_6 ),
        .Q(sub_ln289_reg_947[2]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[30] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[26]_i_1_n_6 ),
        .Q(sub_ln289_reg_947[30]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[31] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[26]_i_1_n_5 ),
        .Q(sub_ln289_reg_947[31]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_5 ),
        .Q(sub_ln289_reg_947[3]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_4 ),
        .Q(sub_ln289_reg_947[4]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[3]_i_1_n_7 ),
        .Q(sub_ln289_reg_947[5]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[6] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[3]_i_1_n_6 ),
        .Q(sub_ln289_reg_947[6]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[7] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[3]_i_1_n_5 ),
        .Q(sub_ln289_reg_947[7]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[8] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[3]_i_1_n_4 ),
        .Q(sub_ln289_reg_947[8]),
        .R(1'b0));
  FDRE \sub_ln289_reg_947_reg[9] 
       (.C(ap_clk),
        .CE(sub_ln289_reg_9470),
        .D(\tmp_6_reg_981_reg[7]_i_1_n_7 ),
        .Q(sub_ln289_reg_947[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_5_reg_1077[0]_i_1 
       (.I0(valid_bits_2_reg_1032[0]),
        .O(\sub_ln414_5_reg_1077[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_5_reg_1077[1]_i_1 
       (.I0(valid_bits_2_reg_1032[1]),
        .O(\sub_ln414_5_reg_1077[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_5_reg_1077[2]_i_1 
       (.I0(valid_bits_2_reg_1032[2]),
        .O(\sub_ln414_5_reg_1077[2]_i_1_n_0 ));
  FDRE \sub_ln414_5_reg_1077_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sub_ln414_5_reg_1077[0]_i_1_n_0 ),
        .Q(sub_ln414_5_reg_1077[0]),
        .R(1'b0));
  FDRE \sub_ln414_5_reg_1077_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sub_ln414_5_reg_1077[1]_i_1_n_0 ),
        .Q(sub_ln414_5_reg_1077[1]),
        .R(1'b0));
  FDRE \sub_ln414_5_reg_1077_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sub_ln414_5_reg_1077[2]_i_1_n_0 ),
        .Q(sub_ln414_5_reg_1077[2]),
        .R(1'b0));
  FDRE \sub_ln414_5_reg_1077_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(valid_bits_load_reg_1003[3]),
        .Q(sub_ln414_5_reg_1077[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln414_6_reg_1138[0]_i_1 
       (.I0(icmp_ln414_reg_1069_pp0_iter4_reg),
        .I1(trunc_ln414_reg_1018_pp0_iter4_reg[0]),
        .O(\sub_ln414_6_reg_1138[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln414_6_reg_1138[1]_i_1 
       (.I0(icmp_ln414_reg_1069_pp0_iter4_reg),
        .I1(trunc_ln414_reg_1018_pp0_iter4_reg[1]),
        .O(\sub_ln414_6_reg_1138[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln414_6_reg_1138[2]_i_1 
       (.I0(icmp_ln414_reg_1069_pp0_iter4_reg),
        .I1(trunc_ln414_reg_1018_pp0_iter4_reg[2]),
        .O(\sub_ln414_6_reg_1138[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \sub_ln414_6_reg_1138[3]_i_1 
       (.I0(icmp_ln251_reg_922_pp0_iter4_reg),
        .I1(icmp_ln276_reg_938_pp0_iter4_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(out_V_reg_11330));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln414_6_reg_1138[3]_i_2 
       (.I0(trunc_ln414_reg_1018_pp0_iter4_reg[3]),
        .I1(icmp_ln414_reg_1069_pp0_iter4_reg),
        .I2(trunc_ln414_4_reg_1026_pp0_iter4_reg_reg),
        .O(select_ln414_fu_725_p3));
  FDRE \sub_ln414_6_reg_1138_reg[0] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(\sub_ln414_6_reg_1138[0]_i_1_n_0 ),
        .Q(sub_ln414_6_reg_1138[0]),
        .R(1'b0));
  FDRE \sub_ln414_6_reg_1138_reg[1] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(\sub_ln414_6_reg_1138[1]_i_1_n_0 ),
        .Q(sub_ln414_6_reg_1138[1]),
        .R(1'b0));
  FDRE \sub_ln414_6_reg_1138_reg[2] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(\sub_ln414_6_reg_1138[2]_i_1_n_0 ),
        .Q(sub_ln414_6_reg_1138[2]),
        .R(1'b0));
  FDRE \sub_ln414_6_reg_1138_reg[3] 
       (.C(ap_clk),
        .CE(out_V_reg_11330),
        .D(select_ln414_fu_725_p3),
        .Q(sub_ln414_6_reg_1138[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln414_reg_1123[1]_i_1 
       (.I0(trunc_ln414_reg_1018_pp0_iter3_reg[0]),
        .I1(trunc_ln414_reg_1018_pp0_iter3_reg[1]),
        .O(\sub_ln414_reg_1123[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln414_reg_1123[2]_i_1 
       (.I0(trunc_ln414_reg_1018_pp0_iter3_reg[0]),
        .I1(trunc_ln414_reg_1018_pp0_iter3_reg[1]),
        .I2(trunc_ln414_reg_1018_pp0_iter3_reg[2]),
        .O(\sub_ln414_reg_1123[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \sub_ln414_reg_1123[3]_i_1 
       (.I0(icmp_ln277_reg_971_pp0_iter3_reg),
        .I1(icmp_ln251_reg_922_pp0_iter3_reg),
        .I2(icmp_ln276_reg_938_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(lshr_ln674_reg_11180));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_ln414_reg_1123[3]_i_2 
       (.I0(trunc_ln414_reg_1018_pp0_iter3_reg[2]),
        .I1(trunc_ln414_reg_1018_pp0_iter3_reg[1]),
        .I2(trunc_ln414_reg_1018_pp0_iter3_reg[0]),
        .I3(trunc_ln414_reg_1018_pp0_iter3_reg[3]),
        .O(\sub_ln414_reg_1123[3]_i_2_n_0 ));
  FDRE \sub_ln414_reg_1123_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(trunc_ln414_reg_1018_pp0_iter3_reg[0]),
        .Q(sub_ln414_reg_1123[0]),
        .R(1'b0));
  FDRE \sub_ln414_reg_1123_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(\sub_ln414_reg_1123[1]_i_1_n_0 ),
        .Q(sub_ln414_reg_1123[1]),
        .R(1'b0));
  FDRE \sub_ln414_reg_1123_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(\sub_ln414_reg_1123[2]_i_1_n_0 ),
        .Q(sub_ln414_reg_1123[2]),
        .R(1'b0));
  FDRE \sub_ln414_reg_1123_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_11180),
        .D(\sub_ln414_reg_1123[3]_i_2_n_0 ),
        .Q(sub_ln414_reg_1123[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln674_10_fu_596_p2_carry
       (.CI(1'b0),
        .CO({sub_ln674_10_fu_596_p2_carry_n_0,sub_ln674_10_fu_596_p2_carry_n_1,sub_ln674_10_fu_596_p2_carry_n_2,sub_ln674_10_fu_596_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln674_10_fu_596_p2_carry_i_1_n_0,sub_ln674_10_fu_596_p2_carry_i_2_n_0,sub_ln674_10_fu_596_p2_carry_i_3_n_0,sub_ln674_10_fu_596_p2_carry_i_4_n_0}),
        .O(sub_ln674_10_fu_596_p2[3:0]),
        .S({sub_ln674_10_fu_596_p2_carry_i_5_n_0,sub_ln674_10_fu_596_p2_carry_i_6_n_0,sub_ln674_10_fu_596_p2_carry_i_7_n_0,sub_ln674_10_fu_596_p2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln674_10_fu_596_p2_carry__0
       (.CI(sub_ln674_10_fu_596_p2_carry_n_0),
        .CO({NLW_sub_ln674_10_fu_596_p2_carry__0_CO_UNCONNECTED[3:1],sub_ln674_10_fu_596_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sub_ln674_10_fu_596_p2_carry__0_i_1_n_0}),
        .O({NLW_sub_ln674_10_fu_596_p2_carry__0_O_UNCONNECTED[3:2],sub_ln674_10_fu_596_p2[5:4]}),
        .S({1'b0,1'b0,sub_ln674_10_fu_596_p2_carry__0_i_2_n_0,sub_ln674_10_fu_596_p2_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln674_10_fu_596_p2_carry__0_i_1
       (.I0(trunc_ln674_3_reg_960_pp0_iter2_reg[4]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(trunc_ln674_2_reg_952_pp0_iter2_reg[4]),
        .O(sub_ln674_10_fu_596_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sub_ln674_10_fu_596_p2_carry__0_i_2
       (.I0(trunc_ln674_2_reg_952_pp0_iter2_reg[5]),
        .I1(trunc_ln674_3_reg_960_pp0_iter2_reg[5]),
        .O(sub_ln674_10_fu_596_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_10_fu_596_p2_carry__0_i_3
       (.I0(trunc_ln674_3_reg_960_pp0_iter2_reg[4]),
        .I1(trunc_ln674_2_reg_952_pp0_iter2_reg[4]),
        .O(sub_ln674_10_fu_596_p2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln674_10_fu_596_p2_carry_i_1
       (.I0(trunc_ln674_3_reg_960_pp0_iter2_reg[3]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(trunc_ln674_2_reg_952_pp0_iter2_reg[3]),
        .O(sub_ln674_10_fu_596_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln674_10_fu_596_p2_carry_i_2
       (.I0(trunc_ln674_3_reg_960_pp0_iter2_reg[2]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(trunc_ln674_2_reg_952_pp0_iter2_reg[2]),
        .O(sub_ln674_10_fu_596_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln674_10_fu_596_p2_carry_i_3
       (.I0(trunc_ln674_3_reg_960_pp0_iter2_reg[1]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(trunc_ln674_2_reg_952_pp0_iter2_reg[1]),
        .O(sub_ln674_10_fu_596_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sub_ln674_10_fu_596_p2_carry_i_4
       (.I0(trunc_ln674_3_reg_960_pp0_iter2_reg[0]),
        .I1(icmp_ln674_1_reg_1037),
        .I2(trunc_ln674_2_reg_952_pp0_iter2_reg[0]),
        .O(sub_ln674_10_fu_596_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_10_fu_596_p2_carry_i_5
       (.I0(trunc_ln674_3_reg_960_pp0_iter2_reg[3]),
        .I1(trunc_ln674_2_reg_952_pp0_iter2_reg[3]),
        .O(sub_ln674_10_fu_596_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_10_fu_596_p2_carry_i_6
       (.I0(trunc_ln674_3_reg_960_pp0_iter2_reg[2]),
        .I1(trunc_ln674_2_reg_952_pp0_iter2_reg[2]),
        .O(sub_ln674_10_fu_596_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_10_fu_596_p2_carry_i_7
       (.I0(trunc_ln674_3_reg_960_pp0_iter2_reg[1]),
        .I1(trunc_ln674_2_reg_952_pp0_iter2_reg[1]),
        .O(sub_ln674_10_fu_596_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_10_fu_596_p2_carry_i_8
       (.I0(trunc_ln674_3_reg_960_pp0_iter2_reg[0]),
        .I1(trunc_ln674_2_reg_952_pp0_iter2_reg[0]),
        .O(sub_ln674_10_fu_596_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    \sub_ln674_10_reg_1092[5]_i_1 
       (.I0(icmp_ln276_reg_938_pp0_iter2_reg),
        .I1(icmp_ln251_reg_922_pp0_iter2_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(select_ln674_6_reg_10820));
  FDRE \sub_ln674_10_reg_1092_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092[0]),
        .Q(sub_ln674_10_reg_1092_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092[1]),
        .Q(sub_ln674_10_reg_1092_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092[2]),
        .Q(sub_ln674_10_reg_1092_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092[3]),
        .Q(sub_ln674_10_reg_1092_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092[4]),
        .Q(sub_ln674_10_reg_1092_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092[5]),
        .Q(sub_ln674_10_reg_1092_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092_pp0_iter4_reg[0]),
        .Q(sub_ln674_10_reg_1092_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092_pp0_iter4_reg[1]),
        .Q(sub_ln674_10_reg_1092_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092_pp0_iter4_reg[2]),
        .Q(sub_ln674_10_reg_1092_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092_pp0_iter4_reg[3]),
        .Q(sub_ln674_10_reg_1092_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092_pp0_iter4_reg[4]),
        .Q(sub_ln674_10_reg_1092_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_10_reg_1092_pp0_iter4_reg[5]),
        .Q(sub_ln674_10_reg_1092_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_reg[0] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(sub_ln674_10_fu_596_p2[0]),
        .Q(sub_ln674_10_reg_1092[0]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_reg[1] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(sub_ln674_10_fu_596_p2[1]),
        .Q(sub_ln674_10_reg_1092[1]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_reg[2] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(sub_ln674_10_fu_596_p2[2]),
        .Q(sub_ln674_10_reg_1092[2]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_reg[3] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(sub_ln674_10_fu_596_p2[3]),
        .Q(sub_ln674_10_reg_1092[3]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_reg[4] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(sub_ln674_10_fu_596_p2[4]),
        .Q(sub_ln674_10_reg_1092[4]),
        .R(1'b0));
  FDRE \sub_ln674_10_reg_1092_reg[5] 
       (.C(ap_clk),
        .CE(select_ln674_6_reg_10820),
        .D(sub_ln674_10_fu_596_p2[5]),
        .Q(sub_ln674_10_reg_1092[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_11_reg_1064[0]_i_1 
       (.I0(trunc_ln674_4_reg_1013[0]),
        .O(\sub_ln674_11_reg_1064[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_11_reg_1064[1]_i_1 
       (.I0(trunc_ln674_4_reg_1013[1]),
        .O(\sub_ln674_11_reg_1064[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_11_reg_1064[2]_i_1 
       (.I0(trunc_ln674_4_reg_1013[2]),
        .O(\sub_ln674_11_reg_1064[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_11_reg_1064[4]_i_1 
       (.I0(trunc_ln674_4_reg_1013[4]),
        .O(\sub_ln674_11_reg_1064[4]_i_1_n_0 ));
  FDRE \sub_ln674_11_reg_1064_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sub_ln674_11_reg_1064[0]_i_1_n_0 ),
        .Q(sub_ln674_11_reg_1064[0]),
        .R(1'b0));
  FDRE \sub_ln674_11_reg_1064_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sub_ln674_11_reg_1064[1]_i_1_n_0 ),
        .Q(sub_ln674_11_reg_1064[1]),
        .R(1'b0));
  FDRE \sub_ln674_11_reg_1064_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sub_ln674_11_reg_1064[2]_i_1_n_0 ),
        .Q(sub_ln674_11_reg_1064[2]),
        .R(1'b0));
  FDRE \sub_ln674_11_reg_1064_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(trunc_ln674_4_reg_1013[3]),
        .Q(sub_ln674_11_reg_1064[3]),
        .R(1'b0));
  FDRE \sub_ln674_11_reg_1064_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(\sub_ln674_11_reg_1064[4]_i_1_n_0 ),
        .Q(sub_ln674_11_reg_1064[4]),
        .R(1'b0));
  FDRE \sub_ln674_11_reg_1064_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(trunc_ln674_4_reg_1013[5]),
        .Q(sub_ln674_11_reg_1064[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \sub_ln674_6_reg_1097[1]_i_1 
       (.I0(icmp_ln674_reg_1044),
        .I1(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .I2(trunc_ln674_reg_986_pp0_iter2_reg[1]),
        .O(\sub_ln674_6_reg_1097[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hD52A)) 
    \sub_ln674_6_reg_1097[2]_i_1 
       (.I0(icmp_ln674_reg_1044),
        .I1(trunc_ln674_reg_986_pp0_iter2_reg[1]),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .I3(trunc_ln674_reg_986_pp0_iter2_reg[2]),
        .O(\sub_ln674_6_reg_1097[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hD5552AAA)) 
    \sub_ln674_6_reg_1097[3]_i_1 
       (.I0(icmp_ln674_reg_1044),
        .I1(trunc_ln674_reg_986_pp0_iter2_reg[2]),
        .I2(trunc_ln674_reg_986_pp0_iter2_reg[1]),
        .I3(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .I4(trunc_ln674_reg_986_pp0_iter2_reg[3]),
        .O(\sub_ln674_6_reg_1097[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD55555552AAAAAAA)) 
    \sub_ln674_6_reg_1097[4]_i_1 
       (.I0(icmp_ln674_reg_1044),
        .I1(trunc_ln674_reg_986_pp0_iter2_reg[3]),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .I3(trunc_ln674_reg_986_pp0_iter2_reg[1]),
        .I4(trunc_ln674_reg_986_pp0_iter2_reg[2]),
        .I5(trunc_ln674_reg_986_pp0_iter2_reg[4]),
        .O(\sub_ln674_6_reg_1097[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \sub_ln674_6_reg_1097[5]_i_1 
       (.I0(icmp_ln277_reg_971_pp0_iter2_reg),
        .I1(icmp_ln276_reg_938_pp0_iter2_reg),
        .I2(icmp_ln251_reg_922_pp0_iter2_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(sub_ln674_6_reg_10970));
  LUT5 #(
    .INIT(32'hD5552AAA)) 
    \sub_ln674_6_reg_1097[5]_i_2 
       (.I0(icmp_ln674_reg_1044),
        .I1(trunc_ln674_reg_986_pp0_iter2_reg[4]),
        .I2(trunc_ln674_reg_986_pp0_iter2_reg[3]),
        .I3(\sub_ln674_6_reg_1097[5]_i_3_n_0 ),
        .I4(trunc_ln674_reg_986_pp0_iter2_reg[5]),
        .O(select_ln674_fu_612_p3));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sub_ln674_6_reg_1097[5]_i_3 
       (.I0(trunc_ln674_reg_986_pp0_iter2_reg[2]),
        .I1(trunc_ln674_reg_986_pp0_iter2_reg[1]),
        .I2(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .O(\sub_ln674_6_reg_1097[5]_i_3_n_0 ));
  FDRE \sub_ln674_6_reg_1097_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_6_reg_1097[0]),
        .Q(sub_ln674_6_reg_1097_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_6_reg_1097[1]),
        .Q(sub_ln674_6_reg_1097_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_6_reg_1097[2]),
        .Q(sub_ln674_6_reg_1097_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_6_reg_1097[3]),
        .Q(sub_ln674_6_reg_1097_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_6_reg_1097[4]),
        .Q(sub_ln674_6_reg_1097_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_6_reg_1097[5]),
        .Q(sub_ln674_6_reg_1097_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln674_6_reg_10970),
        .D(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .Q(sub_ln674_6_reg_1097[0]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln674_6_reg_10970),
        .D(\sub_ln674_6_reg_1097[1]_i_1_n_0 ),
        .Q(sub_ln674_6_reg_1097[1]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln674_6_reg_10970),
        .D(\sub_ln674_6_reg_1097[2]_i_1_n_0 ),
        .Q(sub_ln674_6_reg_1097[2]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln674_6_reg_10970),
        .D(\sub_ln674_6_reg_1097[3]_i_1_n_0 ),
        .Q(sub_ln674_6_reg_1097[3]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln674_6_reg_10970),
        .D(\sub_ln674_6_reg_1097[4]_i_1_n_0 ),
        .Q(sub_ln674_6_reg_1097[4]),
        .R(1'b0));
  FDRE \sub_ln674_6_reg_1097_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln674_6_reg_10970),
        .D(select_ln674_fu_612_p3),
        .Q(sub_ln674_6_reg_1097[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[11]_i_2 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[16]),
        .I4(valid_bits_fu_106[16]),
        .I5(valid_bits_1_reg_966[16]),
        .O(\tmp_6_reg_981[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[11]_i_3 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[15]),
        .I4(valid_bits_fu_106[15]),
        .I5(valid_bits_1_reg_966[15]),
        .O(\tmp_6_reg_981[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[11]_i_4 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[14]),
        .I4(valid_bits_fu_106[14]),
        .I5(valid_bits_1_reg_966[14]),
        .O(\tmp_6_reg_981[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[11]_i_5 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[13]),
        .I4(valid_bits_fu_106[13]),
        .I5(valid_bits_1_reg_966[13]),
        .O(\tmp_6_reg_981[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[15]_i_2 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[20]),
        .I4(valid_bits_fu_106[20]),
        .I5(valid_bits_1_reg_966[20]),
        .O(\tmp_6_reg_981[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[15]_i_3 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[19]),
        .I4(valid_bits_fu_106[19]),
        .I5(valid_bits_1_reg_966[19]),
        .O(\tmp_6_reg_981[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[15]_i_4 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[18]),
        .I4(valid_bits_fu_106[18]),
        .I5(valid_bits_1_reg_966[18]),
        .O(\tmp_6_reg_981[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[15]_i_5 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[17]),
        .I4(valid_bits_fu_106[17]),
        .I5(valid_bits_1_reg_966[17]),
        .O(\tmp_6_reg_981[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[19]_i_2 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[24]),
        .I4(valid_bits_fu_106[24]),
        .I5(valid_bits_1_reg_966[24]),
        .O(\tmp_6_reg_981[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[19]_i_3 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[23]),
        .I4(valid_bits_fu_106[23]),
        .I5(valid_bits_1_reg_966[23]),
        .O(\tmp_6_reg_981[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[19]_i_4 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[22]),
        .I4(valid_bits_fu_106[22]),
        .I5(valid_bits_1_reg_966[22]),
        .O(\tmp_6_reg_981[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[19]_i_5 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[21]),
        .I4(valid_bits_fu_106[21]),
        .I5(valid_bits_1_reg_966[21]),
        .O(\tmp_6_reg_981[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[23]_i_2 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[28]),
        .I4(valid_bits_fu_106[28]),
        .I5(valid_bits_1_reg_966[28]),
        .O(\tmp_6_reg_981[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[23]_i_3 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[27]),
        .I4(valid_bits_fu_106[27]),
        .I5(valid_bits_1_reg_966[27]),
        .O(\tmp_6_reg_981[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[23]_i_4 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[26]),
        .I4(valid_bits_fu_106[26]),
        .I5(valid_bits_1_reg_966[26]),
        .O(\tmp_6_reg_981[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[23]_i_5 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[25]),
        .I4(valid_bits_fu_106[25]),
        .I5(valid_bits_1_reg_966[25]),
        .O(\tmp_6_reg_981[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[26]_i_2 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[31]),
        .I4(valid_bits_fu_106[31]),
        .I5(valid_bits_1_reg_966[31]),
        .O(\tmp_6_reg_981[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[26]_i_3 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[30]),
        .I4(valid_bits_fu_106[30]),
        .I5(valid_bits_1_reg_966[30]),
        .O(\tmp_6_reg_981[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[26]_i_4 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[29]),
        .I4(valid_bits_fu_106[29]),
        .I5(valid_bits_1_reg_966[29]),
        .O(\tmp_6_reg_981[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[3]_i_2 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[5]),
        .I4(valid_bits_fu_106[5]),
        .I5(valid_bits_1_reg_966[5]),
        .O(\tmp_6_reg_981[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[3]_i_3 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[8]),
        .I4(valid_bits_fu_106[8]),
        .I5(valid_bits_1_reg_966[8]),
        .O(\tmp_6_reg_981[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[3]_i_4 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[7]),
        .I4(valid_bits_fu_106[7]),
        .I5(valid_bits_1_reg_966[7]),
        .O(\tmp_6_reg_981[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[3]_i_5 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[6]),
        .I4(valid_bits_fu_106[6]),
        .I5(valid_bits_1_reg_966[6]),
        .O(\tmp_6_reg_981[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \tmp_6_reg_981[3]_i_6 
       (.I0(valid_bits_1_reg_966[5]),
        .I1(valid_bits_fu_106[5]),
        .I2(valid_bits_2_reg_1032[5]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(\tmp_6_reg_981[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[7]_i_2 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[12]),
        .I4(valid_bits_fu_106[12]),
        .I5(valid_bits_1_reg_966[12]),
        .O(\tmp_6_reg_981[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[7]_i_3 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[11]),
        .I4(valid_bits_fu_106[11]),
        .I5(valid_bits_1_reg_966[11]),
        .O(\tmp_6_reg_981[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[7]_i_4 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[10]),
        .I4(valid_bits_fu_106[10]),
        .I5(valid_bits_1_reg_966[10]),
        .O(\tmp_6_reg_981[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \tmp_6_reg_981[7]_i_5 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[9]),
        .I4(valid_bits_fu_106[9]),
        .I5(valid_bits_1_reg_966[9]),
        .O(\tmp_6_reg_981[7]_i_5_n_0 ));
  FDRE \tmp_6_reg_981_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[3]_i_1_n_7 ),
        .Q(tmp_6_reg_981[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[11]_i_1_n_5 ),
        .Q(tmp_6_reg_981[10]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[11]_i_1_n_4 ),
        .Q(tmp_6_reg_981[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_981_reg[11]_i_1 
       (.CI(\tmp_6_reg_981_reg[7]_i_1_n_0 ),
        .CO({\tmp_6_reg_981_reg[11]_i_1_n_0 ,\tmp_6_reg_981_reg[11]_i_1_n_1 ,\tmp_6_reg_981_reg[11]_i_1_n_2 ,\tmp_6_reg_981_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_6_reg_981_reg[11]_i_1_n_4 ,\tmp_6_reg_981_reg[11]_i_1_n_5 ,\tmp_6_reg_981_reg[11]_i_1_n_6 ,\tmp_6_reg_981_reg[11]_i_1_n_7 }),
        .S({\tmp_6_reg_981[11]_i_2_n_0 ,\tmp_6_reg_981[11]_i_3_n_0 ,\tmp_6_reg_981[11]_i_4_n_0 ,\tmp_6_reg_981[11]_i_5_n_0 }));
  FDRE \tmp_6_reg_981_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[15]_i_1_n_7 ),
        .Q(tmp_6_reg_981[12]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[15]_i_1_n_6 ),
        .Q(tmp_6_reg_981[13]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[15]_i_1_n_5 ),
        .Q(tmp_6_reg_981[14]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[15]_i_1_n_4 ),
        .Q(tmp_6_reg_981[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_981_reg[15]_i_1 
       (.CI(\tmp_6_reg_981_reg[11]_i_1_n_0 ),
        .CO({\tmp_6_reg_981_reg[15]_i_1_n_0 ,\tmp_6_reg_981_reg[15]_i_1_n_1 ,\tmp_6_reg_981_reg[15]_i_1_n_2 ,\tmp_6_reg_981_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_6_reg_981_reg[15]_i_1_n_4 ,\tmp_6_reg_981_reg[15]_i_1_n_5 ,\tmp_6_reg_981_reg[15]_i_1_n_6 ,\tmp_6_reg_981_reg[15]_i_1_n_7 }),
        .S({\tmp_6_reg_981[15]_i_2_n_0 ,\tmp_6_reg_981[15]_i_3_n_0 ,\tmp_6_reg_981[15]_i_4_n_0 ,\tmp_6_reg_981[15]_i_5_n_0 }));
  FDRE \tmp_6_reg_981_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[19]_i_1_n_7 ),
        .Q(tmp_6_reg_981[16]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[19]_i_1_n_6 ),
        .Q(tmp_6_reg_981[17]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[19]_i_1_n_5 ),
        .Q(tmp_6_reg_981[18]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[19]_i_1_n_4 ),
        .Q(tmp_6_reg_981[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_981_reg[19]_i_1 
       (.CI(\tmp_6_reg_981_reg[15]_i_1_n_0 ),
        .CO({\tmp_6_reg_981_reg[19]_i_1_n_0 ,\tmp_6_reg_981_reg[19]_i_1_n_1 ,\tmp_6_reg_981_reg[19]_i_1_n_2 ,\tmp_6_reg_981_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_6_reg_981_reg[19]_i_1_n_4 ,\tmp_6_reg_981_reg[19]_i_1_n_5 ,\tmp_6_reg_981_reg[19]_i_1_n_6 ,\tmp_6_reg_981_reg[19]_i_1_n_7 }),
        .S({\tmp_6_reg_981[19]_i_2_n_0 ,\tmp_6_reg_981[19]_i_3_n_0 ,\tmp_6_reg_981[19]_i_4_n_0 ,\tmp_6_reg_981[19]_i_5_n_0 }));
  FDRE \tmp_6_reg_981_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[3]_i_1_n_6 ),
        .Q(tmp_6_reg_981[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[23]_i_1_n_7 ),
        .Q(tmp_6_reg_981[20]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[23]_i_1_n_6 ),
        .Q(tmp_6_reg_981[21]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[23]_i_1_n_5 ),
        .Q(tmp_6_reg_981[22]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[23]_i_1_n_4 ),
        .Q(tmp_6_reg_981[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_981_reg[23]_i_1 
       (.CI(\tmp_6_reg_981_reg[19]_i_1_n_0 ),
        .CO({\tmp_6_reg_981_reg[23]_i_1_n_0 ,\tmp_6_reg_981_reg[23]_i_1_n_1 ,\tmp_6_reg_981_reg[23]_i_1_n_2 ,\tmp_6_reg_981_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_6_reg_981_reg[23]_i_1_n_4 ,\tmp_6_reg_981_reg[23]_i_1_n_5 ,\tmp_6_reg_981_reg[23]_i_1_n_6 ,\tmp_6_reg_981_reg[23]_i_1_n_7 }),
        .S({\tmp_6_reg_981[23]_i_2_n_0 ,\tmp_6_reg_981[23]_i_3_n_0 ,\tmp_6_reg_981[23]_i_4_n_0 ,\tmp_6_reg_981[23]_i_5_n_0 }));
  FDRE \tmp_6_reg_981_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[26]_i_1_n_7 ),
        .Q(tmp_6_reg_981[24]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[26]_i_1_n_6 ),
        .Q(tmp_6_reg_981[25]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[26]_i_1_n_5 ),
        .Q(tmp_6_reg_981[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_981_reg[26]_i_1 
       (.CI(\tmp_6_reg_981_reg[23]_i_1_n_0 ),
        .CO({\NLW_tmp_6_reg_981_reg[26]_i_1_CO_UNCONNECTED [3:2],\tmp_6_reg_981_reg[26]_i_1_n_2 ,\tmp_6_reg_981_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_6_reg_981_reg[26]_i_1_O_UNCONNECTED [3],\tmp_6_reg_981_reg[26]_i_1_n_5 ,\tmp_6_reg_981_reg[26]_i_1_n_6 ,\tmp_6_reg_981_reg[26]_i_1_n_7 }),
        .S({1'b0,\tmp_6_reg_981[26]_i_2_n_0 ,\tmp_6_reg_981[26]_i_3_n_0 ,\tmp_6_reg_981[26]_i_4_n_0 }));
  FDRE \tmp_6_reg_981_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[3]_i_1_n_5 ),
        .Q(tmp_6_reg_981[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[3]_i_1_n_4 ),
        .Q(tmp_6_reg_981[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_981_reg[3]_i_1 
       (.CI(\trunc_ln674_reg_986_reg[4]_i_1_n_0 ),
        .CO({\tmp_6_reg_981_reg[3]_i_1_n_0 ,\tmp_6_reg_981_reg[3]_i_1_n_1 ,\tmp_6_reg_981_reg[3]_i_1_n_2 ,\tmp_6_reg_981_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_6_reg_981[3]_i_2_n_0 }),
        .O({\tmp_6_reg_981_reg[3]_i_1_n_4 ,\tmp_6_reg_981_reg[3]_i_1_n_5 ,\tmp_6_reg_981_reg[3]_i_1_n_6 ,\tmp_6_reg_981_reg[3]_i_1_n_7 }),
        .S({\tmp_6_reg_981[3]_i_3_n_0 ,\tmp_6_reg_981[3]_i_4_n_0 ,\tmp_6_reg_981[3]_i_5_n_0 ,\tmp_6_reg_981[3]_i_6_n_0 }));
  FDRE \tmp_6_reg_981_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[7]_i_1_n_7 ),
        .Q(tmp_6_reg_981[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[7]_i_1_n_6 ),
        .Q(tmp_6_reg_981[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[7]_i_1_n_5 ),
        .Q(tmp_6_reg_981[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[7]_i_1_n_4 ),
        .Q(tmp_6_reg_981[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_981_reg[7]_i_1 
       (.CI(\tmp_6_reg_981_reg[3]_i_1_n_0 ),
        .CO({\tmp_6_reg_981_reg[7]_i_1_n_0 ,\tmp_6_reg_981_reg[7]_i_1_n_1 ,\tmp_6_reg_981_reg[7]_i_1_n_2 ,\tmp_6_reg_981_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_6_reg_981_reg[7]_i_1_n_4 ,\tmp_6_reg_981_reg[7]_i_1_n_5 ,\tmp_6_reg_981_reg[7]_i_1_n_6 ,\tmp_6_reg_981_reg[7]_i_1_n_7 }),
        .S({\tmp_6_reg_981[7]_i_2_n_0 ,\tmp_6_reg_981[7]_i_3_n_0 ,\tmp_6_reg_981[7]_i_4_n_0 ,\tmp_6_reg_981[7]_i_5_n_0 }));
  FDRE \tmp_6_reg_981_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[11]_i_1_n_7 ),
        .Q(tmp_6_reg_981[8]),
        .R(1'b0));
  FDRE \tmp_6_reg_981_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\tmp_6_reg_981_reg[11]_i_1_n_6 ),
        .Q(tmp_6_reg_981[9]),
        .R(1'b0));
  FDRE \tmp_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[31]),
        .Q(tmp_reg_877),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_877_reg[0]_i_1 
       (.CI(\trunc_ln233_2_reg_887_reg[24]_i_1_n_0 ),
        .CO({\NLW_tmp_reg_877_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_reg_877_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_877_reg[0]_i_1_O_UNCONNECTED [3:2],add_ln233_fu_224_p2[31:30]}),
        .S({1'b0,1'b0,in_size_bits_fu_219_p2[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[0]_i_2 
       (.I0(in_size_bits_fu_219_p2[5]),
        .O(\trunc_ln233_1_reg_882[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[0]_i_3 
       (.I0(in_size_bits_fu_219_p2[3]),
        .O(\trunc_ln233_1_reg_882[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[0]_i_4 
       (.I0(in_size_bits_fu_219_p2[4]),
        .O(\trunc_ln233_1_reg_882[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[12]_i_2 
       (.I0(in_size_bits_fu_219_p2[17]),
        .O(\trunc_ln233_1_reg_882[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[12]_i_3 
       (.I0(in_size_bits_fu_219_p2[16]),
        .O(\trunc_ln233_1_reg_882[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[12]_i_4 
       (.I0(in_size_bits_fu_219_p2[15]),
        .O(\trunc_ln233_1_reg_882[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[12]_i_5 
       (.I0(in_size_bits_fu_219_p2[14]),
        .O(\trunc_ln233_1_reg_882[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[16]_i_2 
       (.I0(in_size_bits_fu_219_p2[21]),
        .O(\trunc_ln233_1_reg_882[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[16]_i_3 
       (.I0(in_size_bits_fu_219_p2[20]),
        .O(\trunc_ln233_1_reg_882[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[16]_i_4 
       (.I0(in_size_bits_fu_219_p2[19]),
        .O(\trunc_ln233_1_reg_882[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[16]_i_5 
       (.I0(in_size_bits_fu_219_p2[18]),
        .O(\trunc_ln233_1_reg_882[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[20]_i_2 
       (.I0(in_size_bits_fu_219_p2[25]),
        .O(\trunc_ln233_1_reg_882[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[20]_i_3 
       (.I0(in_size_bits_fu_219_p2[24]),
        .O(\trunc_ln233_1_reg_882[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[20]_i_4 
       (.I0(in_size_bits_fu_219_p2[23]),
        .O(\trunc_ln233_1_reg_882[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[20]_i_5 
       (.I0(in_size_bits_fu_219_p2[22]),
        .O(\trunc_ln233_1_reg_882[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[24]_i_2 
       (.I0(in_size_bits_fu_219_p2[29]),
        .O(\trunc_ln233_1_reg_882[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[24]_i_3 
       (.I0(in_size_bits_fu_219_p2[28]),
        .O(\trunc_ln233_1_reg_882[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[24]_i_4 
       (.I0(in_size_bits_fu_219_p2[27]),
        .O(\trunc_ln233_1_reg_882[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[24]_i_5 
       (.I0(in_size_bits_fu_219_p2[26]),
        .O(\trunc_ln233_1_reg_882[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[26]_i_2 
       (.I0(in_size_bits_fu_219_p2[30]),
        .O(\trunc_ln233_1_reg_882[26]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[4]_i_2 
       (.I0(in_size_bits_fu_219_p2[9]),
        .O(\trunc_ln233_1_reg_882[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[4]_i_3 
       (.I0(in_size_bits_fu_219_p2[8]),
        .O(\trunc_ln233_1_reg_882[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[4]_i_4 
       (.I0(in_size_bits_fu_219_p2[7]),
        .O(\trunc_ln233_1_reg_882[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[4]_i_5 
       (.I0(in_size_bits_fu_219_p2[6]),
        .O(\trunc_ln233_1_reg_882[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[8]_i_2 
       (.I0(in_size_bits_fu_219_p2[13]),
        .O(\trunc_ln233_1_reg_882[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[8]_i_3 
       (.I0(in_size_bits_fu_219_p2[12]),
        .O(\trunc_ln233_1_reg_882[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[8]_i_4 
       (.I0(in_size_bits_fu_219_p2[11]),
        .O(\trunc_ln233_1_reg_882[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_1_reg_882[8]_i_5 
       (.I0(in_size_bits_fu_219_p2[10]),
        .O(\trunc_ln233_1_reg_882[8]_i_5_n_0 ));
  FDRE \trunc_ln233_1_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[5]),
        .Q(trunc_ln233_1_reg_882[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_1_reg_882_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln233_1_reg_882_reg[0]_i_1_n_0 ,\trunc_ln233_1_reg_882_reg[0]_i_1_n_1 ,\trunc_ln233_1_reg_882_reg[0]_i_1_n_2 ,\trunc_ln233_1_reg_882_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln233_1_reg_882[0]_i_2_n_0 ,1'b0,\trunc_ln233_1_reg_882[0]_i_3_n_0 ,1'b0}),
        .O({sub_ln233_fu_238_p2[5],\NLW_trunc_ln233_1_reg_882_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({in_size_bits_fu_219_p2[5],\trunc_ln233_1_reg_882[0]_i_4_n_0 ,in_size_bits_fu_219_p2[3],1'b0}));
  FDRE \trunc_ln233_1_reg_882_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[15]),
        .Q(trunc_ln233_1_reg_882[10]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[16]),
        .Q(trunc_ln233_1_reg_882[11]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[17]),
        .Q(trunc_ln233_1_reg_882[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_1_reg_882_reg[12]_i_1 
       (.CI(\trunc_ln233_1_reg_882_reg[8]_i_1_n_0 ),
        .CO({\trunc_ln233_1_reg_882_reg[12]_i_1_n_0 ,\trunc_ln233_1_reg_882_reg[12]_i_1_n_1 ,\trunc_ln233_1_reg_882_reg[12]_i_1_n_2 ,\trunc_ln233_1_reg_882_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln233_1_reg_882[12]_i_2_n_0 ,\trunc_ln233_1_reg_882[12]_i_3_n_0 ,\trunc_ln233_1_reg_882[12]_i_4_n_0 ,\trunc_ln233_1_reg_882[12]_i_5_n_0 }),
        .O(sub_ln233_fu_238_p2[17:14]),
        .S(in_size_bits_fu_219_p2[17:14]));
  FDRE \trunc_ln233_1_reg_882_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[18]),
        .Q(trunc_ln233_1_reg_882[13]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[19]),
        .Q(trunc_ln233_1_reg_882[14]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[20]),
        .Q(trunc_ln233_1_reg_882[15]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[21]),
        .Q(trunc_ln233_1_reg_882[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_1_reg_882_reg[16]_i_1 
       (.CI(\trunc_ln233_1_reg_882_reg[12]_i_1_n_0 ),
        .CO({\trunc_ln233_1_reg_882_reg[16]_i_1_n_0 ,\trunc_ln233_1_reg_882_reg[16]_i_1_n_1 ,\trunc_ln233_1_reg_882_reg[16]_i_1_n_2 ,\trunc_ln233_1_reg_882_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln233_1_reg_882[16]_i_2_n_0 ,\trunc_ln233_1_reg_882[16]_i_3_n_0 ,\trunc_ln233_1_reg_882[16]_i_4_n_0 ,\trunc_ln233_1_reg_882[16]_i_5_n_0 }),
        .O(sub_ln233_fu_238_p2[21:18]),
        .S(in_size_bits_fu_219_p2[21:18]));
  FDRE \trunc_ln233_1_reg_882_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[22]),
        .Q(trunc_ln233_1_reg_882[17]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[23]),
        .Q(trunc_ln233_1_reg_882[18]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[24]),
        .Q(trunc_ln233_1_reg_882[19]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[6]),
        .Q(trunc_ln233_1_reg_882[1]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[25]),
        .Q(trunc_ln233_1_reg_882[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_1_reg_882_reg[20]_i_1 
       (.CI(\trunc_ln233_1_reg_882_reg[16]_i_1_n_0 ),
        .CO({\trunc_ln233_1_reg_882_reg[20]_i_1_n_0 ,\trunc_ln233_1_reg_882_reg[20]_i_1_n_1 ,\trunc_ln233_1_reg_882_reg[20]_i_1_n_2 ,\trunc_ln233_1_reg_882_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln233_1_reg_882[20]_i_2_n_0 ,\trunc_ln233_1_reg_882[20]_i_3_n_0 ,\trunc_ln233_1_reg_882[20]_i_4_n_0 ,\trunc_ln233_1_reg_882[20]_i_5_n_0 }),
        .O(sub_ln233_fu_238_p2[25:22]),
        .S(in_size_bits_fu_219_p2[25:22]));
  FDRE \trunc_ln233_1_reg_882_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[26]),
        .Q(trunc_ln233_1_reg_882[21]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[27]),
        .Q(trunc_ln233_1_reg_882[22]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[28]),
        .Q(trunc_ln233_1_reg_882[23]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[29]),
        .Q(trunc_ln233_1_reg_882[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_1_reg_882_reg[24]_i_1 
       (.CI(\trunc_ln233_1_reg_882_reg[20]_i_1_n_0 ),
        .CO({\trunc_ln233_1_reg_882_reg[24]_i_1_n_0 ,\trunc_ln233_1_reg_882_reg[24]_i_1_n_1 ,\trunc_ln233_1_reg_882_reg[24]_i_1_n_2 ,\trunc_ln233_1_reg_882_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln233_1_reg_882[24]_i_2_n_0 ,\trunc_ln233_1_reg_882[24]_i_3_n_0 ,\trunc_ln233_1_reg_882[24]_i_4_n_0 ,\trunc_ln233_1_reg_882[24]_i_5_n_0 }),
        .O(sub_ln233_fu_238_p2[29:26]),
        .S(in_size_bits_fu_219_p2[29:26]));
  FDRE \trunc_ln233_1_reg_882_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[30]),
        .Q(trunc_ln233_1_reg_882[25]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[31]),
        .Q(trunc_ln233_1_reg_882[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_1_reg_882_reg[26]_i_1 
       (.CI(\trunc_ln233_1_reg_882_reg[24]_i_1_n_0 ),
        .CO({\NLW_trunc_ln233_1_reg_882_reg[26]_i_1_CO_UNCONNECTED [3:1],\trunc_ln233_1_reg_882_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln233_1_reg_882[26]_i_2_n_0 }),
        .O({\NLW_trunc_ln233_1_reg_882_reg[26]_i_1_O_UNCONNECTED [3:2],sub_ln233_fu_238_p2[31:30]}),
        .S({1'b0,1'b0,in_size_bits_fu_219_p2[31:30]}));
  FDRE \trunc_ln233_1_reg_882_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[7]),
        .Q(trunc_ln233_1_reg_882[2]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[8]),
        .Q(trunc_ln233_1_reg_882[3]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[9]),
        .Q(trunc_ln233_1_reg_882[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_1_reg_882_reg[4]_i_1 
       (.CI(\trunc_ln233_1_reg_882_reg[0]_i_1_n_0 ),
        .CO({\trunc_ln233_1_reg_882_reg[4]_i_1_n_0 ,\trunc_ln233_1_reg_882_reg[4]_i_1_n_1 ,\trunc_ln233_1_reg_882_reg[4]_i_1_n_2 ,\trunc_ln233_1_reg_882_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln233_1_reg_882[4]_i_2_n_0 ,\trunc_ln233_1_reg_882[4]_i_3_n_0 ,\trunc_ln233_1_reg_882[4]_i_4_n_0 ,\trunc_ln233_1_reg_882[4]_i_5_n_0 }),
        .O(sub_ln233_fu_238_p2[9:6]),
        .S(in_size_bits_fu_219_p2[9:6]));
  FDRE \trunc_ln233_1_reg_882_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[10]),
        .Q(trunc_ln233_1_reg_882[5]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[11]),
        .Q(trunc_ln233_1_reg_882[6]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[12]),
        .Q(trunc_ln233_1_reg_882[7]),
        .R(1'b0));
  FDRE \trunc_ln233_1_reg_882_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[13]),
        .Q(trunc_ln233_1_reg_882[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_1_reg_882_reg[8]_i_1 
       (.CI(\trunc_ln233_1_reg_882_reg[4]_i_1_n_0 ),
        .CO({\trunc_ln233_1_reg_882_reg[8]_i_1_n_0 ,\trunc_ln233_1_reg_882_reg[8]_i_1_n_1 ,\trunc_ln233_1_reg_882_reg[8]_i_1_n_2 ,\trunc_ln233_1_reg_882_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln233_1_reg_882[8]_i_2_n_0 ,\trunc_ln233_1_reg_882[8]_i_3_n_0 ,\trunc_ln233_1_reg_882[8]_i_4_n_0 ,\trunc_ln233_1_reg_882[8]_i_5_n_0 }),
        .O(sub_ln233_fu_238_p2[13:10]),
        .S(in_size_bits_fu_219_p2[13:10]));
  FDRE \trunc_ln233_1_reg_882_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(sub_ln233_fu_238_p2[14]),
        .Q(trunc_ln233_1_reg_882[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_2_reg_887[0]_i_2 
       (.I0(in_size_bits_fu_219_p2[4]),
        .O(\trunc_ln233_2_reg_887[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln233_2_reg_887[0]_i_3 
       (.I0(in_size_bits_fu_219_p2[3]),
        .O(\trunc_ln233_2_reg_887[0]_i_3_n_0 ));
  FDRE \trunc_ln233_2_reg_887_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[5]),
        .Q(trunc_ln233_2_reg_887[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_2_reg_887_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln233_2_reg_887_reg[0]_i_1_n_0 ,\trunc_ln233_2_reg_887_reg[0]_i_1_n_1 ,\trunc_ln233_2_reg_887_reg[0]_i_1_n_2 ,\trunc_ln233_2_reg_887_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in_size_bits_fu_219_p2[4:3],1'b0}),
        .O({add_ln233_fu_224_p2[5],\NLW_trunc_ln233_2_reg_887_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({in_size_bits_fu_219_p2[5],\trunc_ln233_2_reg_887[0]_i_2_n_0 ,\trunc_ln233_2_reg_887[0]_i_3_n_0 ,1'b1}));
  FDRE \trunc_ln233_2_reg_887_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[15]),
        .Q(trunc_ln233_2_reg_887[10]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[16]),
        .Q(trunc_ln233_2_reg_887[11]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[17]),
        .Q(trunc_ln233_2_reg_887[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_2_reg_887_reg[12]_i_1 
       (.CI(\trunc_ln233_2_reg_887_reg[8]_i_1_n_0 ),
        .CO({\trunc_ln233_2_reg_887_reg[12]_i_1_n_0 ,\trunc_ln233_2_reg_887_reg[12]_i_1_n_1 ,\trunc_ln233_2_reg_887_reg[12]_i_1_n_2 ,\trunc_ln233_2_reg_887_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_224_p2[17:14]),
        .S(in_size_bits_fu_219_p2[17:14]));
  FDRE \trunc_ln233_2_reg_887_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[18]),
        .Q(trunc_ln233_2_reg_887[13]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[19]),
        .Q(trunc_ln233_2_reg_887[14]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[20]),
        .Q(trunc_ln233_2_reg_887[15]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[21]),
        .Q(trunc_ln233_2_reg_887[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_2_reg_887_reg[16]_i_1 
       (.CI(\trunc_ln233_2_reg_887_reg[12]_i_1_n_0 ),
        .CO({\trunc_ln233_2_reg_887_reg[16]_i_1_n_0 ,\trunc_ln233_2_reg_887_reg[16]_i_1_n_1 ,\trunc_ln233_2_reg_887_reg[16]_i_1_n_2 ,\trunc_ln233_2_reg_887_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_224_p2[21:18]),
        .S(in_size_bits_fu_219_p2[21:18]));
  FDRE \trunc_ln233_2_reg_887_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[22]),
        .Q(trunc_ln233_2_reg_887[17]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[23]),
        .Q(trunc_ln233_2_reg_887[18]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[24]),
        .Q(trunc_ln233_2_reg_887[19]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[6]),
        .Q(trunc_ln233_2_reg_887[1]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[25]),
        .Q(trunc_ln233_2_reg_887[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_2_reg_887_reg[20]_i_1 
       (.CI(\trunc_ln233_2_reg_887_reg[16]_i_1_n_0 ),
        .CO({\trunc_ln233_2_reg_887_reg[20]_i_1_n_0 ,\trunc_ln233_2_reg_887_reg[20]_i_1_n_1 ,\trunc_ln233_2_reg_887_reg[20]_i_1_n_2 ,\trunc_ln233_2_reg_887_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_224_p2[25:22]),
        .S(in_size_bits_fu_219_p2[25:22]));
  FDRE \trunc_ln233_2_reg_887_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[26]),
        .Q(trunc_ln233_2_reg_887[21]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[27]),
        .Q(trunc_ln233_2_reg_887[22]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[28]),
        .Q(trunc_ln233_2_reg_887[23]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[29]),
        .Q(trunc_ln233_2_reg_887[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_2_reg_887_reg[24]_i_1 
       (.CI(\trunc_ln233_2_reg_887_reg[20]_i_1_n_0 ),
        .CO({\trunc_ln233_2_reg_887_reg[24]_i_1_n_0 ,\trunc_ln233_2_reg_887_reg[24]_i_1_n_1 ,\trunc_ln233_2_reg_887_reg[24]_i_1_n_2 ,\trunc_ln233_2_reg_887_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_224_p2[29:26]),
        .S(in_size_bits_fu_219_p2[29:26]));
  FDRE \trunc_ln233_2_reg_887_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[30]),
        .Q(trunc_ln233_2_reg_887[25]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[7]),
        .Q(trunc_ln233_2_reg_887[2]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[8]),
        .Q(trunc_ln233_2_reg_887[3]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[9]),
        .Q(trunc_ln233_2_reg_887[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_2_reg_887_reg[4]_i_1 
       (.CI(\trunc_ln233_2_reg_887_reg[0]_i_1_n_0 ),
        .CO({\trunc_ln233_2_reg_887_reg[4]_i_1_n_0 ,\trunc_ln233_2_reg_887_reg[4]_i_1_n_1 ,\trunc_ln233_2_reg_887_reg[4]_i_1_n_2 ,\trunc_ln233_2_reg_887_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_224_p2[9:6]),
        .S(in_size_bits_fu_219_p2[9:6]));
  FDRE \trunc_ln233_2_reg_887_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[10]),
        .Q(trunc_ln233_2_reg_887[5]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[11]),
        .Q(trunc_ln233_2_reg_887[6]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[12]),
        .Q(trunc_ln233_2_reg_887[7]),
        .R(1'b0));
  FDRE \trunc_ln233_2_reg_887_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[13]),
        .Q(trunc_ln233_2_reg_887[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln233_2_reg_887_reg[8]_i_1 
       (.CI(\trunc_ln233_2_reg_887_reg[4]_i_1_n_0 ),
        .CO({\trunc_ln233_2_reg_887_reg[8]_i_1_n_0 ,\trunc_ln233_2_reg_887_reg[8]_i_1_n_1 ,\trunc_ln233_2_reg_887_reg[8]_i_1_n_2 ,\trunc_ln233_2_reg_887_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln233_fu_224_p2[13:10]),
        .S(in_size_bits_fu_219_p2[13:10]));
  FDRE \trunc_ln233_2_reg_887_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(add_ln233_fu_224_p2[14]),
        .Q(trunc_ln233_2_reg_887[9]),
        .R(1'b0));
  FDRE \trunc_ln278_reg_976_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(valid_bits_2_reg_1032[0]),
        .Q(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln278_reg_976_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(valid_bits_2_reg_1032[1]),
        .Q(trunc_ln414_reg_1018_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln278_reg_976_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(valid_bits_2_reg_1032[2]),
        .Q(trunc_ln414_reg_1018_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln278_reg_976_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(valid_bits_load_reg_1003[3]),
        .Q(trunc_ln414_reg_1018_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln278_reg_976_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter2_reg[0]),
        .Q(trunc_ln414_reg_1018_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln278_reg_976_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter2_reg[1]),
        .Q(trunc_ln414_reg_1018_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln278_reg_976_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter2_reg[2]),
        .Q(trunc_ln414_reg_1018_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln278_reg_976_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter2_reg[3]),
        .Q(trunc_ln414_reg_1018_pp0_iter3_reg[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/trunc_ln414_4_reg_1026_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln286_1_reg_1008[3]),
        .Q(\trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2_n_0 ));
  FDRE \trunc_ln414_4_reg_1026_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2_n_0 ),
        .Q(trunc_ln414_4_reg_1026_pp0_iter4_reg_reg),
        .R(1'b0));
  FDRE \trunc_ln414_4_reg_1026_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_4_reg_1026_pp0_iter4_reg_reg),
        .Q(trunc_ln414_4_reg_1026_pp0_iter5_reg_reg),
        .R(1'b0));
  FDRE \trunc_ln414_reg_1018_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter3_reg[0]),
        .Q(trunc_ln414_reg_1018_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_1018_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter3_reg[1]),
        .Q(trunc_ln414_reg_1018_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_1018_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter3_reg[2]),
        .Q(trunc_ln414_reg_1018_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_1018_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter3_reg[3]),
        .Q(trunc_ln414_reg_1018_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_1018_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter4_reg[0]),
        .Q(trunc_ln414_reg_1018_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_1018_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter4_reg[1]),
        .Q(trunc_ln414_reg_1018_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_1018_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter4_reg[2]),
        .Q(trunc_ln414_reg_1018_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_1018_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_1018_pp0_iter4_reg[3]),
        .Q(trunc_ln414_reg_1018_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_2_reg_952[0]),
        .Q(trunc_ln674_2_reg_952_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_2_reg_952[1]),
        .Q(trunc_ln674_2_reg_952_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_2_reg_952[2]),
        .Q(trunc_ln674_2_reg_952_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_2_reg_952[3]),
        .Q(trunc_ln674_2_reg_952_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_2_reg_952[4]),
        .Q(trunc_ln674_2_reg_952_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_2_reg_952[5]),
        .Q(trunc_ln674_2_reg_952_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_reg[0] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(sel0[0]),
        .Q(trunc_ln674_2_reg_952[0]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_reg[1] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_7 ),
        .Q(trunc_ln674_2_reg_952[1]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_reg[2] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_6 ),
        .Q(trunc_ln674_2_reg_952[2]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_reg[3] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_5 ),
        .Q(trunc_ln674_2_reg_952[3]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_reg[4] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_4 ),
        .Q(trunc_ln674_2_reg_952[4]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_952_reg[5] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(\tmp_6_reg_981_reg[3]_i_1_n_7 ),
        .Q(trunc_ln674_2_reg_952[5]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_960_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln289_reg_942[0]),
        .Q(trunc_ln674_3_reg_960_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_960_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln289_reg_942[1]),
        .Q(trunc_ln674_3_reg_960_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_960_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln289_reg_942[2]),
        .Q(trunc_ln674_3_reg_960_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_960_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln289_reg_942[3]),
        .Q(trunc_ln674_3_reg_960_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_960_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln289_reg_942[4]),
        .Q(trunc_ln674_3_reg_960_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_960_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln289_reg_942[5]),
        .Q(trunc_ln674_3_reg_960_pp0_iter2_reg[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \trunc_ln674_4_reg_1013[0]_i_1 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[0]),
        .I4(valid_bits_fu_106[0]),
        .I5(valid_bits_1_reg_966[0]),
        .O(\trunc_ln674_4_reg_1013[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \trunc_ln674_4_reg_1013[1]_i_1 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[1]),
        .I4(valid_bits_fu_106[1]),
        .I5(valid_bits_1_reg_966[1]),
        .O(\trunc_ln674_4_reg_1013[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \trunc_ln674_4_reg_1013[2]_i_1 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[2]),
        .I4(valid_bits_fu_106[2]),
        .I5(valid_bits_1_reg_966[2]),
        .O(\trunc_ln674_4_reg_1013[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \trunc_ln674_4_reg_1013[3]_inv_i_1 
       (.I0(icmp_ln260_reg_926),
        .I1(\last_N_size_reg_897_reg_n_0_[3] ),
        .I2(sel0[3]),
        .O(\trunc_ln674_4_reg_1013[3]_inv_i_1_n_0 ));
  FDRE \trunc_ln674_4_reg_1013_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\trunc_ln674_4_reg_1013[0]_i_1_n_0 ),
        .Q(trunc_ln674_4_reg_1013[0]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1013_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\trunc_ln674_4_reg_1013[1]_i_1_n_0 ),
        .Q(trunc_ln674_4_reg_1013[1]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1013_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\trunc_ln674_4_reg_1013[2]_i_1_n_0 ),
        .Q(trunc_ln674_4_reg_1013[2]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \trunc_ln674_4_reg_1013_reg[3]_inv 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\trunc_ln674_4_reg_1013[3]_inv_i_1_n_0 ),
        .Q(trunc_ln674_4_reg_1013[3]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1013_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln674_4_fu_464_p1[4]),
        .Q(trunc_ln674_4_reg_1013[4]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1013_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(trunc_ln674_4_fu_464_p1[5]),
        .Q(trunc_ln674_4_reg_1013[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \trunc_ln674_reg_986[4]_i_2 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[4]),
        .I4(valid_bits_fu_106[4]),
        .I5(valid_bits_1_reg_966[4]),
        .O(\trunc_ln674_reg_986[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \trunc_ln674_reg_986[4]_i_3 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[3]),
        .I4(valid_bits_fu_106[3]),
        .I5(valid_bits_1_reg_966[3]),
        .O(\trunc_ln674_reg_986[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \trunc_ln674_reg_986[4]_i_4 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[2]),
        .I4(valid_bits_fu_106[2]),
        .I5(valid_bits_1_reg_966[2]),
        .O(\trunc_ln674_reg_986[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    \trunc_ln674_reg_986[4]_i_5 
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[1]),
        .I4(valid_bits_fu_106[1]),
        .I5(valid_bits_1_reg_966[1]),
        .O(\trunc_ln674_reg_986[4]_i_5_n_0 ));
  FDRE \trunc_ln674_reg_986_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_reg_986[1]),
        .Q(trunc_ln674_reg_986_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_986_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_reg_986[2]),
        .Q(trunc_ln674_reg_986_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_986_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_reg_986[3]),
        .Q(trunc_ln674_reg_986_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_986_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_reg_986[4]),
        .Q(trunc_ln674_reg_986_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_986_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_6_reg_981[0]),
        .Q(trunc_ln674_reg_986_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_986_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_7 ),
        .Q(trunc_ln674_reg_986[1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_986_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_6 ),
        .Q(trunc_ln674_reg_986[2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_986_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_5 ),
        .Q(trunc_ln674_reg_986[3]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_986_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(\trunc_ln674_reg_986_reg[4]_i_1_n_4 ),
        .Q(trunc_ln674_reg_986[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln674_reg_986_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln674_reg_986_reg[4]_i_1_n_0 ,\trunc_ln674_reg_986_reg[4]_i_1_n_1 ,\trunc_ln674_reg_986_reg[4]_i_1_n_2 ,\trunc_ln674_reg_986_reg[4]_i_1_n_3 }),
        .CYINIT(\trunc_ln674_4_reg_1013[0]_i_1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln674_reg_986_reg[4]_i_1_n_4 ,\trunc_ln674_reg_986_reg[4]_i_1_n_5 ,\trunc_ln674_reg_986_reg[4]_i_1_n_6 ,\trunc_ln674_reg_986_reg[4]_i_1_n_7 }),
        .S({\trunc_ln674_reg_986[4]_i_2_n_0 ,\trunc_ln674_reg_986[4]_i_3_n_0 ,\trunc_ln674_reg_986[4]_i_4_n_0 ,\trunc_ln674_reg_986[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_1_fu_399_p2_carry
       (.CI(1'b0),
        .CO({valid_bits_1_fu_399_p2_carry_n_0,valid_bits_1_fu_399_p2_carry_n_1,valid_bits_1_fu_399_p2_carry_n_2,valid_bits_1_fu_399_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sel0[3:0]),
        .O(valid_bits_1_fu_399_p20_out[3:0]),
        .S({valid_bits_1_fu_399_p2_carry_i_1_n_0,valid_bits_1_fu_399_p2_carry_i_2_n_0,valid_bits_1_fu_399_p2_carry_i_3_n_0,valid_bits_1_fu_399_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_1_fu_399_p2_carry__0
       (.CI(valid_bits_1_fu_399_p2_carry_n_0),
        .CO({valid_bits_1_fu_399_p2_carry__0_n_0,valid_bits_1_fu_399_p2_carry__0_n_1,valid_bits_1_fu_399_p2_carry__0_n_2,valid_bits_1_fu_399_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[7:4]),
        .O(valid_bits_1_fu_399_p20_out[7:4]),
        .S({valid_bits_1_fu_399_p2_carry__0_i_1_n_0,valid_bits_1_fu_399_p2_carry__0_i_2_n_0,valid_bits_1_fu_399_p2_carry__0_i_3_n_0,valid_bits_1_fu_399_p2_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__0_i_1
       (.I0(sel0[7]),
        .I1(\last_N_size_reg_897_reg_n_0_[7] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__0_i_2
       (.I0(sel0[6]),
        .I1(\last_N_size_reg_897_reg_n_0_[6] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__0_i_3
       (.I0(sel0[5]),
        .I1(\last_N_size_reg_897_reg_n_0_[5] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__0_i_4
       (.I0(sel0[4]),
        .I1(\last_N_size_reg_897_reg_n_0_[4] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_1_fu_399_p2_carry__1
       (.CI(valid_bits_1_fu_399_p2_carry__0_n_0),
        .CO({valid_bits_1_fu_399_p2_carry__1_n_0,valid_bits_1_fu_399_p2_carry__1_n_1,valid_bits_1_fu_399_p2_carry__1_n_2,valid_bits_1_fu_399_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[11:8]),
        .O(valid_bits_1_fu_399_p20_out[11:8]),
        .S({valid_bits_1_fu_399_p2_carry__1_i_1_n_0,valid_bits_1_fu_399_p2_carry__1_i_2_n_0,valid_bits_1_fu_399_p2_carry__1_i_3_n_0,valid_bits_1_fu_399_p2_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__1_i_1
       (.I0(sel0[11]),
        .I1(\last_N_size_reg_897_reg_n_0_[11] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__1_i_2
       (.I0(sel0[10]),
        .I1(\last_N_size_reg_897_reg_n_0_[10] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__1_i_3
       (.I0(sel0[9]),
        .I1(\last_N_size_reg_897_reg_n_0_[9] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__1_i_4
       (.I0(sel0[8]),
        .I1(\last_N_size_reg_897_reg_n_0_[8] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_1_fu_399_p2_carry__2
       (.CI(valid_bits_1_fu_399_p2_carry__1_n_0),
        .CO({valid_bits_1_fu_399_p2_carry__2_n_0,valid_bits_1_fu_399_p2_carry__2_n_1,valid_bits_1_fu_399_p2_carry__2_n_2,valid_bits_1_fu_399_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[15:12]),
        .O(valid_bits_1_fu_399_p20_out[15:12]),
        .S({valid_bits_1_fu_399_p2_carry__2_i_1_n_0,valid_bits_1_fu_399_p2_carry__2_i_2_n_0,valid_bits_1_fu_399_p2_carry__2_i_3_n_0,valid_bits_1_fu_399_p2_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__2_i_1
       (.I0(sel0[15]),
        .I1(\last_N_size_reg_897_reg_n_0_[15] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__2_i_2
       (.I0(sel0[14]),
        .I1(\last_N_size_reg_897_reg_n_0_[14] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__2_i_3
       (.I0(sel0[13]),
        .I1(\last_N_size_reg_897_reg_n_0_[13] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__2_i_4
       (.I0(sel0[12]),
        .I1(\last_N_size_reg_897_reg_n_0_[12] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_1_fu_399_p2_carry__3
       (.CI(valid_bits_1_fu_399_p2_carry__2_n_0),
        .CO({valid_bits_1_fu_399_p2_carry__3_n_0,valid_bits_1_fu_399_p2_carry__3_n_1,valid_bits_1_fu_399_p2_carry__3_n_2,valid_bits_1_fu_399_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[19:16]),
        .O(valid_bits_1_fu_399_p20_out[19:16]),
        .S({valid_bits_1_fu_399_p2_carry__3_i_1_n_0,valid_bits_1_fu_399_p2_carry__3_i_2_n_0,valid_bits_1_fu_399_p2_carry__3_i_3_n_0,valid_bits_1_fu_399_p2_carry__3_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__3_i_1
       (.I0(sel0[19]),
        .I1(\last_N_size_reg_897_reg_n_0_[19] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__3_i_2
       (.I0(sel0[18]),
        .I1(\last_N_size_reg_897_reg_n_0_[18] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__3_i_3
       (.I0(sel0[17]),
        .I1(\last_N_size_reg_897_reg_n_0_[17] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__3_i_4
       (.I0(sel0[16]),
        .I1(\last_N_size_reg_897_reg_n_0_[16] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_1_fu_399_p2_carry__4
       (.CI(valid_bits_1_fu_399_p2_carry__3_n_0),
        .CO({valid_bits_1_fu_399_p2_carry__4_n_0,valid_bits_1_fu_399_p2_carry__4_n_1,valid_bits_1_fu_399_p2_carry__4_n_2,valid_bits_1_fu_399_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[23:20]),
        .O(valid_bits_1_fu_399_p20_out[23:20]),
        .S({valid_bits_1_fu_399_p2_carry__4_i_1_n_0,valid_bits_1_fu_399_p2_carry__4_i_2_n_0,valid_bits_1_fu_399_p2_carry__4_i_3_n_0,valid_bits_1_fu_399_p2_carry__4_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__4_i_1
       (.I0(sel0[23]),
        .I1(\last_N_size_reg_897_reg_n_0_[23] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__4_i_2
       (.I0(sel0[22]),
        .I1(\last_N_size_reg_897_reg_n_0_[22] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__4_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__4_i_3
       (.I0(sel0[21]),
        .I1(\last_N_size_reg_897_reg_n_0_[21] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__4_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__4_i_4
       (.I0(sel0[20]),
        .I1(\last_N_size_reg_897_reg_n_0_[20] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_1_fu_399_p2_carry__5
       (.CI(valid_bits_1_fu_399_p2_carry__4_n_0),
        .CO({valid_bits_1_fu_399_p2_carry__5_n_0,valid_bits_1_fu_399_p2_carry__5_n_1,valid_bits_1_fu_399_p2_carry__5_n_2,valid_bits_1_fu_399_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[27:24]),
        .O(valid_bits_1_fu_399_p20_out[27:24]),
        .S({valid_bits_1_fu_399_p2_carry__5_i_1_n_0,valid_bits_1_fu_399_p2_carry__5_i_2_n_0,valid_bits_1_fu_399_p2_carry__5_i_3_n_0,valid_bits_1_fu_399_p2_carry__5_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__5_i_1
       (.I0(sel0[27]),
        .I1(\last_N_size_reg_897_reg_n_0_[27] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__5_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__5_i_2
       (.I0(sel0[26]),
        .I1(\last_N_size_reg_897_reg_n_0_[26] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__5_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__5_i_3
       (.I0(sel0[25]),
        .I1(\last_N_size_reg_897_reg_n_0_[25] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__5_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__5_i_4
       (.I0(sel0[24]),
        .I1(\last_N_size_reg_897_reg_n_0_[24] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_1_fu_399_p2_carry__6
       (.CI(valid_bits_1_fu_399_p2_carry__5_n_0),
        .CO({NLW_valid_bits_1_fu_399_p2_carry__6_CO_UNCONNECTED[3],valid_bits_1_fu_399_p2_carry__6_n_1,valid_bits_1_fu_399_p2_carry__6_n_2,valid_bits_1_fu_399_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sel0[30:28]}),
        .O(valid_bits_1_fu_399_p20_out[31:28]),
        .S({valid_bits_1_fu_399_p2_carry__6_i_1_n_0,valid_bits_1_fu_399_p2_carry__6_i_2_n_0,valid_bits_1_fu_399_p2_carry__6_i_3_n_0,valid_bits_1_fu_399_p2_carry__6_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__6_i_1
       (.I0(sel0[31]),
        .I1(\last_N_size_reg_897_reg_n_0_[31] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__6_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__6_i_2
       (.I0(sel0[30]),
        .I1(\last_N_size_reg_897_reg_n_0_[30] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__6_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__6_i_3
       (.I0(sel0[29]),
        .I1(\last_N_size_reg_897_reg_n_0_[29] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__6_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    valid_bits_1_fu_399_p2_carry__6_i_4
       (.I0(sel0[28]),
        .I1(\last_N_size_reg_897_reg_n_0_[28] ),
        .I2(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .O(valid_bits_1_fu_399_p2_carry__6_i_4_n_0));
  LUT3 #(
    .INIT(8'hA6)) 
    valid_bits_1_fu_399_p2_carry_i_1
       (.I0(sel0[3]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(\last_N_size_reg_897_reg_n_0_[3] ),
        .O(valid_bits_1_fu_399_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    valid_bits_1_fu_399_p2_carry_i_2
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[2]),
        .I4(valid_bits_fu_106[2]),
        .I5(valid_bits_1_reg_966[2]),
        .O(valid_bits_1_fu_399_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    valid_bits_1_fu_399_p2_carry_i_3
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[1]),
        .I4(valid_bits_fu_106[1]),
        .I5(valid_bits_1_reg_966[1]),
        .O(valid_bits_1_fu_399_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00803FBF40C07FFF)) 
    valid_bits_1_fu_399_p2_carry_i_4
       (.I0(icmp_ln276_reg_938),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(valid_bits_2_reg_1032[0]),
        .I4(valid_bits_fu_106[0]),
        .I5(valid_bits_1_reg_966[0]),
        .O(valid_bits_1_fu_399_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    \valid_bits_1_reg_966[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln251_reg_922),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(icmp_ln276_fu_373_p2),
        .O(add_ln289_reg_9420));
  FDRE \valid_bits_1_reg_966_reg[0] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[0]),
        .Q(valid_bits_1_reg_966[0]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[10] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[10]),
        .Q(valid_bits_1_reg_966[10]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[11] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[11]),
        .Q(valid_bits_1_reg_966[11]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[12] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[12]),
        .Q(valid_bits_1_reg_966[12]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[13] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[13]),
        .Q(valid_bits_1_reg_966[13]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[14] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[14]),
        .Q(valid_bits_1_reg_966[14]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[15] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[15]),
        .Q(valid_bits_1_reg_966[15]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[16] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[16]),
        .Q(valid_bits_1_reg_966[16]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[17] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[17]),
        .Q(valid_bits_1_reg_966[17]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[18] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[18]),
        .Q(valid_bits_1_reg_966[18]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[19] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[19]),
        .Q(valid_bits_1_reg_966[19]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[1] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[1]),
        .Q(valid_bits_1_reg_966[1]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[20] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[20]),
        .Q(valid_bits_1_reg_966[20]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[21] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[21]),
        .Q(valid_bits_1_reg_966[21]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[22] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[22]),
        .Q(valid_bits_1_reg_966[22]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[23] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[23]),
        .Q(valid_bits_1_reg_966[23]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[24] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[24]),
        .Q(valid_bits_1_reg_966[24]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[25] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[25]),
        .Q(valid_bits_1_reg_966[25]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[26] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[26]),
        .Q(valid_bits_1_reg_966[26]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[27] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[27]),
        .Q(valid_bits_1_reg_966[27]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[28] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[28]),
        .Q(valid_bits_1_reg_966[28]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[29] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[29]),
        .Q(valid_bits_1_reg_966[29]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[2] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[2]),
        .Q(valid_bits_1_reg_966[2]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[30] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[30]),
        .Q(valid_bits_1_reg_966[30]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[31] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[31]),
        .Q(valid_bits_1_reg_966[31]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[3] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[3]),
        .Q(valid_bits_1_reg_966[3]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[4] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[4]),
        .Q(valid_bits_1_reg_966[4]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[5] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[5]),
        .Q(valid_bits_1_reg_966[5]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[6] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[6]),
        .Q(valid_bits_1_reg_966[6]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[7] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[7]),
        .Q(valid_bits_1_reg_966[7]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[8] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[8]),
        .Q(valid_bits_1_reg_966[8]),
        .R(1'b0));
  FDRE \valid_bits_1_reg_966_reg[9] 
       (.C(ap_clk),
        .CE(add_ln289_reg_9420),
        .D(valid_bits_1_fu_399_p20_out[9]),
        .Q(valid_bits_1_reg_966[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_2_fu_476_p2_carry
       (.CI(1'b0),
        .CO({valid_bits_2_fu_476_p2_carry_n_0,valid_bits_2_fu_476_p2_carry_n_1,valid_bits_2_fu_476_p2_carry_n_2,valid_bits_2_fu_476_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[6:3]),
        .O({valid_bits_2_fu_476_p2[6:4],NLW_valid_bits_2_fu_476_p2_carry_O_UNCONNECTED[0]}),
        .S({valid_bits_2_fu_476_p2_carry_i_1_n_0,valid_bits_2_fu_476_p2_carry_i_2_n_0,valid_bits_2_fu_476_p2_carry_i_3_n_0,valid_bits_2_fu_476_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_2_fu_476_p2_carry__0
       (.CI(valid_bits_2_fu_476_p2_carry_n_0),
        .CO({valid_bits_2_fu_476_p2_carry__0_n_0,valid_bits_2_fu_476_p2_carry__0_n_1,valid_bits_2_fu_476_p2_carry__0_n_2,valid_bits_2_fu_476_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[10:7]),
        .O(valid_bits_2_fu_476_p2[10:7]),
        .S({valid_bits_2_fu_476_p2_carry__0_i_1_n_0,valid_bits_2_fu_476_p2_carry__0_i_2_n_0,valid_bits_2_fu_476_p2_carry__0_i_3_n_0,valid_bits_2_fu_476_p2_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__0_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[7]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[10]),
        .O(valid_bits_2_fu_476_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__0_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[6]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[9]),
        .O(valid_bits_2_fu_476_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__0_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[5]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[8]),
        .O(valid_bits_2_fu_476_p2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__0_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[4]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[7]),
        .O(valid_bits_2_fu_476_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_2_fu_476_p2_carry__1
       (.CI(valid_bits_2_fu_476_p2_carry__0_n_0),
        .CO({valid_bits_2_fu_476_p2_carry__1_n_0,valid_bits_2_fu_476_p2_carry__1_n_1,valid_bits_2_fu_476_p2_carry__1_n_2,valid_bits_2_fu_476_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[14:11]),
        .O(valid_bits_2_fu_476_p2[14:11]),
        .S({valid_bits_2_fu_476_p2_carry__1_i_1_n_0,valid_bits_2_fu_476_p2_carry__1_i_2_n_0,valid_bits_2_fu_476_p2_carry__1_i_3_n_0,valid_bits_2_fu_476_p2_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__1_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[11]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[14]),
        .O(valid_bits_2_fu_476_p2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__1_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[10]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[13]),
        .O(valid_bits_2_fu_476_p2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__1_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[9]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[12]),
        .O(valid_bits_2_fu_476_p2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__1_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[8]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[11]),
        .O(valid_bits_2_fu_476_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_2_fu_476_p2_carry__2
       (.CI(valid_bits_2_fu_476_p2_carry__1_n_0),
        .CO({valid_bits_2_fu_476_p2_carry__2_n_0,valid_bits_2_fu_476_p2_carry__2_n_1,valid_bits_2_fu_476_p2_carry__2_n_2,valid_bits_2_fu_476_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[18:15]),
        .O(valid_bits_2_fu_476_p2[18:15]),
        .S({valid_bits_2_fu_476_p2_carry__2_i_1_n_0,valid_bits_2_fu_476_p2_carry__2_i_2_n_0,valid_bits_2_fu_476_p2_carry__2_i_3_n_0,valid_bits_2_fu_476_p2_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__2_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[15]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[18]),
        .O(valid_bits_2_fu_476_p2_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__2_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[14]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[17]),
        .O(valid_bits_2_fu_476_p2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__2_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[13]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[16]),
        .O(valid_bits_2_fu_476_p2_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__2_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[12]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[15]),
        .O(valid_bits_2_fu_476_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_2_fu_476_p2_carry__3
       (.CI(valid_bits_2_fu_476_p2_carry__2_n_0),
        .CO({valid_bits_2_fu_476_p2_carry__3_n_0,valid_bits_2_fu_476_p2_carry__3_n_1,valid_bits_2_fu_476_p2_carry__3_n_2,valid_bits_2_fu_476_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[22:19]),
        .O(valid_bits_2_fu_476_p2[22:19]),
        .S({valid_bits_2_fu_476_p2_carry__3_i_1_n_0,valid_bits_2_fu_476_p2_carry__3_i_2_n_0,valid_bits_2_fu_476_p2_carry__3_i_3_n_0,valid_bits_2_fu_476_p2_carry__3_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__3_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[19]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[22]),
        .O(valid_bits_2_fu_476_p2_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__3_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[18]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[21]),
        .O(valid_bits_2_fu_476_p2_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__3_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[17]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[20]),
        .O(valid_bits_2_fu_476_p2_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__3_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[16]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[19]),
        .O(valid_bits_2_fu_476_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_2_fu_476_p2_carry__4
       (.CI(valid_bits_2_fu_476_p2_carry__3_n_0),
        .CO({valid_bits_2_fu_476_p2_carry__4_n_0,valid_bits_2_fu_476_p2_carry__4_n_1,valid_bits_2_fu_476_p2_carry__4_n_2,valid_bits_2_fu_476_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[26:23]),
        .O(valid_bits_2_fu_476_p2[26:23]),
        .S({valid_bits_2_fu_476_p2_carry__4_i_1_n_0,valid_bits_2_fu_476_p2_carry__4_i_2_n_0,valid_bits_2_fu_476_p2_carry__4_i_3_n_0,valid_bits_2_fu_476_p2_carry__4_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__4_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[23]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[26]),
        .O(valid_bits_2_fu_476_p2_carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__4_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[22]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[25]),
        .O(valid_bits_2_fu_476_p2_carry__4_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__4_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[21]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[24]),
        .O(valid_bits_2_fu_476_p2_carry__4_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__4_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[20]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[23]),
        .O(valid_bits_2_fu_476_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_2_fu_476_p2_carry__5
       (.CI(valid_bits_2_fu_476_p2_carry__4_n_0),
        .CO({valid_bits_2_fu_476_p2_carry__5_n_0,valid_bits_2_fu_476_p2_carry__5_n_1,valid_bits_2_fu_476_p2_carry__5_n_2,valid_bits_2_fu_476_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[30:27]),
        .O(valid_bits_2_fu_476_p2[30:27]),
        .S({valid_bits_2_fu_476_p2_carry__5_i_1_n_0,valid_bits_2_fu_476_p2_carry__5_i_2_n_0,valid_bits_2_fu_476_p2_carry__5_i_3_n_0,valid_bits_2_fu_476_p2_carry__5_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__5_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[27]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[30]),
        .O(valid_bits_2_fu_476_p2_carry__5_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__5_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[26]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[29]),
        .O(valid_bits_2_fu_476_p2_carry__5_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__5_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[25]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[28]),
        .O(valid_bits_2_fu_476_p2_carry__5_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__5_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[24]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[27]),
        .O(valid_bits_2_fu_476_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 valid_bits_2_fu_476_p2_carry__6
       (.CI(valid_bits_2_fu_476_p2_carry__5_n_0),
        .CO(NLW_valid_bits_2_fu_476_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_valid_bits_2_fu_476_p2_carry__6_O_UNCONNECTED[3:1],valid_bits_2_fu_476_p2[31]}),
        .S({1'b0,1'b0,1'b0,valid_bits_2_fu_476_p2_carry__6_i_1_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry__6_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[28]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[31]),
        .O(valid_bits_2_fu_476_p2_carry__6_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[3]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[6]),
        .O(valid_bits_2_fu_476_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    valid_bits_2_fu_476_p2_carry_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_902_reg[2]),
        .I1(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I2(sel0[5]),
        .O(valid_bits_2_fu_476_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    valid_bits_2_fu_476_p2_carry_i_3
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_min_last_N_reg_902_reg[1]),
        .I2(sel0[4]),
        .O(valid_bits_2_fu_476_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    valid_bits_2_fu_476_p2_carry_i_4
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_min_last_N_reg_902_reg[0]),
        .I2(sel0[3]),
        .O(valid_bits_2_fu_476_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_2_reg_1032[1]_i_1 
       (.I0(valid_bits_1_reg_966[1]),
        .I1(valid_bits_fu_106[1]),
        .I2(valid_bits_2_reg_1032[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_2_reg_1032[2]_i_1 
       (.I0(valid_bits_1_reg_966[2]),
        .I1(valid_bits_fu_106[2]),
        .I2(valid_bits_2_reg_1032[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'h0800)) 
    \valid_bits_2_reg_1032[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln251_reg_922),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(icmp_ln276_fu_373_p2),
        .O(icmp_ln277_reg_9710));
  LUT3 #(
    .INIT(8'h2D)) 
    \valid_bits_2_reg_1032[3]_i_1 
       (.I0(\icmp_ln260_reg_926_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_min_last_N_reg_902_reg[0]),
        .I2(sel0[3]),
        .O(valid_bits_2_fu_476_p2[3]));
  FDRE \valid_bits_2_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[0]),
        .Q(valid_bits_2_reg_1032[0]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[10]),
        .Q(valid_bits_2_reg_1032[10]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[11]),
        .Q(valid_bits_2_reg_1032[11]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[12]),
        .Q(valid_bits_2_reg_1032[12]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[13]),
        .Q(valid_bits_2_reg_1032[13]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[14]),
        .Q(valid_bits_2_reg_1032[14]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[15]),
        .Q(valid_bits_2_reg_1032[15]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[16]),
        .Q(valid_bits_2_reg_1032[16]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[17]),
        .Q(valid_bits_2_reg_1032[17]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[18]),
        .Q(valid_bits_2_reg_1032[18]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[19]),
        .Q(valid_bits_2_reg_1032[19]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[1]),
        .Q(valid_bits_2_reg_1032[1]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[20]),
        .Q(valid_bits_2_reg_1032[20]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[21]),
        .Q(valid_bits_2_reg_1032[21]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[22]),
        .Q(valid_bits_2_reg_1032[22]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[23]),
        .Q(valid_bits_2_reg_1032[23]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[24]),
        .Q(valid_bits_2_reg_1032[24]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[25]),
        .Q(valid_bits_2_reg_1032[25]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[26]),
        .Q(valid_bits_2_reg_1032[26]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[27]),
        .Q(valid_bits_2_reg_1032[27]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[28]),
        .Q(valid_bits_2_reg_1032[28]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[29]),
        .Q(valid_bits_2_reg_1032[29]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[2]),
        .Q(valid_bits_2_reg_1032[2]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[30]),
        .Q(valid_bits_2_reg_1032[30]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[31]),
        .Q(valid_bits_2_reg_1032[31]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[3]),
        .Q(valid_bits_2_reg_1032[3]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[4]),
        .Q(valid_bits_2_reg_1032[4]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[5]),
        .Q(valid_bits_2_reg_1032[5]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[6]),
        .Q(valid_bits_2_reg_1032[6]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[7]),
        .Q(valid_bits_2_reg_1032[7]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[8]),
        .Q(valid_bits_2_reg_1032[8]),
        .R(1'b0));
  FDRE \valid_bits_2_reg_1032_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(valid_bits_2_fu_476_p2[9]),
        .Q(valid_bits_2_reg_1032[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[0]),
        .I5(valid_bits_1_reg_966[0]),
        .O(\valid_bits_fu_106[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[10]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[10]),
        .I5(valid_bits_1_reg_966[10]),
        .O(\valid_bits_fu_106[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[11]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[11]),
        .I5(valid_bits_1_reg_966[11]),
        .O(\valid_bits_fu_106[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[12]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[12]),
        .I5(valid_bits_1_reg_966[12]),
        .O(\valid_bits_fu_106[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[13]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[13]),
        .I5(valid_bits_1_reg_966[13]),
        .O(\valid_bits_fu_106[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[14]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[14]),
        .I5(valid_bits_1_reg_966[14]),
        .O(\valid_bits_fu_106[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[15]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[15]),
        .I5(valid_bits_1_reg_966[15]),
        .O(\valid_bits_fu_106[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[16]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[16]),
        .I5(valid_bits_1_reg_966[16]),
        .O(\valid_bits_fu_106[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[17]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[17]),
        .I5(valid_bits_1_reg_966[17]),
        .O(\valid_bits_fu_106[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[18]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[18]),
        .I5(valid_bits_1_reg_966[18]),
        .O(\valid_bits_fu_106[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[19]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[19]),
        .I5(valid_bits_1_reg_966[19]),
        .O(\valid_bits_fu_106[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[1]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[1]),
        .I5(valid_bits_1_reg_966[1]),
        .O(\valid_bits_fu_106[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[20]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[20]),
        .I5(valid_bits_1_reg_966[20]),
        .O(\valid_bits_fu_106[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[21]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[21]),
        .I5(valid_bits_1_reg_966[21]),
        .O(\valid_bits_fu_106[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[22]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[22]),
        .I5(valid_bits_1_reg_966[22]),
        .O(\valid_bits_fu_106[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[23]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[23]),
        .I5(valid_bits_1_reg_966[23]),
        .O(\valid_bits_fu_106[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[24]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[24]),
        .I5(valid_bits_1_reg_966[24]),
        .O(\valid_bits_fu_106[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[25]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[25]),
        .I5(valid_bits_1_reg_966[25]),
        .O(\valid_bits_fu_106[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[26]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[26]),
        .I5(valid_bits_1_reg_966[26]),
        .O(\valid_bits_fu_106[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[27]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[27]),
        .I5(valid_bits_1_reg_966[27]),
        .O(\valid_bits_fu_106[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[28]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[28]),
        .I5(valid_bits_1_reg_966[28]),
        .O(\valid_bits_fu_106[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[29]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[29]),
        .I5(valid_bits_1_reg_966[29]),
        .O(\valid_bits_fu_106[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[2]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[2]),
        .I5(valid_bits_1_reg_966[2]),
        .O(\valid_bits_fu_106[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[30]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[30]),
        .I5(valid_bits_1_reg_966[30]),
        .O(\valid_bits_fu_106[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \valid_bits_fu_106[31]_i_1 
       (.I0(cols_loc_c_empty_n),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I2(ap_CS_fsm_state1),
        .I3(ap_done_reg),
        .I4(dstMat_2_c_empty_n),
        .I5(dstMat_1_c_empty_n),
        .O(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  LUT3 #(
    .INIT(8'h08)) 
    \valid_bits_fu_106[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln251_reg_922_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(\valid_bits_fu_106[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[31]_i_3 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[31]),
        .I5(valid_bits_1_reg_966[31]),
        .O(\valid_bits_fu_106[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[3]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[3]),
        .I5(valid_bits_1_reg_966[3]),
        .O(\valid_bits_fu_106[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[4]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[4]),
        .I5(valid_bits_1_reg_966[4]),
        .O(\valid_bits_fu_106[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[5]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[5]),
        .I5(valid_bits_1_reg_966[5]),
        .O(\valid_bits_fu_106[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[6]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[6]),
        .I5(valid_bits_1_reg_966[6]),
        .O(\valid_bits_fu_106[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[7]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[7]),
        .I5(valid_bits_1_reg_966[7]),
        .O(\valid_bits_fu_106[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[8]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[8]),
        .I5(valid_bits_1_reg_966[8]),
        .O(\valid_bits_fu_106[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF40000000)) 
    \valid_bits_fu_106[9]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(icmp_ln276_reg_938),
        .I2(icmp_ln251_reg_922_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(valid_bits_2_reg_1032[9]),
        .I5(valid_bits_1_reg_966[9]),
        .O(\valid_bits_fu_106[9]_i_1_n_0 ));
  FDRE \valid_bits_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[0]_i_1_n_0 ),
        .Q(valid_bits_fu_106[0]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[10]_i_1_n_0 ),
        .Q(valid_bits_fu_106[10]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[11]_i_1_n_0 ),
        .Q(valid_bits_fu_106[11]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[12]_i_1_n_0 ),
        .Q(valid_bits_fu_106[12]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[13]_i_1_n_0 ),
        .Q(valid_bits_fu_106[13]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[14]_i_1_n_0 ),
        .Q(valid_bits_fu_106[14]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[15]_i_1_n_0 ),
        .Q(valid_bits_fu_106[15]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[16]_i_1_n_0 ),
        .Q(valid_bits_fu_106[16]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[17]_i_1_n_0 ),
        .Q(valid_bits_fu_106[17]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[18]_i_1_n_0 ),
        .Q(valid_bits_fu_106[18]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[19]_i_1_n_0 ),
        .Q(valid_bits_fu_106[19]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[1]_i_1_n_0 ),
        .Q(valid_bits_fu_106[1]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[20]_i_1_n_0 ),
        .Q(valid_bits_fu_106[20]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[21]_i_1_n_0 ),
        .Q(valid_bits_fu_106[21]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[22]_i_1_n_0 ),
        .Q(valid_bits_fu_106[22]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[23]_i_1_n_0 ),
        .Q(valid_bits_fu_106[23]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[24] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[24]_i_1_n_0 ),
        .Q(valid_bits_fu_106[24]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[25] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[25]_i_1_n_0 ),
        .Q(valid_bits_fu_106[25]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[26] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[26]_i_1_n_0 ),
        .Q(valid_bits_fu_106[26]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[27] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[27]_i_1_n_0 ),
        .Q(valid_bits_fu_106[27]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[28] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[28]_i_1_n_0 ),
        .Q(valid_bits_fu_106[28]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[29] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[29]_i_1_n_0 ),
        .Q(valid_bits_fu_106[29]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[2]_i_1_n_0 ),
        .Q(valid_bits_fu_106[2]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[30] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[30]_i_1_n_0 ),
        .Q(valid_bits_fu_106[30]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[31] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[31]_i_3_n_0 ),
        .Q(valid_bits_fu_106[31]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[3]_i_1_n_0 ),
        .Q(valid_bits_fu_106[3]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[4]_i_1_n_0 ),
        .Q(valid_bits_fu_106[4]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[5]_i_1_n_0 ),
        .Q(valid_bits_fu_106[5]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[6]_i_1_n_0 ),
        .Q(valid_bits_fu_106[6]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[7]_i_1_n_0 ),
        .Q(valid_bits_fu_106[7]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[8]_i_1_n_0 ),
        .Q(valid_bits_fu_106[8]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  FDRE \valid_bits_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(\valid_bits_fu_106[31]_i_2_n_0 ),
        .D(\valid_bits_fu_106[9]_i_1_n_0 ),
        .Q(valid_bits_fu_106[9]),
        .R(hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[10]_i_1 
       (.I0(valid_bits_1_reg_966[10]),
        .I1(valid_bits_fu_106[10]),
        .I2(valid_bits_2_reg_1032[10]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[10]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[11]_i_1 
       (.I0(valid_bits_1_reg_966[11]),
        .I1(valid_bits_fu_106[11]),
        .I2(valid_bits_2_reg_1032[11]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[11]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[12]_i_1 
       (.I0(valid_bits_1_reg_966[12]),
        .I1(valid_bits_fu_106[12]),
        .I2(valid_bits_2_reg_1032[12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[12]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[13]_i_1 
       (.I0(valid_bits_1_reg_966[13]),
        .I1(valid_bits_fu_106[13]),
        .I2(valid_bits_2_reg_1032[13]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[13]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[14]_i_1 
       (.I0(valid_bits_1_reg_966[14]),
        .I1(valid_bits_fu_106[14]),
        .I2(valid_bits_2_reg_1032[14]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[14]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[15]_i_1 
       (.I0(valid_bits_1_reg_966[15]),
        .I1(valid_bits_fu_106[15]),
        .I2(valid_bits_2_reg_1032[15]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[15]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[16]_i_1 
       (.I0(valid_bits_1_reg_966[16]),
        .I1(valid_bits_fu_106[16]),
        .I2(valid_bits_2_reg_1032[16]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[16]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[17]_i_1 
       (.I0(valid_bits_1_reg_966[17]),
        .I1(valid_bits_fu_106[17]),
        .I2(valid_bits_2_reg_1032[17]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[17]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[18]_i_1 
       (.I0(valid_bits_1_reg_966[18]),
        .I1(valid_bits_fu_106[18]),
        .I2(valid_bits_2_reg_1032[18]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[18]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[19]_i_1 
       (.I0(valid_bits_1_reg_966[19]),
        .I1(valid_bits_fu_106[19]),
        .I2(valid_bits_2_reg_1032[19]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[19]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[20]_i_1 
       (.I0(valid_bits_1_reg_966[20]),
        .I1(valid_bits_fu_106[20]),
        .I2(valid_bits_2_reg_1032[20]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[20]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[21]_i_1 
       (.I0(valid_bits_1_reg_966[21]),
        .I1(valid_bits_fu_106[21]),
        .I2(valid_bits_2_reg_1032[21]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[21]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[22]_i_1 
       (.I0(valid_bits_1_reg_966[22]),
        .I1(valid_bits_fu_106[22]),
        .I2(valid_bits_2_reg_1032[22]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[22]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[23]_i_1 
       (.I0(valid_bits_1_reg_966[23]),
        .I1(valid_bits_fu_106[23]),
        .I2(valid_bits_2_reg_1032[23]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[23]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[24]_i_1 
       (.I0(valid_bits_1_reg_966[24]),
        .I1(valid_bits_fu_106[24]),
        .I2(valid_bits_2_reg_1032[24]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[24]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[25]_i_1 
       (.I0(valid_bits_1_reg_966[25]),
        .I1(valid_bits_fu_106[25]),
        .I2(valid_bits_2_reg_1032[25]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[25]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[26]_i_1 
       (.I0(valid_bits_1_reg_966[26]),
        .I1(valid_bits_fu_106[26]),
        .I2(valid_bits_2_reg_1032[26]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[26]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[27]_i_1 
       (.I0(valid_bits_1_reg_966[27]),
        .I1(valid_bits_fu_106[27]),
        .I2(valid_bits_2_reg_1032[27]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[27]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[28]_i_1 
       (.I0(valid_bits_1_reg_966[28]),
        .I1(valid_bits_fu_106[28]),
        .I2(valid_bits_2_reg_1032[28]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[28]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[29]_i_1 
       (.I0(valid_bits_1_reg_966[29]),
        .I1(valid_bits_fu_106[29]),
        .I2(valid_bits_2_reg_1032[29]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[29]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[30]_i_1 
       (.I0(valid_bits_1_reg_966[30]),
        .I1(valid_bits_fu_106[30]),
        .I2(valid_bits_2_reg_1032[30]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[30]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[31]_i_1 
       (.I0(valid_bits_1_reg_966[31]),
        .I1(valid_bits_fu_106[31]),
        .I2(valid_bits_2_reg_1032[31]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[31]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[3]_i_1 
       (.I0(valid_bits_1_reg_966[3]),
        .I1(valid_bits_fu_106[3]),
        .I2(valid_bits_2_reg_1032[3]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[3]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[4]_i_1 
       (.I0(valid_bits_1_reg_966[4]),
        .I1(valid_bits_fu_106[4]),
        .I2(valid_bits_2_reg_1032[4]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[4]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[5]_i_1 
       (.I0(valid_bits_1_reg_966[5]),
        .I1(valid_bits_fu_106[5]),
        .I2(valid_bits_2_reg_1032[5]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[5]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[6]_i_1 
       (.I0(valid_bits_1_reg_966[6]),
        .I1(valid_bits_fu_106[6]),
        .I2(valid_bits_2_reg_1032[6]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[6]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[7]_i_1 
       (.I0(valid_bits_1_reg_966[7]),
        .I1(valid_bits_fu_106[7]),
        .I2(valid_bits_2_reg_1032[7]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[7]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[8]_i_1 
       (.I0(valid_bits_1_reg_966[8]),
        .I1(valid_bits_fu_106[8]),
        .I2(valid_bits_2_reg_1032[8]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[8]));
  LUT6 #(
    .INIT(64'hF0CCCCCCAACCCCCC)) 
    \valid_bits_load_reg_1003[9]_i_1 
       (.I0(valid_bits_1_reg_966[9]),
        .I1(valid_bits_fu_106[9]),
        .I2(valid_bits_2_reg_1032[9]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(icmp_ln251_reg_922_pp0_iter1_reg),
        .I5(icmp_ln276_reg_938),
        .O(sel0[9]));
  FDRE \valid_bits_load_reg_1003_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[10]),
        .Q(valid_bits_load_reg_1003[10]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[11]),
        .Q(valid_bits_load_reg_1003[11]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[12]),
        .Q(valid_bits_load_reg_1003[12]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[13]),
        .Q(valid_bits_load_reg_1003[13]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[14]),
        .Q(valid_bits_load_reg_1003[14]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[15]),
        .Q(valid_bits_load_reg_1003[15]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[16]),
        .Q(valid_bits_load_reg_1003[16]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[17]),
        .Q(valid_bits_load_reg_1003[17]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[18]),
        .Q(valid_bits_load_reg_1003[18]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[19]),
        .Q(valid_bits_load_reg_1003[19]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[20]),
        .Q(valid_bits_load_reg_1003[20]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[21]),
        .Q(valid_bits_load_reg_1003[21]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[22]),
        .Q(valid_bits_load_reg_1003[22]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[23]),
        .Q(valid_bits_load_reg_1003[23]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[24]),
        .Q(valid_bits_load_reg_1003[24]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[25]),
        .Q(valid_bits_load_reg_1003[25]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[26]),
        .Q(valid_bits_load_reg_1003[26]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[27]),
        .Q(valid_bits_load_reg_1003[27]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[28]),
        .Q(valid_bits_load_reg_1003[28]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[29]),
        .Q(valid_bits_load_reg_1003[29]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[30]),
        .Q(valid_bits_load_reg_1003[30]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[31]),
        .Q(valid_bits_load_reg_1003[31]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[3]),
        .Q(valid_bits_load_reg_1003[3]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[4]),
        .Q(valid_bits_load_reg_1003[4]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[5]),
        .Q(valid_bits_load_reg_1003[5]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[6]),
        .Q(valid_bits_load_reg_1003[6]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[7]),
        .Q(valid_bits_load_reg_1003[7]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[8]),
        .Q(valid_bits_load_reg_1003[8]),
        .R(1'b0));
  FDRE \valid_bits_load_reg_1003_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln277_reg_9710),
        .D(sel0[9]),
        .Q(valid_bits_load_reg_1003[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1
   (D,
    Q,
    \dout_array_reg[0][0]_0 ,
    \dout_array_reg[0][0]_1 ,
    E,
    ap_clk);
  output [7:0]D;
  input [31:0]Q;
  input [5:0]\dout_array_reg[0][0]_0 ;
  input \dout_array_reg[0][0]_1 ;
  input [0:0]E;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire [2:0]\din1_cast_array_reg[0]_0 ;
  wire \dout_array[0][0]_i_1_n_0 ;
  wire \dout_array[0][0]_i_2_n_0 ;
  wire \dout_array[0][10]_i_1_n_0 ;
  wire \dout_array[0][11]_i_1_n_0 ;
  wire \dout_array[0][12]_i_1_n_0 ;
  wire \dout_array[0][13]_i_1_n_0 ;
  wire \dout_array[0][14]_i_1_n_0 ;
  wire \dout_array[0][1]_i_1_n_0 ;
  wire \dout_array[0][1]_i_2_n_0 ;
  wire \dout_array[0][2]_i_1_n_0 ;
  wire \dout_array[0][2]_i_2_n_0 ;
  wire \dout_array[0][3]_i_1_n_0 ;
  wire \dout_array[0][3]_i_2_n_0 ;
  wire \dout_array[0][4]_i_1_n_0 ;
  wire \dout_array[0][4]_i_2_n_0 ;
  wire \dout_array[0][5]_i_1_n_0 ;
  wire \dout_array[0][5]_i_2_n_0 ;
  wire \dout_array[0][6]_i_1_n_0 ;
  wire \dout_array[0][6]_i_2_n_0 ;
  wire \dout_array[0][7]_i_1_n_0 ;
  wire \dout_array[0][7]_i_2_n_0 ;
  wire \dout_array[0][8]_i_1_n_0 ;
  wire \dout_array[0][9]_i_1_n_0 ;
  wire [5:0]\dout_array_reg[0][0]_0 ;
  wire \dout_array_reg[0][0]_1 ;
  wire [14:0]\dout_array_reg[0]_1 ;
  wire \lshr_ln674_reg_1118[0]_i_2_n_0 ;
  wire \lshr_ln674_reg_1118[1]_i_2_n_0 ;
  wire \lshr_ln674_reg_1118[2]_i_2_n_0 ;
  wire \lshr_ln674_reg_1118[3]_i_2_n_0 ;
  wire \lshr_ln674_reg_1118[4]_i_2_n_0 ;
  wire \lshr_ln674_reg_1118[5]_i_2_n_0 ;
  wire \lshr_ln674_reg_1118[6]_i_2_n_0 ;
  wire \lshr_ln674_reg_1118[7]_i_2_n_0 ;
  wire \lshr_ln674_reg_1118[7]_i_3_n_0 ;

  FDRE \din1_cast_array_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array_reg[0][0]_0 [0]),
        .Q(\din1_cast_array_reg[0]_0 [0]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \din1_cast_array_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array_reg[0][0]_0 [1]),
        .Q(\din1_cast_array_reg[0]_0 [1]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \din1_cast_array_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array_reg[0][0]_0 [2]),
        .Q(\din1_cast_array_reg[0]_0 [2]),
        .R(\dout_array_reg[0][0]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][0]_i_1 
       (.I0(Q[0]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[16]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][0]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][0]_i_2 
       (.I0(Q[24]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[8]),
        .O(\dout_array[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][10]_i_1 
       (.I0(Q[10]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[26]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[18]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][11]_i_1 
       (.I0(Q[11]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[27]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[19]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][12]_i_1 
       (.I0(Q[12]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[28]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[20]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][13]_i_1 
       (.I0(Q[13]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[29]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[21]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][14]_i_1 
       (.I0(Q[14]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[30]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[22]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][1]_i_1 
       (.I0(Q[1]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[17]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][1]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][1]_i_2 
       (.I0(Q[25]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[9]),
        .O(\dout_array[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][2]_i_1 
       (.I0(Q[2]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[18]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][2]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][2]_i_2 
       (.I0(Q[26]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[10]),
        .O(\dout_array[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][3]_i_1 
       (.I0(Q[3]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[19]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][3]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][3]_i_2 
       (.I0(Q[27]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[11]),
        .O(\dout_array[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][4]_i_1 
       (.I0(Q[4]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[20]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][4]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][4]_i_2 
       (.I0(Q[28]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[12]),
        .O(\dout_array[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][5]_i_1 
       (.I0(Q[5]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[21]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][5]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][5]_i_2 
       (.I0(Q[29]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[13]),
        .O(\dout_array[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][6]_i_1 
       (.I0(Q[6]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[22]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][6]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][6]_i_2 
       (.I0(Q[30]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[14]),
        .O(\dout_array[0][6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][7]_i_1 
       (.I0(\dout_array[0][7]_i_2_n_0 ),
        .I1(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][7]_i_2 
       (.I0(Q[31]),
        .I1(Q[15]),
        .I2(\dout_array_reg[0][0]_0 [3]),
        .I3(Q[23]),
        .I4(\dout_array_reg[0][0]_0 [4]),
        .I5(Q[7]),
        .O(\dout_array[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][8]_i_1 
       (.I0(Q[8]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[24]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[16]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][9]_i_1 
       (.I0(Q[9]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[25]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[17]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][9]_i_1_n_0 ));
  FDRE \dout_array_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][0]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [0]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][10]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [10]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][11]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [11]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][12]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [12]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][13]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [13]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][14]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [14]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][1]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [1]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][2]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [2]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][3]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [3]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][4]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [4]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][5]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [5]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][6]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [6]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][7]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [7]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][8]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [8]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][9]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_1 [9]),
        .R(\dout_array_reg[0][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_1118[0]_i_1 
       (.I0(\lshr_ln674_reg_1118[1]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_0 [0]),
        .I2(\lshr_ln674_reg_1118[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1118[0]_i_2 
       (.I0(\dout_array_reg[0]_1 [6]),
        .I1(\dout_array_reg[0]_1 [2]),
        .I2(\din1_cast_array_reg[0]_0 [1]),
        .I3(\dout_array_reg[0]_1 [4]),
        .I4(\din1_cast_array_reg[0]_0 [2]),
        .I5(\dout_array_reg[0]_1 [0]),
        .O(\lshr_ln674_reg_1118[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_1118[1]_i_1 
       (.I0(\lshr_ln674_reg_1118[2]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_0 [0]),
        .I2(\lshr_ln674_reg_1118[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1118[1]_i_2 
       (.I0(\dout_array_reg[0]_1 [7]),
        .I1(\dout_array_reg[0]_1 [3]),
        .I2(\din1_cast_array_reg[0]_0 [1]),
        .I3(\dout_array_reg[0]_1 [5]),
        .I4(\din1_cast_array_reg[0]_0 [2]),
        .I5(\dout_array_reg[0]_1 [1]),
        .O(\lshr_ln674_reg_1118[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_1118[2]_i_1 
       (.I0(\lshr_ln674_reg_1118[3]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_0 [0]),
        .I2(\lshr_ln674_reg_1118[2]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1118[2]_i_2 
       (.I0(\dout_array_reg[0]_1 [8]),
        .I1(\dout_array_reg[0]_1 [4]),
        .I2(\din1_cast_array_reg[0]_0 [1]),
        .I3(\dout_array_reg[0]_1 [6]),
        .I4(\din1_cast_array_reg[0]_0 [2]),
        .I5(\dout_array_reg[0]_1 [2]),
        .O(\lshr_ln674_reg_1118[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_1118[3]_i_1 
       (.I0(\lshr_ln674_reg_1118[4]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_0 [0]),
        .I2(\lshr_ln674_reg_1118[3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1118[3]_i_2 
       (.I0(\dout_array_reg[0]_1 [9]),
        .I1(\dout_array_reg[0]_1 [5]),
        .I2(\din1_cast_array_reg[0]_0 [1]),
        .I3(\dout_array_reg[0]_1 [7]),
        .I4(\din1_cast_array_reg[0]_0 [2]),
        .I5(\dout_array_reg[0]_1 [3]),
        .O(\lshr_ln674_reg_1118[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_1118[4]_i_1 
       (.I0(\lshr_ln674_reg_1118[5]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_0 [0]),
        .I2(\lshr_ln674_reg_1118[4]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1118[4]_i_2 
       (.I0(\dout_array_reg[0]_1 [10]),
        .I1(\dout_array_reg[0]_1 [6]),
        .I2(\din1_cast_array_reg[0]_0 [1]),
        .I3(\dout_array_reg[0]_1 [8]),
        .I4(\din1_cast_array_reg[0]_0 [2]),
        .I5(\dout_array_reg[0]_1 [4]),
        .O(\lshr_ln674_reg_1118[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_1118[5]_i_1 
       (.I0(\lshr_ln674_reg_1118[6]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_0 [0]),
        .I2(\lshr_ln674_reg_1118[5]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1118[5]_i_2 
       (.I0(\dout_array_reg[0]_1 [11]),
        .I1(\dout_array_reg[0]_1 [7]),
        .I2(\din1_cast_array_reg[0]_0 [1]),
        .I3(\dout_array_reg[0]_1 [9]),
        .I4(\din1_cast_array_reg[0]_0 [2]),
        .I5(\dout_array_reg[0]_1 [5]),
        .O(\lshr_ln674_reg_1118[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_1118[6]_i_1 
       (.I0(\lshr_ln674_reg_1118[7]_i_3_n_0 ),
        .I1(\din1_cast_array_reg[0]_0 [0]),
        .I2(\lshr_ln674_reg_1118[6]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1118[6]_i_2 
       (.I0(\dout_array_reg[0]_1 [12]),
        .I1(\dout_array_reg[0]_1 [8]),
        .I2(\din1_cast_array_reg[0]_0 [1]),
        .I3(\dout_array_reg[0]_1 [10]),
        .I4(\din1_cast_array_reg[0]_0 [2]),
        .I5(\dout_array_reg[0]_1 [6]),
        .O(\lshr_ln674_reg_1118[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_1118[7]_i_1 
       (.I0(\lshr_ln674_reg_1118[7]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_0 [0]),
        .I2(\lshr_ln674_reg_1118[7]_i_3_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1118[7]_i_2 
       (.I0(\dout_array_reg[0]_1 [14]),
        .I1(\dout_array_reg[0]_1 [10]),
        .I2(\din1_cast_array_reg[0]_0 [1]),
        .I3(\dout_array_reg[0]_1 [12]),
        .I4(\din1_cast_array_reg[0]_0 [2]),
        .I5(\dout_array_reg[0]_1 [8]),
        .O(\lshr_ln674_reg_1118[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_1118[7]_i_3 
       (.I0(\dout_array_reg[0]_1 [13]),
        .I1(\dout_array_reg[0]_1 [9]),
        .I2(\din1_cast_array_reg[0]_0 [1]),
        .I3(\dout_array_reg[0]_1 [11]),
        .I4(\din1_cast_array_reg[0]_0 [2]),
        .I5(\dout_array_reg[0]_1 [7]),
        .O(\lshr_ln674_reg_1118[7]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_lshr_32ns_6ns_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1_21
   (E,
    ap_block_pp0_stage0_11001__0,
    D,
    Q,
    \dout_array_reg[0][0]_0 ,
    \din1_cast_array_reg[0][2]_0 ,
    in_mat_data_full_n,
    \din1_cast_array_reg[0][2]_1 ,
    icmp_ln251_reg_922_pp0_iter6_reg,
    p_25_in,
    ap_enable_reg_pp0_iter2,
    strm_empty_n,
    \dout_array_reg[0][0]_1 ,
    ap_clk);
  output [0:0]E;
  output ap_block_pp0_stage0_11001__0;
  output [7:0]D;
  input [31:0]Q;
  input [5:0]\dout_array_reg[0][0]_0 ;
  input [0:0]\din1_cast_array_reg[0][2]_0 ;
  input in_mat_data_full_n;
  input \din1_cast_array_reg[0][2]_1 ;
  input icmp_ln251_reg_922_pp0_iter6_reg;
  input p_25_in;
  input ap_enable_reg_pp0_iter2;
  input strm_empty_n;
  input \dout_array_reg[0][0]_1 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [0:0]\din1_cast_array_reg[0][2]_0 ;
  wire \din1_cast_array_reg[0][2]_1 ;
  wire [2:0]\din1_cast_array_reg[0]_2 ;
  wire \dout_array[0][0]_i_1__0_n_0 ;
  wire \dout_array[0][0]_i_2_n_0 ;
  wire \dout_array[0][10]_i_1__0_n_0 ;
  wire \dout_array[0][11]_i_1__0_n_0 ;
  wire \dout_array[0][12]_i_1__0_n_0 ;
  wire \dout_array[0][13]_i_1__0_n_0 ;
  wire \dout_array[0][14]_i_1__0_n_0 ;
  wire \dout_array[0][1]_i_1__0_n_0 ;
  wire \dout_array[0][1]_i_2_n_0 ;
  wire \dout_array[0][2]_i_1__0_n_0 ;
  wire \dout_array[0][2]_i_2_n_0 ;
  wire \dout_array[0][3]_i_1__0_n_0 ;
  wire \dout_array[0][3]_i_2_n_0 ;
  wire \dout_array[0][4]_i_1__0_n_0 ;
  wire \dout_array[0][4]_i_2_n_0 ;
  wire \dout_array[0][5]_i_1__0_n_0 ;
  wire \dout_array[0][5]_i_2_n_0 ;
  wire \dout_array[0][6]_i_1__0_n_0 ;
  wire \dout_array[0][6]_i_2_n_0 ;
  wire \dout_array[0][7]_i_1__0_n_0 ;
  wire \dout_array[0][7]_i_2_n_0 ;
  wire \dout_array[0][8]_i_1__0_n_0 ;
  wire \dout_array[0][9]_i_1__0_n_0 ;
  wire [5:0]\dout_array_reg[0][0]_0 ;
  wire \dout_array_reg[0][0]_1 ;
  wire [14:0]\dout_array_reg[0]_3 ;
  wire icmp_ln251_reg_922_pp0_iter6_reg;
  wire in_mat_data_full_n;
  wire \lshr_ln674_4_reg_1128[0]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1128[1]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1128[2]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1128[3]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1128[4]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1128[5]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1128[6]_i_2_n_0 ;
  wire \lshr_ln674_4_reg_1128[7]_i_3_n_0 ;
  wire \lshr_ln674_4_reg_1128[7]_i_4_n_0 ;
  wire p_25_in;
  wire strm_empty_n;

  LUT2 #(
    .INIT(4'h2)) 
    \din1_cast_array[0][2]_i_1 
       (.I0(\din1_cast_array_reg[0][2]_0 ),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(E));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \din1_cast_array[0][2]_i_2 
       (.I0(in_mat_data_full_n),
        .I1(\din1_cast_array_reg[0][2]_1 ),
        .I2(icmp_ln251_reg_922_pp0_iter6_reg),
        .I3(p_25_in),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(strm_empty_n),
        .O(ap_block_pp0_stage0_11001__0));
  FDRE \din1_cast_array_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array_reg[0][0]_0 [0]),
        .Q(\din1_cast_array_reg[0]_2 [0]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \din1_cast_array_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array_reg[0][0]_0 [1]),
        .Q(\din1_cast_array_reg[0]_2 [1]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \din1_cast_array_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array_reg[0][0]_0 [2]),
        .Q(\din1_cast_array_reg[0]_2 [2]),
        .R(\dout_array_reg[0][0]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][0]_i_1__0 
       (.I0(Q[0]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[16]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][0]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][0]_i_2 
       (.I0(Q[24]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[8]),
        .O(\dout_array[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][10]_i_1__0 
       (.I0(Q[10]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[26]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[18]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][11]_i_1__0 
       (.I0(Q[11]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[27]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[19]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][12]_i_1__0 
       (.I0(Q[12]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[28]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[20]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][13]_i_1__0 
       (.I0(Q[13]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[29]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[21]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][14]_i_1__0 
       (.I0(Q[14]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[30]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[22]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][1]_i_1__0 
       (.I0(Q[1]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[17]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][1]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][1]_i_2 
       (.I0(Q[25]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[9]),
        .O(\dout_array[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][2]_i_1__0 
       (.I0(Q[2]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[18]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][2]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][2]_i_2 
       (.I0(Q[26]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[10]),
        .O(\dout_array[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][3]_i_1__0 
       (.I0(Q[3]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[19]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][3]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][3]_i_2 
       (.I0(Q[27]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[11]),
        .O(\dout_array[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][4]_i_1__0 
       (.I0(Q[4]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[20]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][4]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][4]_i_2 
       (.I0(Q[28]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[12]),
        .O(\dout_array[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][5]_i_1__0 
       (.I0(Q[5]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[21]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][5]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][5]_i_2 
       (.I0(Q[29]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[13]),
        .O(\dout_array[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][6]_i_1__0 
       (.I0(Q[6]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[22]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][6]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][6]_i_2 
       (.I0(Q[30]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[14]),
        .O(\dout_array[0][6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][7]_i_1__0 
       (.I0(\dout_array[0][7]_i_2_n_0 ),
        .I1(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][7]_i_2 
       (.I0(Q[31]),
        .I1(Q[15]),
        .I2(\dout_array_reg[0][0]_0 [3]),
        .I3(Q[23]),
        .I4(\dout_array_reg[0][0]_0 [4]),
        .I5(Q[7]),
        .O(\dout_array[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][8]_i_1__0 
       (.I0(Q[8]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[24]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[16]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][9]_i_1__0 
       (.I0(Q[9]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[25]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[17]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][9]_i_1__0_n_0 ));
  FDRE \dout_array_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][0]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [0]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][10]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [10]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][11]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [11]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][12]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [12]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][13]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [13]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][14]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [14]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][1]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [1]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][2]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [2]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][3]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [3]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][4]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [4]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][5]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [5]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][6]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [6]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][7]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [7]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][8]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [8]),
        .R(\dout_array_reg[0][0]_1 ));
  FDRE \dout_array_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_array[0][9]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_3 [9]),
        .R(\dout_array_reg[0][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_4_reg_1128[0]_i_1 
       (.I0(\lshr_ln674_4_reg_1128[1]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_4_reg_1128[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1128[0]_i_2 
       (.I0(\dout_array_reg[0]_3 [6]),
        .I1(\dout_array_reg[0]_3 [2]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [4]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [0]),
        .O(\lshr_ln674_4_reg_1128[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_4_reg_1128[1]_i_1 
       (.I0(\lshr_ln674_4_reg_1128[2]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_4_reg_1128[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1128[1]_i_2 
       (.I0(\dout_array_reg[0]_3 [7]),
        .I1(\dout_array_reg[0]_3 [3]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [5]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [1]),
        .O(\lshr_ln674_4_reg_1128[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_4_reg_1128[2]_i_1 
       (.I0(\lshr_ln674_4_reg_1128[3]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_4_reg_1128[2]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1128[2]_i_2 
       (.I0(\dout_array_reg[0]_3 [8]),
        .I1(\dout_array_reg[0]_3 [4]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [6]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [2]),
        .O(\lshr_ln674_4_reg_1128[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_4_reg_1128[3]_i_1 
       (.I0(\lshr_ln674_4_reg_1128[4]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_4_reg_1128[3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1128[3]_i_2 
       (.I0(\dout_array_reg[0]_3 [9]),
        .I1(\dout_array_reg[0]_3 [5]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [7]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [3]),
        .O(\lshr_ln674_4_reg_1128[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_4_reg_1128[4]_i_1 
       (.I0(\lshr_ln674_4_reg_1128[5]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_4_reg_1128[4]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1128[4]_i_2 
       (.I0(\dout_array_reg[0]_3 [10]),
        .I1(\dout_array_reg[0]_3 [6]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [8]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [4]),
        .O(\lshr_ln674_4_reg_1128[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_4_reg_1128[5]_i_1 
       (.I0(\lshr_ln674_4_reg_1128[6]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_4_reg_1128[5]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1128[5]_i_2 
       (.I0(\dout_array_reg[0]_3 [11]),
        .I1(\dout_array_reg[0]_3 [7]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [9]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [5]),
        .O(\lshr_ln674_4_reg_1128[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_4_reg_1128[6]_i_1 
       (.I0(\lshr_ln674_4_reg_1128[7]_i_4_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_4_reg_1128[6]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1128[6]_i_2 
       (.I0(\dout_array_reg[0]_3 [12]),
        .I1(\dout_array_reg[0]_3 [8]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [10]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [6]),
        .O(\lshr_ln674_4_reg_1128[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_4_reg_1128[7]_i_2 
       (.I0(\lshr_ln674_4_reg_1128[7]_i_3_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_4_reg_1128[7]_i_4_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1128[7]_i_3 
       (.I0(\dout_array_reg[0]_3 [14]),
        .I1(\dout_array_reg[0]_3 [10]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [12]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [8]),
        .O(\lshr_ln674_4_reg_1128[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_4_reg_1128[7]_i_4 
       (.I0(\dout_array_reg[0]_3 [13]),
        .I1(\dout_array_reg[0]_3 [9]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [11]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [7]),
        .O(\lshr_ln674_4_reg_1128[7]_i_4_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1
   (D,
    ap_clk,
    Q,
    buff1_reg,
    out,
    buff2_reg,
    \a_reg0_reg[28] );
  output [28:0]D;
  input ap_clk;
  input [0:0]Q;
  input [16:0]buff1_reg;
  input [16:0]out;
  input [28:0]buff2_reg;
  input [11:0]\a_reg0_reg[28] ;

  wire [28:0]D;
  wire [0:0]Q;
  wire [11:0]\a_reg0_reg[28] ;
  wire ap_clk;
  wire [16:0]buff1_reg;
  wire [28:0]buff2_reg;
  wire [16:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0 threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .\a_reg0_reg[28]_0 (\a_reg0_reg[28] ),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .out(out));
endmodule

(* ORIG_REF_NAME = "threshold_accel_mul_29s_29s_29_7_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_26
   (D,
    internal_empty_n_reg,
    ap_clk,
    \b_reg0_reg[16] ,
    A,
    B,
    Q,
    rows_cast_loc_channel_empty_n,
    cols_cast_loc_channel_empty_n,
    \a_reg0_reg[28] );
  output [28:0]D;
  output [0:0]internal_empty_n_reg;
  input ap_clk;
  input [16:0]\b_reg0_reg[16] ;
  input [16:0]A;
  input [11:0]B;
  input [4:0]Q;
  input rows_cast_loc_channel_empty_n;
  input cols_cast_loc_channel_empty_n;
  input [11:0]\a_reg0_reg[28] ;

  wire [16:0]A;
  wire [11:0]B;
  wire [28:0]D;
  wire [4:0]Q;
  wire [11:0]\a_reg0_reg[28] ;
  wire ap_clk;
  wire [16:0]\b_reg0_reg[16] ;
  wire cols_cast_loc_channel_empty_n;
  wire [0:0]internal_empty_n_reg;
  wire rows_cast_loc_channel_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_27 threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .\a_reg0_reg[28]_0 (\a_reg0_reg[28] ),
        .ap_clk(ap_clk),
        .\b_reg0_reg[16]_0 (\b_reg0_reg[16] ),
        .cols_cast_loc_channel_empty_n(cols_cast_loc_channel_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .rows_cast_loc_channel_empty_n(rows_cast_loc_channel_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0
   (D,
    ap_clk,
    Q,
    buff1_reg_0,
    out,
    buff2_reg_0,
    \a_reg0_reg[28]_0 );
  output [28:0]D;
  input ap_clk;
  input [0:0]Q;
  input [16:0]buff1_reg_0;
  input [16:0]out;
  input [28:0]buff2_reg_0;
  input [11:0]\a_reg0_reg[28]_0 ;

  wire [28:0]D;
  wire [0:0]Q;
  wire [28:17]a_reg0;
  wire [11:0]\a_reg0_reg[28]_0 ;
  wire ap_clk;
  wire [16:0]b_reg0;
  wire [16:0]buff1_reg_0;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_24;
  wire buff1_reg_n_25;
  wire buff1_reg_n_26;
  wire buff1_reg_n_27;
  wire buff1_reg_n_28;
  wire buff1_reg_n_29;
  wire buff1_reg_n_30;
  wire buff1_reg_n_31;
  wire buff1_reg_n_32;
  wire buff1_reg_n_33;
  wire buff1_reg_n_34;
  wire buff1_reg_n_35;
  wire buff1_reg_n_36;
  wire buff1_reg_n_37;
  wire buff1_reg_n_38;
  wire buff1_reg_n_39;
  wire buff1_reg_n_40;
  wire buff1_reg_n_41;
  wire buff1_reg_n_42;
  wire buff1_reg_n_43;
  wire buff1_reg_n_44;
  wire buff1_reg_n_45;
  wire buff1_reg_n_46;
  wire buff1_reg_n_47;
  wire buff1_reg_n_48;
  wire buff1_reg_n_49;
  wire buff1_reg_n_50;
  wire buff1_reg_n_51;
  wire buff1_reg_n_52;
  wire buff1_reg_n_53;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [28:0]buff2_reg_0;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire [16:0]out;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_buff3_reg_P_UNCONNECTED;
  wire [47:0]NLW_buff3_reg_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [0]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [1]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [2]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [3]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [4]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [5]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [6]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [7]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [8]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [9]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [10]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[28]_0 [11]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[0]),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[10]),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[11]),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[12]),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[13]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[14]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[15]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[16]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[1]),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[2]),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[3]),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[4]),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[5]),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[6]),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[7]),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[8]),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[9]),
        .Q(b_reg0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27,buff1_reg_n_28,buff1_reg_n_29,buff1_reg_n_30,buff1_reg_n_31,buff1_reg_n_32,buff1_reg_n_33,buff1_reg_n_34,buff1_reg_n_35,buff1_reg_n_36,buff1_reg_n_37,buff1_reg_n_38,buff1_reg_n_39,buff1_reg_n_40,buff1_reg_n_41,buff1_reg_n_42,buff1_reg_n_43,buff1_reg_n_44,buff1_reg_n_45,buff1_reg_n_46,buff1_reg_n_47,buff1_reg_n_48,buff1_reg_n_49,buff1_reg_n_50,buff1_reg_n_51,buff1_reg_n_52,buff1_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff1_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27,buff1_reg_n_28,buff1_reg_n_29,buff1_reg_n_30,buff1_reg_n_31,buff1_reg_n_32,buff1_reg_n_33,buff1_reg_n_34,buff1_reg_n_35,buff1_reg_n_36,buff1_reg_n_37,buff1_reg_n_38,buff1_reg_n_39,buff1_reg_n_40,buff1_reg_n_41,buff1_reg_n_42,buff1_reg_n_43,buff1_reg_n_44,buff1_reg_n_45,buff1_reg_n_46,buff1_reg_n_47,buff1_reg_n_48,buff1_reg_n_49,buff1_reg_n_50,buff1_reg_n_51,buff1_reg_n_52,buff1_reg_n_53}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[28],buff2_reg_0[28],buff2_reg_0[28],buff2_reg_0[28],buff2_reg_0[28],buff2_reg_0[28],buff2_reg_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[28],a_reg0[28],a_reg0[28],a_reg0[28],a_reg0[28],a_reg0[28],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_buff3_reg_P_UNCONNECTED[47:12],buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT(NLW_buff3_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_mul_29s_29s_29_7_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_27
   (D,
    internal_empty_n_reg,
    ap_clk,
    \b_reg0_reg[16]_0 ,
    A,
    B,
    Q,
    rows_cast_loc_channel_empty_n,
    cols_cast_loc_channel_empty_n,
    \a_reg0_reg[28]_0 );
  output [28:0]D;
  output [0:0]internal_empty_n_reg;
  input ap_clk;
  input [16:0]\b_reg0_reg[16]_0 ;
  input [16:0]A;
  input [11:0]B;
  input [4:0]Q;
  input rows_cast_loc_channel_empty_n;
  input cols_cast_loc_channel_empty_n;
  input [11:0]\a_reg0_reg[28]_0 ;

  wire [16:0]A;
  wire [11:0]B;
  wire [28:0]D;
  wire [4:0]Q;
  wire [28:17]a_reg0;
  wire [11:0]\a_reg0_reg[28]_0 ;
  wire ap_clk;
  wire [16:0]b_reg0;
  wire [16:0]\b_reg0_reg[16]_0 ;
  wire buff1_reg_i_1_n_0;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire cols_cast_loc_channel_empty_n;
  wire [0:0]internal_empty_n_reg;
  wire rows_cast_loc_channel_empty_n;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_buff3_reg_P_UNCONNECTED;
  wire [47:0]NLW_buff3_reg_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [0]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [1]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [2]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [3]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [4]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [5]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [6]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [7]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [8]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [9]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [10]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\a_reg0_reg[28]_0 [11]),
        .Q(a_reg0[28]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF70)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(rows_cast_loc_channel_empty_n),
        .I1(cols_cast_loc_channel_empty_n),
        .I2(Q[0]),
        .I3(Q[4]),
        .O(internal_empty_n_reg));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [0]),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [10]),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [11]),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [12]),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [13]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [14]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [15]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [16]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [1]),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [2]),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [3]),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [4]),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [5]),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [6]),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [7]),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [8]),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(\b_reg0_reg[16]_0 [9]),
        .Q(b_reg0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\b_reg0_reg[16]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff1_reg_i_1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(buff1_reg_i_1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff1_reg_i_1_n_0),
        .CEP(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0001)) 
    buff1_reg_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(internal_empty_n_reg),
        .O(buff1_reg_i_1_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff1_reg_i_1_n_0),
        .CEA2(buff1_reg_i_1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_i_1_n_0),
        .CEB2(buff1_reg_i_1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff1_reg_i_1_n_0),
        .CEP(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[28],a_reg0[28],a_reg0[28],a_reg0[28],a_reg0[28],a_reg0[28],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff1_reg_i_1_n_0),
        .CEA2(buff1_reg_i_1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_i_1_n_0),
        .CEB2(buff1_reg_i_1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff1_reg_i_1_n_0),
        .CEP(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_buff3_reg_P_UNCONNECTED[47:12],buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT(NLW_buff3_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(buff1_reg_i_1_n_0),
        .D(buff3_reg_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg_i_1_n_0),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1
   (D,
    ap_clk,
    Q,
    cols_loc_channel_dout,
    srcMat_1_c_dout,
    \a_reg0_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [31:0]cols_loc_channel_dout;
  input [16:0]srcMat_1_c_dout;
  input [14:0]\a_reg0_reg[31] ;

  wire [31:0]D;
  wire [0:0]Q;
  wire [14:0]\a_reg0_reg[31] ;
  wire ap_clk;
  wire [31:0]cols_loc_channel_dout;
  wire [16:0]srcMat_1_c_dout;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1 threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U
       (.D(D),
        .Q(Q),
        .\a_reg0_reg[31]_0 (\a_reg0_reg[31] ),
        .ap_clk(ap_clk),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .srcMat_1_c_dout(srcMat_1_c_dout));
endmodule

(* ORIG_REF_NAME = "threshold_accel_mul_32s_32s_32_7_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_22
   (D,
    ap_clk,
    Q,
    out,
    buff1_reg,
    B,
    cols_loc_read_reg_845,
    \a_reg0_reg[31] );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [16:0]out;
  input [16:0]buff1_reg;
  input [14:0]B;
  input [16:0]cols_loc_read_reg_845;
  input [14:0]\a_reg0_reg[31] ;

  wire [14:0]B;
  wire [31:0]D;
  wire [0:0]Q;
  wire [14:0]\a_reg0_reg[31] ;
  wire ap_clk;
  wire [16:0]buff1_reg;
  wire [16:0]cols_loc_read_reg_845;
  wire [16:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_23 threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U
       (.B(B),
        .D(D),
        .Q(Q),
        .\a_reg0_reg[31]_0 (\a_reg0_reg[31] ),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .cols_loc_read_reg_845(cols_loc_read_reg_845),
        .out(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1
   (D,
    ap_clk,
    Q,
    cols_loc_channel_dout,
    srcMat_1_c_dout,
    \a_reg0_reg[31]_0 );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [31:0]cols_loc_channel_dout;
  input [16:0]srcMat_1_c_dout;
  input [14:0]\a_reg0_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]Q;
  wire [31:17]a_reg0;
  wire [14:0]\a_reg0_reg[31]_0 ;
  wire ap_clk;
  wire [16:0]b_reg0;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_24;
  wire buff1_reg_n_25;
  wire buff1_reg_n_26;
  wire buff1_reg_n_27;
  wire buff1_reg_n_28;
  wire buff1_reg_n_29;
  wire buff1_reg_n_30;
  wire buff1_reg_n_31;
  wire buff1_reg_n_32;
  wire buff1_reg_n_33;
  wire buff1_reg_n_34;
  wire buff1_reg_n_35;
  wire buff1_reg_n_36;
  wire buff1_reg_n_37;
  wire buff1_reg_n_38;
  wire buff1_reg_n_39;
  wire buff1_reg_n_40;
  wire buff1_reg_n_41;
  wire buff1_reg_n_42;
  wire buff1_reg_n_43;
  wire buff1_reg_n_44;
  wire buff1_reg_n_45;
  wire buff1_reg_n_46;
  wire buff1_reg_n_47;
  wire buff1_reg_n_48;
  wire buff1_reg_n_49;
  wire buff1_reg_n_50;
  wire buff1_reg_n_51;
  wire buff1_reg_n_52;
  wire buff1_reg_n_53;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_62;
  wire buff3_reg_n_63;
  wire buff3_reg_n_64;
  wire buff3_reg_n_65;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire [31:0]cols_loc_channel_dout;
  wire [16:0]srcMat_1_c_dout;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [0]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [1]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [2]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [3]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [4]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [5]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [6]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [7]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [8]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [9]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [10]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [11]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [12]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [13]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [14]),
        .Q(a_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[0]),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[10]),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[11]),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[12]),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[13]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[14]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[15]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[16]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[1]),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[2]),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[3]),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[4]),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[5]),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[6]),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[7]),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[8]),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_channel_dout[9]),
        .Q(b_reg0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,srcMat_1_c_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27,buff1_reg_n_28,buff1_reg_n_29,buff1_reg_n_30,buff1_reg_n_31,buff1_reg_n_32,buff1_reg_n_33,buff1_reg_n_34,buff1_reg_n_35,buff1_reg_n_36,buff1_reg_n_37,buff1_reg_n_38,buff1_reg_n_39,buff1_reg_n_40,buff1_reg_n_41,buff1_reg_n_42,buff1_reg_n_43,buff1_reg_n_44,buff1_reg_n_45,buff1_reg_n_46,buff1_reg_n_47,buff1_reg_n_48,buff1_reg_n_49,buff1_reg_n_50,buff1_reg_n_51,buff1_reg_n_52,buff1_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,cols_loc_channel_dout[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27,buff1_reg_n_28,buff1_reg_n_29,buff1_reg_n_30,buff1_reg_n_31,buff1_reg_n_32,buff1_reg_n_33,buff1_reg_n_34,buff1_reg_n_35,buff1_reg_n_36,buff1_reg_n_37,buff1_reg_n_38,buff1_reg_n_39,buff1_reg_n_40,buff1_reg_n_41,buff1_reg_n_42,buff1_reg_n_43,buff1_reg_n_44,buff1_reg_n_45,buff1_reg_n_46,buff1_reg_n_47,buff1_reg_n_48,buff1_reg_n_49,buff1_reg_n_50,buff1_reg_n_51,buff1_reg_n_52,buff1_reg_n_53}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cols_loc_channel_dout[31],cols_loc_channel_dout[31],cols_loc_channel_dout[31],cols_loc_channel_dout[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61,buff3_reg_n_62,buff3_reg_n_63,buff3_reg_n_64,buff3_reg_n_65,buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT(NLW_buff3_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_mul_32s_32s_32_7_1_Multiplier_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_23
   (D,
    ap_clk,
    Q,
    out,
    buff1_reg_0,
    B,
    cols_loc_read_reg_845,
    \a_reg0_reg[31]_0 );
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [16:0]out;
  input [16:0]buff1_reg_0;
  input [14:0]B;
  input [16:0]cols_loc_read_reg_845;
  input [14:0]\a_reg0_reg[31]_0 ;

  wire [14:0]B;
  wire [31:0]D;
  wire [0:0]Q;
  wire [31:17]a_reg0;
  wire [14:0]\a_reg0_reg[31]_0 ;
  wire ap_clk;
  wire [16:0]b_reg0;
  wire [16:0]buff1_reg_0;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_24;
  wire buff1_reg_n_25;
  wire buff1_reg_n_26;
  wire buff1_reg_n_27;
  wire buff1_reg_n_28;
  wire buff1_reg_n_29;
  wire buff1_reg_n_30;
  wire buff1_reg_n_31;
  wire buff1_reg_n_32;
  wire buff1_reg_n_33;
  wire buff1_reg_n_34;
  wire buff1_reg_n_35;
  wire buff1_reg_n_36;
  wire buff1_reg_n_37;
  wire buff1_reg_n_38;
  wire buff1_reg_n_39;
  wire buff1_reg_n_40;
  wire buff1_reg_n_41;
  wire buff1_reg_n_42;
  wire buff1_reg_n_43;
  wire buff1_reg_n_44;
  wire buff1_reg_n_45;
  wire buff1_reg_n_46;
  wire buff1_reg_n_47;
  wire buff1_reg_n_48;
  wire buff1_reg_n_49;
  wire buff1_reg_n_50;
  wire buff1_reg_n_51;
  wire buff1_reg_n_52;
  wire buff1_reg_n_53;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_62;
  wire buff3_reg_n_63;
  wire buff3_reg_n_64;
  wire buff3_reg_n_65;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire [16:0]cols_loc_read_reg_845;
  wire [16:0]out;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [0]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [1]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [2]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [3]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [4]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [5]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [6]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [7]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [8]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [9]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [10]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [11]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [12]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [13]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [14]),
        .Q(a_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[0]),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[10]),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[11]),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[12]),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[13]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[14]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[15]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[16]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[1]),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[2]),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[3]),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[4]),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[5]),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[6]),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[7]),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[8]),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cols_loc_read_reg_845[9]),
        .Q(b_reg0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27,buff1_reg_n_28,buff1_reg_n_29,buff1_reg_n_30,buff1_reg_n_31,buff1_reg_n_32,buff1_reg_n_33,buff1_reg_n_34,buff1_reg_n_35,buff1_reg_n_36,buff1_reg_n_37,buff1_reg_n_38,buff1_reg_n_39,buff1_reg_n_40,buff1_reg_n_41,buff1_reg_n_42,buff1_reg_n_43,buff1_reg_n_44,buff1_reg_n_45,buff1_reg_n_46,buff1_reg_n_47,buff1_reg_n_48,buff1_reg_n_49,buff1_reg_n_50,buff1_reg_n_51,buff1_reg_n_52,buff1_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27,buff1_reg_n_28,buff1_reg_n_29,buff1_reg_n_30,buff1_reg_n_31,buff1_reg_n_32,buff1_reg_n_33,buff1_reg_n_34,buff1_reg_n_35,buff1_reg_n_36,buff1_reg_n_37,buff1_reg_n_38,buff1_reg_n_39,buff1_reg_n_40,buff1_reg_n_41,buff1_reg_n_42,buff1_reg_n_43,buff1_reg_n_44,buff1_reg_n_45,buff1_reg_n_46,buff1_reg_n_47,buff1_reg_n_48,buff1_reg_n_49,buff1_reg_n_50,buff1_reg_n_51,buff1_reg_n_52,buff1_reg_n_53}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61,buff3_reg_n_62,buff3_reg_n_63,buff3_reg_n_64,buff3_reg_n_65,buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT(NLW_buff3_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both
   (img_out_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    \ap_CS_fsm_reg[2] ,
    D,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    Q,
    img_out_TREADY,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    internal_empty_n_i_2__9,
    ap_rst_n,
    B_V_data_1_sel_wr01_out,
    out_mat_cols_c_empty_n,
    out_mat_rows_c_empty_n,
    \B_V_data_1_payload_A_reg[31]_0 );
  output img_out_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]D;
  output xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  output [31:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input [2:0]Q;
  input img_out_TREADY;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input internal_empty_n_i_2__9;
  input ap_rst_n;
  input B_V_data_1_sel_wr01_out;
  input out_mat_cols_c_empty_n;
  input out_mat_rows_c_empty_n;
  input [31:0]\B_V_data_1_payload_A_reg[31]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [31:0]\B_V_data_1_payload_A_reg[31]_0 ;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire internal_empty_n_i_2__9;
  wire out_mat_cols_c_empty_n;
  wire out_mat_rows_c_empty_n;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAAA2A00)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(img_out_TREADY_int_regslice),
        .I2(img_out_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_sel_wr01_out),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY_int_regslice),
        .I3(B_V_data_1_sel_wr01_out),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(img_out_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h007F007F00FF0000)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(out_mat_cols_c_empty_n),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I2(out_mat_rows_c_empty_n),
        .I3(Q[1]),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \int_isr[0]_i_3 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(img_out_TREADY_int_regslice),
        .O(xfMat2axiStrm_32_0_32_32_1_U0_ap_done));
  LUT6 #(
    .INIT(64'h00000000A2220000)) 
    internal_empty_n_i_3
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(img_out_TREADY),
        .I3(img_out_TREADY_int_regslice),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I5(internal_empty_n_i_2__9),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both_18
   (\B_V_data_1_state_reg[1]_0 ,
    img_inp_TVALID_int_regslice,
    \B_V_data_1_payload_B_reg[31]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    img_inp_TVALID,
    Q,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY,
    img_inp_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output img_inp_TVALID_int_regslice;
  output [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input img_inp_TVALID;
  input [0:0]Q;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY;
  input [31:0]img_inp_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY;
  wire [31:0]img_inp_TDATA;
  wire img_inp_TVALID;
  wire img_inp_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(img_inp_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_inp_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_inp_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1
       (.I0(Q),
        .I1(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .I2(img_inp_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(img_inp_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hA820A8A0A8A0A8A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(img_inp_TVALID_int_regslice),
        .I3(img_inp_TVALID),
        .I4(Q),
        .I5(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF3B3B3B)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(img_inp_TVALID_int_regslice),
        .I2(img_inp_TVALID),
        .I3(Q),
        .I4(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(img_inp_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[31]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din_assign_reg_245[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_Threshold_0_0_32_32_1_U0
   (start_for_Threshold_0_0_32_32_1_U0_full_n,
    Threshold_0_0_32_32_1_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    ap_rst_n,
    Q,
    CO,
    ap_rst_n_inv);
  output start_for_Threshold_0_0_32_32_1_U0_full_n;
  output Threshold_0_0_32_32_1_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input \mOutPtr_reg[2]_1 ;
  input ap_rst_n;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [0:0]Q;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_full_n_i_1__22_n_0;
  wire internal_full_n_i_2__10_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire start_for_Threshold_0_0_32_32_1_U0_full_n;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__22
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_i_2__10_n_0),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(\mOutPtr_reg[2]_1 ),
        .I4(Threshold_0_0_32_32_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(Threshold_0_0_32_32_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__22
       (.I0(ap_rst_n),
        .I1(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .I2(internal_full_n_i_2__10_n_0),
        .I3(mOutPtr[0]),
        .I4(\mOutPtr_reg[2]_1 ),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_i_1__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__10
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .O(internal_full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(Threshold_0_0_32_32_1_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(\mOutPtr_reg[2]_1 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_1 ),
        .I2(Q),
        .I3(CO),
        .I4(Threshold_0_0_32_32_1_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_axiStrm2xfMat_32_0_32_32_1_U0
   (start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_full_n_reg_0,
    ap_clk,
    Q,
    in_mat_cols_c_empty_n,
    in_mat_rows_c_empty_n,
    in_mat_cols_c10_full_n,
    in_mat_rows_c9_full_n,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
    start_for_Threshold_0_0_32_32_1_U0_full_n,
    start_once_reg,
    Block_split1_proc12_U0_ap_start,
    start_once_reg_reg,
    ap_rst_n_inv);
  output start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  output axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output internal_full_n_reg_0;
  input ap_clk;
  input [0:0]Q;
  input in_mat_cols_c_empty_n;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c10_full_n;
  input in_mat_rows_c9_full_n;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  input start_for_Threshold_0_0_32_32_1_U0_full_n;
  input start_once_reg;
  input Block_split1_proc12_U0_ap_start;
  input start_once_reg_reg;
  input ap_rst_n_inv;

  wire Block_split1_proc12_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_ready;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire in_mat_cols_c10_full_n;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_empty_n;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__19_n_0;
  wire internal_full_n_i_2__5_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Threshold_0_0_32_32_1_U0_full_n;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__19_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__7
       (.I0(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I1(Q),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(in_mat_cols_c10_full_n),
        .I5(in_mat_rows_c9_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__8
       (.I0(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I1(Q),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(in_mat_rows_c9_full_n),
        .I5(in_mat_cols_c10_full_n),
        .O(internal_empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(internal_full_n_i_2__5_n_0),
        .O(internal_full_n_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__5
       (.I0(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I1(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .O(internal_full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I1(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(axiStrm2xfMat_32_0_32_32_1_U0_ap_ready),
        .I3(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF80FF000000FF00)) 
    start_once_reg_i_1__1
       (.I0(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .I1(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I2(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .I3(start_once_reg),
        .I4(Block_split1_proc12_U0_ap_start),
        .I5(start_once_reg_reg),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0
   (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n,
    hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start,
    internal_empty_n_reg_0,
    shiftReg_ce,
    \srcMat_cols_read_reg_77_reg[31] ,
    E,
    internal_empty_n_reg_1,
    ap_done_reg_reg,
    internal_empty_n_reg_2,
    \ap_CS_fsm_reg[1] ,
    ap_clk,
    srcMat_2_c_empty_n,
    Q,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    srcMat_1_c_empty_n,
    \mOutPtr_reg[2]_0 ,
    start_once_reg,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
    \SRL_SIG_reg[0][31] ,
    ap_return_preg,
    cols_cast_loc_c_empty_n,
    rows_cast_loc_c_empty_n,
    ap_done_reg,
    ap_done_reg_0,
    ap_rst_n,
    xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue,
    rows_cast_loc_c_full_n,
    srcMat_1_c_full_n,
    cols_cast_loc_c_full_n,
    srcMat_2_c_full_n,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    ap_rst_n_inv);
  output start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  output hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  output internal_empty_n_reg_0;
  output shiftReg_ce;
  output [31:0]\srcMat_cols_read_reg_77_reg[31] ;
  output [0:0]E;
  output [0:0]internal_empty_n_reg_1;
  output ap_done_reg_reg;
  output internal_empty_n_reg_2;
  output \ap_CS_fsm_reg[1] ;
  input ap_clk;
  input srcMat_2_c_empty_n;
  input [0:0]Q;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input srcMat_1_c_empty_n;
  input [1:0]\mOutPtr_reg[2]_0 ;
  input start_once_reg;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]ap_return_preg;
  input cols_cast_loc_c_empty_n;
  input rows_cast_loc_c_empty_n;
  input ap_done_reg;
  input ap_done_reg_0;
  input ap_rst_n;
  input xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;
  input rows_cast_loc_c_full_n;
  input srcMat_1_c_full_n;
  input cols_cast_loc_c_full_n;
  input srcMat_2_c_full_n;
  input [0:0]grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[2][0]_srl3_i_4_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_reg;
  wire [31:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_cast_loc_c_empty_n;
  wire cols_cast_loc_c_full_n;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire [0:0]grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_empty_n_i_2__14_n_0;
  wire internal_empty_n_i_3__2_n_0;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__11_n_0;
  wire internal_full_n_i_2__17_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_2__4_n_0 ;
  wire [1:0]\mOutPtr_reg[2]_0 ;
  wire rows_cast_loc_c_empty_n;
  wire rows_cast_loc_c_full_n;
  wire shiftReg_ce;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_empty_n;
  wire srcMat_2_c_full_n;
  wire [31:0]\srcMat_cols_read_reg_77_reg[31] ;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  wire start_once_reg;
  wire xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [0]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[0]),
        .O(\srcMat_cols_read_reg_77_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [10]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[10]),
        .O(\srcMat_cols_read_reg_77_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [11]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[11]),
        .O(\srcMat_cols_read_reg_77_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [12]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[12]),
        .O(\srcMat_cols_read_reg_77_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [13]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[13]),
        .O(\srcMat_cols_read_reg_77_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [14]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[14]),
        .O(\srcMat_cols_read_reg_77_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [15]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[15]),
        .O(\srcMat_cols_read_reg_77_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [16]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[16]),
        .O(\srcMat_cols_read_reg_77_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [17]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[17]),
        .O(\srcMat_cols_read_reg_77_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [18]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[18]),
        .O(\srcMat_cols_read_reg_77_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [19]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[19]),
        .O(\srcMat_cols_read_reg_77_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [1]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[1]),
        .O(\srcMat_cols_read_reg_77_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [20]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[20]),
        .O(\srcMat_cols_read_reg_77_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [21]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[21]),
        .O(\srcMat_cols_read_reg_77_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [22]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[22]),
        .O(\srcMat_cols_read_reg_77_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [23]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[23]),
        .O(\srcMat_cols_read_reg_77_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [24]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[24]),
        .O(\srcMat_cols_read_reg_77_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [25]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[25]),
        .O(\srcMat_cols_read_reg_77_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [26]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[26]),
        .O(\srcMat_cols_read_reg_77_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [27]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[27]),
        .O(\srcMat_cols_read_reg_77_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [28]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[28]),
        .O(\srcMat_cols_read_reg_77_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(\SRL_SIG_reg[0][31] [29]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[29]),
        .O(\srcMat_cols_read_reg_77_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [2]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[2]),
        .O(\srcMat_cols_read_reg_77_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(\SRL_SIG_reg[0][31] [30]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[30]),
        .O(\srcMat_cols_read_reg_77_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(\SRL_SIG_reg[0][31] [31]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[31]),
        .O(\srcMat_cols_read_reg_77_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [3]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[3]),
        .O(\srcMat_cols_read_reg_77_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [4]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[4]),
        .O(\srcMat_cols_read_reg_77_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [5]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[5]),
        .O(\srcMat_cols_read_reg_77_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [6]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[6]),
        .O(\srcMat_cols_read_reg_77_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [7]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[7]),
        .O(\srcMat_cols_read_reg_77_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [8]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[8]),
        .O(\srcMat_cols_read_reg_77_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[0][31] [9]),
        .I1(shiftReg_ce),
        .I2(ap_return_preg[9]),
        .O(\srcMat_cols_read_reg_77_reg[31] [9]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg[2][0]_srl3_i_4_n_0 ),
        .I1(rows_cast_loc_c_full_n),
        .I2(ap_done_reg_0),
        .I3(srcMat_1_c_full_n),
        .I4(cols_cast_loc_c_full_n),
        .I5(srcMat_2_c_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I1(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I2(start_once_reg),
        .O(\SRL_SIG_reg[2][0]_srl3_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1__1
       (.I0(shiftReg_ce),
        .I1(ap_done_reg_0),
        .I2(ap_rst_n),
        .I3(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .O(ap_done_reg_reg));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_i_1
       (.I0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg),
        .I1(shiftReg_ce),
        .I2(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .I4(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'hDDD00000)) 
    internal_empty_n_i_1__12
       (.I0(internal_empty_n_i_2__14_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr[2]_i_2__4_n_0 ),
        .I3(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_i_3__2_n_0),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    internal_empty_n_i_3__2
       (.I0(\mOutPtr_reg[2]_0 [1]),
        .I1(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I2(start_once_reg),
        .I3(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I4(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .O(internal_empty_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I2(internal_full_n_i_2__17_n_0),
        .I3(\mOutPtr[2]_i_2__4_n_0 ),
        .I4(\mOutPtr_reg[2]_0 [1]),
        .I5(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .O(internal_full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__17
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__17_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I1(\mOutPtr_reg[2]_0 [1]),
        .I2(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I3(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(\SRL_SIG_reg[2][0]_srl3_i_4_n_0 ),
        .I3(\mOutPtr_reg[2]_0 [1]),
        .I4(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(srcMat_2_c_empty_n),
        .I2(Q),
        .I3(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I4(srcMat_1_c_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_3__2 
       (.I0(shiftReg_ce),
        .I1(srcMat_2_c_empty_n),
        .I2(Q),
        .I3(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I4(srcMat_1_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .I3(cols_cast_loc_c_empty_n),
        .I4(rows_cast_loc_c_empty_n),
        .I5(ap_done_reg),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2__4_n_0 ),
        .I3(\mOutPtr_reg[2]_0 [1]),
        .I4(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2__4 
       (.I0(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .I1(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .I2(start_once_reg),
        .O(\mOutPtr[2]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \mOutPtr[2]_i_3__0 
       (.I0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .I1(\mOutPtr_reg[2]_0 [0]),
        .I2(cols_cast_loc_c_empty_n),
        .I3(rows_cast_loc_c_empty_n),
        .I4(ap_done_reg),
        .I5(shiftReg_ce),
        .O(internal_empty_n_reg_2));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0
   (start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n,
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
    start_once_reg,
    ap_rst_n,
    \mOutPtr_reg[0]_1 );
  output start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n;
  output hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start;
  input ap_clk;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  input start_once_reg;
  input ap_rst_n;
  input \mOutPtr_reg[0]_1 ;

  wire ap_clk;
  wire ap_rst_n;
  wire grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg;
  wire hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_i_2__2_n_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__12_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr0__13;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0A0A000E0E0E0E0)) 
    internal_empty_n_i_1
       (.I0(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I1(mOutPtr0__13),
        .I2(ap_rst_n),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_i_2__2_n_0),
        .I5(mOutPtr110_out),
        .O(internal_empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFBFFFFAAAAAAAA)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__12_n_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr0__13),
        .I5(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .O(internal_full_n_i_1_n_0));
  LUT6 #(
    .INIT(64'h88880888FFFFFFFF)) 
    internal_full_n_i_2__12
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I2(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .I3(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I4(start_once_reg),
        .I5(ap_rst_n),
        .O(internal_full_n_i_2__12_n_0));
  LUT5 #(
    .INIT(32'h07000000)) 
    internal_full_n_i_3
       (.I0(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_once_reg),
        .I3(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I4(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .O(mOutPtr0__13));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_once_reg),
        .I3(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I4(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[2]_i_3_n_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hBF000000)) 
    \mOutPtr[2]_i_2 
       (.I0(start_once_reg),
        .I1(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I2(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .I3(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hF7080808)) 
    \mOutPtr[2]_i_3 
       (.I0(grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg),
        .I1(start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_xfMat2axiStrm_32_0_32_32_1_U0
   (start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    ap_idle,
    ap_clk,
    Block_split1_proc12_U0_ap_start,
    start_once_reg,
    start_for_Threshold_0_0_32_32_1_U0_full_n,
    start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
    Q,
    int_ap_idle_reg,
    Threshold_0_0_32_32_1_U0_ap_start,
    int_ap_idle_reg_0,
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
    internal_empty_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    ap_rst_n_inv);
  output start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  output xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  output ap_idle;
  input ap_clk;
  input Block_split1_proc12_U0_ap_start;
  input start_once_reg;
  input start_for_Threshold_0_0_32_32_1_U0_full_n;
  input start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  input [0:0]Q;
  input [0:0]int_ap_idle_reg;
  input Threshold_0_0_32_32_1_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input ap_rst_n_inv;

  wire Block_split1_proc12_U0_ap_start;
  wire [0:0]Q;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axiStrm2xfMat_32_0_32_32_1_U0_ap_start;
  wire int_ap_idle_i_2_n_0;
  wire [0:0]int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_empty_n_i_2__9_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__23_n_0;
  wire internal_full_n_i_2__11_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_Threshold_0_0_32_32_1_U0_full_n;
  wire start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n;
  wire start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;

  LUT6 #(
    .INIT(64'h0000000057777777)) 
    int_ap_idle_i_1
       (.I0(Block_split1_proc12_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .I3(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I4(start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n),
        .I5(int_ap_idle_i_2_n_0),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    int_ap_idle_i_2
       (.I0(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I1(Q),
        .I2(int_ap_idle_reg),
        .I3(Threshold_0_0_32_32_1_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .I5(axiStrm2xfMat_32_0_32_32_1_U0_ap_start),
        .O(int_ap_idle_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__23
       (.I0(internal_empty_n_i_2__9_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .O(internal_empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__23
       (.I0(ap_rst_n),
        .I1(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .I2(internal_full_n_i_2__11_n_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I5(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .O(internal_full_n_i_1__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__11
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I1(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .I4(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_1
   (\mOutPtr_reg[0] ,
    mOutPtr110_out,
    internal_empty_n_reg,
    ap_rst_n_0,
    \ap_CS_fsm_reg[1] ,
    D,
    B_V_data_1_sel_wr01_out,
    \SRL_SIG_reg[0][31] ,
    \ap_CS_fsm_reg[1]_0 ,
    B_V_data_1_sel_wr_reg,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    Q,
    out_mat_data_empty_n,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
    ap_rst_n,
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
    \ap_return_preg_reg[31] ,
    out_mat_cols_c_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    out_mat_rows_c_empty_n,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    img_out_TREADY_int_regslice,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    B_V_data_1_sel_wr,
    out_mat_420_dout,
    \SRL_SIG_reg[0][31]_0 );
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output ap_rst_n_0;
  output \ap_CS_fsm_reg[1] ;
  output [1:0]D;
  output B_V_data_1_sel_wr01_out;
  output [31:0]\SRL_SIG_reg[0][31] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output B_V_data_1_sel_wr_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [1:0]Q;
  input out_mat_data_empty_n;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  input ap_rst_n;
  input ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  input grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  input [31:0]\ap_return_preg_reg[31] ;
  input out_mat_cols_c_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input out_mat_rows_c_empty_n;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  input img_out_TREADY_int_regslice;
  input xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  input B_V_data_1_sel_wr;
  input [7:0]out_mat_420_dout;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire B_V_data_1_sel_wr_reg;
  wire [1:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_2;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [31:0]ap_return_preg;
  wire [31:0]\ap_return_preg_reg[31] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  wire [28:0]cols_cast_loc_c_dout;
  wire cols_cast_loc_c_empty_n;
  wire cols_cast_loc_c_full_n;
  wire cols_loc_channel_U_n_10;
  wire cols_loc_channel_U_n_100;
  wire cols_loc_channel_U_n_101;
  wire cols_loc_channel_U_n_102;
  wire cols_loc_channel_U_n_103;
  wire cols_loc_channel_U_n_104;
  wire cols_loc_channel_U_n_105;
  wire cols_loc_channel_U_n_106;
  wire cols_loc_channel_U_n_107;
  wire cols_loc_channel_U_n_108;
  wire cols_loc_channel_U_n_109;
  wire cols_loc_channel_U_n_11;
  wire cols_loc_channel_U_n_110;
  wire cols_loc_channel_U_n_111;
  wire cols_loc_channel_U_n_112;
  wire cols_loc_channel_U_n_113;
  wire cols_loc_channel_U_n_114;
  wire cols_loc_channel_U_n_115;
  wire cols_loc_channel_U_n_116;
  wire cols_loc_channel_U_n_117;
  wire cols_loc_channel_U_n_118;
  wire cols_loc_channel_U_n_119;
  wire cols_loc_channel_U_n_12;
  wire cols_loc_channel_U_n_120;
  wire cols_loc_channel_U_n_121;
  wire cols_loc_channel_U_n_122;
  wire cols_loc_channel_U_n_123;
  wire cols_loc_channel_U_n_124;
  wire cols_loc_channel_U_n_13;
  wire cols_loc_channel_U_n_14;
  wire cols_loc_channel_U_n_15;
  wire cols_loc_channel_U_n_16;
  wire cols_loc_channel_U_n_17;
  wire cols_loc_channel_U_n_18;
  wire cols_loc_channel_U_n_19;
  wire cols_loc_channel_U_n_2;
  wire cols_loc_channel_U_n_20;
  wire cols_loc_channel_U_n_21;
  wire cols_loc_channel_U_n_22;
  wire cols_loc_channel_U_n_23;
  wire cols_loc_channel_U_n_24;
  wire cols_loc_channel_U_n_25;
  wire cols_loc_channel_U_n_26;
  wire cols_loc_channel_U_n_27;
  wire cols_loc_channel_U_n_28;
  wire cols_loc_channel_U_n_29;
  wire cols_loc_channel_U_n_3;
  wire cols_loc_channel_U_n_30;
  wire cols_loc_channel_U_n_31;
  wire cols_loc_channel_U_n_4;
  wire cols_loc_channel_U_n_5;
  wire cols_loc_channel_U_n_6;
  wire cols_loc_channel_U_n_64;
  wire cols_loc_channel_U_n_65;
  wire cols_loc_channel_U_n_66;
  wire cols_loc_channel_U_n_67;
  wire cols_loc_channel_U_n_68;
  wire cols_loc_channel_U_n_69;
  wire cols_loc_channel_U_n_7;
  wire cols_loc_channel_U_n_70;
  wire cols_loc_channel_U_n_71;
  wire cols_loc_channel_U_n_72;
  wire cols_loc_channel_U_n_73;
  wire cols_loc_channel_U_n_74;
  wire cols_loc_channel_U_n_75;
  wire cols_loc_channel_U_n_76;
  wire cols_loc_channel_U_n_77;
  wire cols_loc_channel_U_n_78;
  wire cols_loc_channel_U_n_79;
  wire cols_loc_channel_U_n_8;
  wire cols_loc_channel_U_n_80;
  wire cols_loc_channel_U_n_81;
  wire cols_loc_channel_U_n_82;
  wire cols_loc_channel_U_n_83;
  wire cols_loc_channel_U_n_84;
  wire cols_loc_channel_U_n_85;
  wire cols_loc_channel_U_n_86;
  wire cols_loc_channel_U_n_87;
  wire cols_loc_channel_U_n_88;
  wire cols_loc_channel_U_n_89;
  wire cols_loc_channel_U_n_9;
  wire cols_loc_channel_U_n_90;
  wire cols_loc_channel_U_n_91;
  wire cols_loc_channel_U_n_92;
  wire cols_loc_channel_U_n_93;
  wire cols_loc_channel_U_n_94;
  wire cols_loc_channel_U_n_95;
  wire cols_loc_channel_U_n_96;
  wire cols_loc_channel_U_n_97;
  wire cols_loc_channel_U_n_98;
  wire cols_loc_channel_U_n_99;
  wire [31:0]cols_loc_channel_dout;
  wire [28:0]cols_reg_751;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start;
  wire hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8;
  wire img_out_TREADY_int_regslice;
  wire internal_empty_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [7:0]out_mat_420_dout;
  wire out_mat_cols_c_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_c_empty_n;
  wire [28:0]rows_cast_loc_c_dout;
  wire rows_cast_loc_c_empty_n;
  wire rows_cast_loc_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire srcMat_1_c_U_n_2;
  wire [31:0]srcMat_1_c_dout;
  wire srcMat_1_c_empty_n;
  wire srcMat_1_c_full_n;
  wire srcMat_2_c_U_n_31;
  wire [28:0]srcMat_2_c_dout;
  wire srcMat_2_c_empty_n;
  wire srcMat_2_c_full_n;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_10;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_2;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_4;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_5;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_6;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_7;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9;
  wire start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n;
  wire start_once_reg;
  wire strm_empty_n;
  wire strm_full_n;
  wire xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_34;
  wire [31:0]xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x cols_cast_loc_c_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_c_empty_n(cols_cast_loc_c_empty_n),
        .cols_cast_loc_c_full_n(cols_cast_loc_c_full_n),
        .\cols_cast_loc_read_reg_221_reg[28] (\ap_return_preg_reg[31] [28:0]),
        .internal_full_n_reg_0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8),
        .\mOutPtr_reg[2]_0 (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39),
        .out(cols_cast_loc_c_dout),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x cols_loc_channel_U
       (.D(cols_loc_channel_U_n_31),
        .DI({cols_loc_channel_U_n_95,cols_loc_channel_U_n_96,cols_loc_channel_U_n_97,cols_loc_channel_U_n_98}),
        .Q(cols_reg_751),
        .S({cols_loc_channel_U_n_2,cols_loc_channel_U_n_3,cols_loc_channel_U_n_4,cols_loc_channel_U_n_5}),
        .\SRL_SIG_reg[0][12] ({cols_loc_channel_U_n_103,cols_loc_channel_U_n_104,cols_loc_channel_U_n_105,cols_loc_channel_U_n_106}),
        .\SRL_SIG_reg[0][16] ({cols_loc_channel_U_n_107,cols_loc_channel_U_n_108,cols_loc_channel_U_n_109,cols_loc_channel_U_n_110}),
        .\SRL_SIG_reg[0][20] ({cols_loc_channel_U_n_111,cols_loc_channel_U_n_112,cols_loc_channel_U_n_113,cols_loc_channel_U_n_114}),
        .\SRL_SIG_reg[0][24] ({cols_loc_channel_U_n_115,cols_loc_channel_U_n_116,cols_loc_channel_U_n_117,cols_loc_channel_U_n_118}),
        .\SRL_SIG_reg[0][28] ({cols_loc_channel_U_n_119,cols_loc_channel_U_n_120,cols_loc_channel_U_n_121,cols_loc_channel_U_n_122}),
        .\SRL_SIG_reg[0][30] ({cols_loc_channel_U_n_123,cols_loc_channel_U_n_124}),
        .\SRL_SIG_reg[0][31] ({start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_4,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_5,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_6,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_7,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_10,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35}),
        .\SRL_SIG_reg[0][8] ({cols_loc_channel_U_n_99,cols_loc_channel_U_n_100,cols_loc_channel_U_n_101,cols_loc_channel_U_n_102}),
        .\SRL_SIG_reg[1][12] ({cols_loc_channel_U_n_72,cols_loc_channel_U_n_73,cols_loc_channel_U_n_74,cols_loc_channel_U_n_75}),
        .\SRL_SIG_reg[1][16] ({cols_loc_channel_U_n_76,cols_loc_channel_U_n_77,cols_loc_channel_U_n_78,cols_loc_channel_U_n_79}),
        .\SRL_SIG_reg[1][20] ({cols_loc_channel_U_n_80,cols_loc_channel_U_n_81,cols_loc_channel_U_n_82,cols_loc_channel_U_n_83}),
        .\SRL_SIG_reg[1][24] ({cols_loc_channel_U_n_84,cols_loc_channel_U_n_85,cols_loc_channel_U_n_86,cols_loc_channel_U_n_87}),
        .\SRL_SIG_reg[1][28] ({cols_loc_channel_U_n_88,cols_loc_channel_U_n_89,cols_loc_channel_U_n_90,cols_loc_channel_U_n_91}),
        .\SRL_SIG_reg[1][31] ({cols_loc_channel_U_n_92,cols_loc_channel_U_n_93,cols_loc_channel_U_n_94}),
        .\SRL_SIG_reg[1][4] ({cols_loc_channel_U_n_64,cols_loc_channel_U_n_65,cols_loc_channel_U_n_66,cols_loc_channel_U_n_67}),
        .\SRL_SIG_reg[1][8] ({cols_loc_channel_U_n_68,cols_loc_channel_U_n_69,cols_loc_channel_U_n_70,cols_loc_channel_U_n_71}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .\cols_reg_751_reg[11] ({cols_loc_channel_U_n_10,cols_loc_channel_U_n_11,cols_loc_channel_U_n_12,cols_loc_channel_U_n_13}),
        .\cols_reg_751_reg[15] ({cols_loc_channel_U_n_14,cols_loc_channel_U_n_15,cols_loc_channel_U_n_16,cols_loc_channel_U_n_17}),
        .\cols_reg_751_reg[19] ({cols_loc_channel_U_n_18,cols_loc_channel_U_n_19,cols_loc_channel_U_n_20,cols_loc_channel_U_n_21}),
        .\cols_reg_751_reg[23] ({cols_loc_channel_U_n_22,cols_loc_channel_U_n_23,cols_loc_channel_U_n_24,cols_loc_channel_U_n_25}),
        .\cols_reg_751_reg[27] ({cols_loc_channel_U_n_26,cols_loc_channel_U_n_27,cols_loc_channel_U_n_28,cols_loc_channel_U_n_29}),
        .\cols_reg_751_reg[28] (cols_loc_channel_U_n_30),
        .\cols_reg_751_reg[7] ({cols_loc_channel_U_n_6,cols_loc_channel_U_n_7,cols_loc_channel_U_n_8,cols_loc_channel_U_n_9}),
        .\mOutPtr_reg[1]_0 (xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_34),
        .shiftReg_ce(shiftReg_ce),
        .xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2axiStrm_32_32_32_1_1_8_256_s hlsStrm2axiStrm_32_32_32_1_1_8_256_U0
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg(B_V_data_1_sel_wr_reg),
        .D(cols_cast_loc_c_dout),
        .Q({hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[0]_0 (D),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2]_0 (Q),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg),
        .cols_cast_loc_c_empty_n(cols_cast_loc_c_empty_n),
        .hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .\icmp_ln479_reg_256_reg[0]_0 (B_V_data_1_sel_wr01_out),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .out(rows_cast_loc_c_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .rows_cast_loc_c_empty_n(rows_cast_loc_c_empty_n),
        .shiftReg_ce(shiftReg_ce),
        .strm_empty_n(strm_empty_n),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_6 rows_cast_loc_c_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8),
        .\mOutPtr_reg[2]_0 (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39),
        .out(rows_cast_loc_c_dout),
        .rows_cast_loc_c_empty_n(rows_cast_loc_c_empty_n),
        .rows_cast_loc_c_full_n(rows_cast_loc_c_full_n),
        .\rows_cast_loc_read_reg_216_reg[28] (\SRL_SIG_reg[0][31]_0 [28:0]),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_7 srcMat_1_c_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36),
        .Q(ap_CS_fsm_state1_2),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(srcMat_1_c_U_n_2),
        .\mOutPtr_reg[1]_0 (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_2),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_dout(srcMat_1_c_dout),
        .srcMat_1_c_empty_n(srcMat_1_c_empty_n),
        .srcMat_1_c_full_n(srcMat_1_c_full_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x srcMat_2_c_U
       (.D(srcMat_2_c_dout),
        .E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36),
        .\SRL_SIG_reg[0][28] (\ap_return_preg_reg[31] [28:0]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_c_full_n(cols_cast_loc_c_full_n),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg(srcMat_2_c_U_n_31),
        .internal_full_n_reg_0(srcMat_1_c_U_n_2),
        .\mOutPtr_reg[1]_0 (start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_2),
        .rows_cast_loc_c_full_n(rows_cast_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_full_n(srcMat_1_c_full_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .srcMat_2_c_full_n(srcMat_2_c_full_n),
        .start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0 start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U
       (.E(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36),
        .Q(ap_CS_fsm_state1_2),
        .\SRL_SIG_reg[0][31] (\ap_return_preg_reg[31] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_0),
        .ap_done_reg_reg(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_cast_loc_c_empty_n(cols_cast_loc_c_empty_n),
        .cols_cast_loc_c_full_n(cols_cast_loc_c_full_n),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg(Q[1]),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg),
        .hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start(hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start),
        .internal_empty_n_reg_0(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_2),
        .internal_empty_n_reg_1(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37),
        .internal_empty_n_reg_2(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39),
        .\mOutPtr_reg[2]_0 ({hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready,ap_CS_fsm_state1}),
        .rows_cast_loc_c_empty_n(rows_cast_loc_c_empty_n),
        .rows_cast_loc_c_full_n(rows_cast_loc_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .srcMat_1_c_empty_n(srcMat_1_c_empty_n),
        .srcMat_1_c_full_n(srcMat_1_c_full_n),
        .srcMat_2_c_empty_n(srcMat_2_c_empty_n),
        .srcMat_2_c_full_n(srcMat_2_c_full_n),
        .\srcMat_cols_read_reg_77_reg[31] ({start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_4,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_5,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_6,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_7,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_10,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34,start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35}),
        .start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue(xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_8 strm_U
       (.D(xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(B_V_data_1_sel_wr01_out),
        .shiftReg_ce(shiftReg_ce_1),
        .strm_empty_n(strm_empty_n),
        .strm_full_n(strm_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_Block_split3_proc xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_reg_0(start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[31]_0 (\ap_return_preg_reg[31] ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(srcMat_2_c_U_n_31));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2hlsStrm_32_0_32_32_1_1024_s xfMat2hlsStrm_32_0_32_32_1_1024_U0
       (.D(xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din),
        .DI({cols_loc_channel_U_n_95,cols_loc_channel_U_n_96,cols_loc_channel_U_n_97,cols_loc_channel_U_n_98}),
        .Q(ap_CS_fsm_state1_2),
        .S({cols_loc_channel_U_n_2,cols_loc_channel_U_n_3,cols_loc_channel_U_n_4,cols_loc_channel_U_n_5}),
        .\ap_CS_fsm_reg[0]_0 (srcMat_1_c_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .\cols_reg_751_reg[28]_0 (cols_reg_751),
        .\cols_reg_751_reg[28]_1 (srcMat_2_c_dout),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_34),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[1] (Q[1]),
        .out_mat_420_dout(out_mat_420_dout),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .shiftReg_ce(shiftReg_ce_1),
        .srcMat_1_c_dout(srcMat_1_c_dout),
        .strm_full_n(strm_full_n),
        .\sub13_i_i_reg_792_reg[0]_0 (cols_loc_channel_U_n_31),
        .\sub13_i_i_reg_792_reg[12]_0 ({cols_loc_channel_U_n_103,cols_loc_channel_U_n_104,cols_loc_channel_U_n_105,cols_loc_channel_U_n_106}),
        .\sub13_i_i_reg_792_reg[12]_1 ({cols_loc_channel_U_n_72,cols_loc_channel_U_n_73,cols_loc_channel_U_n_74,cols_loc_channel_U_n_75}),
        .\sub13_i_i_reg_792_reg[16]_0 ({cols_loc_channel_U_n_107,cols_loc_channel_U_n_108,cols_loc_channel_U_n_109,cols_loc_channel_U_n_110}),
        .\sub13_i_i_reg_792_reg[16]_1 ({cols_loc_channel_U_n_76,cols_loc_channel_U_n_77,cols_loc_channel_U_n_78,cols_loc_channel_U_n_79}),
        .\sub13_i_i_reg_792_reg[20]_0 ({cols_loc_channel_U_n_111,cols_loc_channel_U_n_112,cols_loc_channel_U_n_113,cols_loc_channel_U_n_114}),
        .\sub13_i_i_reg_792_reg[20]_1 ({cols_loc_channel_U_n_80,cols_loc_channel_U_n_81,cols_loc_channel_U_n_82,cols_loc_channel_U_n_83}),
        .\sub13_i_i_reg_792_reg[24]_0 ({cols_loc_channel_U_n_115,cols_loc_channel_U_n_116,cols_loc_channel_U_n_117,cols_loc_channel_U_n_118}),
        .\sub13_i_i_reg_792_reg[24]_1 ({cols_loc_channel_U_n_84,cols_loc_channel_U_n_85,cols_loc_channel_U_n_86,cols_loc_channel_U_n_87}),
        .\sub13_i_i_reg_792_reg[28]_0 ({cols_loc_channel_U_n_119,cols_loc_channel_U_n_120,cols_loc_channel_U_n_121,cols_loc_channel_U_n_122}),
        .\sub13_i_i_reg_792_reg[28]_1 ({cols_loc_channel_U_n_88,cols_loc_channel_U_n_89,cols_loc_channel_U_n_90,cols_loc_channel_U_n_91}),
        .\sub13_i_i_reg_792_reg[31]_0 ({cols_loc_channel_U_n_123,cols_loc_channel_U_n_124}),
        .\sub13_i_i_reg_792_reg[31]_1 ({cols_loc_channel_U_n_92,cols_loc_channel_U_n_93,cols_loc_channel_U_n_94}),
        .\sub13_i_i_reg_792_reg[4]_0 ({cols_loc_channel_U_n_64,cols_loc_channel_U_n_65,cols_loc_channel_U_n_66,cols_loc_channel_U_n_67}),
        .\sub13_i_i_reg_792_reg[8]_0 ({cols_loc_channel_U_n_99,cols_loc_channel_U_n_100,cols_loc_channel_U_n_101,cols_loc_channel_U_n_102}),
        .\sub13_i_i_reg_792_reg[8]_1 ({cols_loc_channel_U_n_68,cols_loc_channel_U_n_69,cols_loc_channel_U_n_70,cols_loc_channel_U_n_71}),
        .\sub_ln378_reg_762_reg[11]_0 ({cols_loc_channel_U_n_10,cols_loc_channel_U_n_11,cols_loc_channel_U_n_12,cols_loc_channel_U_n_13}),
        .\sub_ln378_reg_762_reg[15]_0 ({cols_loc_channel_U_n_14,cols_loc_channel_U_n_15,cols_loc_channel_U_n_16,cols_loc_channel_U_n_17}),
        .\sub_ln378_reg_762_reg[19]_0 ({cols_loc_channel_U_n_18,cols_loc_channel_U_n_19,cols_loc_channel_U_n_20,cols_loc_channel_U_n_21}),
        .\sub_ln378_reg_762_reg[23]_0 ({cols_loc_channel_U_n_22,cols_loc_channel_U_n_23,cols_loc_channel_U_n_24,cols_loc_channel_U_n_25}),
        .\sub_ln378_reg_762_reg[27]_0 ({cols_loc_channel_U_n_26,cols_loc_channel_U_n_27,cols_loc_channel_U_n_28,cols_loc_channel_U_n_29}),
        .\sub_ln378_reg_762_reg[28]_0 (cols_loc_channel_U_n_30),
        .\sub_ln378_reg_762_reg[7]_0 ({cols_loc_channel_U_n_6,cols_loc_channel_U_n_7,cols_loc_channel_U_n_8,cols_loc_channel_U_n_9}),
        .xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_Block_split3_proc
   (ap_done_reg,
    start_once_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    shiftReg_ce,
    \ap_return_preg_reg[31]_0 );
  output ap_done_reg;
  output start_once_reg;
  output [31:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input shiftReg_ce;
  input [31:0]\ap_return_preg_reg[31]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [31:0]ap_return_preg;
  wire [31:0]\ap_return_preg_reg[31]_0 ;
  wire ap_rst_n_inv;
  wire shiftReg_ce;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [16]),
        .Q(ap_return_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [17]),
        .Q(ap_return_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [18]),
        .Q(ap_return_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [19]),
        .Q(ap_return_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [20]),
        .Q(ap_return_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [21]),
        .Q(ap_return_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [22]),
        .Q(ap_return_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [23]),
        .Q(ap_return_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [24]),
        .Q(ap_return_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [25]),
        .Q(ap_return_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [26]),
        .Q(ap_return_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [27]),
        .Q(ap_return_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [28]),
        .Q(ap_return_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [29]),
        .Q(ap_return_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [30]),
        .Q(ap_return_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [31]),
        .Q(ap_return_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_return_preg_reg[31]_0 [9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_s
   (\mOutPtr_reg[0] ,
    mOutPtr110_out,
    \ap_CS_fsm_reg[2]_0 ,
    \B_V_data_1_state_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    Q,
    internal_empty_n_reg,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
    img_out_TDATA,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    out_mat_data_empty_n,
    img_out_TREADY,
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
    internal_empty_n_i_2__9,
    out_mat_cols_c_empty_n,
    out_mat_rows_c_empty_n,
    shiftReg_ce,
    ap_rst_n,
    ap_rst_n_inv,
    out_mat_420_dout,
    srcMat_cols_dout,
    srcMat_rows_dout);
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output \ap_CS_fsm_reg[2]_0 ;
  output \B_V_data_1_state_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]Q;
  output internal_empty_n_reg;
  output xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  output xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;
  output [31:0]img_out_TDATA;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input out_mat_data_empty_n;
  input img_out_TREADY;
  input xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  input internal_empty_n_i_2__9;
  input out_mat_cols_c_empty_n;
  input out_mat_rows_c_empty_n;
  input shiftReg_ce;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [7:0]out_mat_420_dout;
  input [31:0]srcMat_cols_dout;
  input [31:0]srcMat_rows_dout;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done;
  wire ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_0;
  wire [31:0]data_in;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_3;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_4;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_40;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_41;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_5;
  wire grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_6;
  wire [31:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire internal_empty_n_i_2__9;
  wire internal_empty_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [7:0]out_mat_420_dout;
  wire out_mat_cols_c_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_c_empty_n;
  wire regslice_both_dstPtr_V_data_V_U_n_4;
  wire shiftReg_ce;
  wire [31:0]srcMat_cols_dout;
  wire [28:0]srcMat_cols_read_reg_77;
  wire [31:29]srcMat_cols_read_reg_77__0;
  wire [31:0]srcMat_rows_dout;
  wire [28:0]srcMat_rows_read_reg_72;
  wire [31:29]srcMat_rows_read_reg_72__0;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_done;
  wire xfMat2axiStrm_32_0_32_32_1_U0_ap_start;
  wire xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_dstPtr_V_data_V_U_n_4),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_6),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_5),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_3),
        .Q(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_4),
        .Q(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_1 grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .B_V_data_1_sel_wr_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_41),
        .D({grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_5,grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_6}),
        .Q({ap_CS_fsm_state2,Q}),
        .\SRL_SIG_reg[0][31] (data_in),
        .\SRL_SIG_reg[0][31]_0 ({srcMat_rows_read_reg_72__0,srcMat_rows_read_reg_72}),
        .\ap_CS_fsm_reg[1] (grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_4),
        .\ap_CS_fsm_reg[1]_0 (grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_40),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[31] ({srcMat_cols_read_reg_77__0,srcMat_cols_read_reg_77}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg(ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_0),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .internal_empty_n_reg(internal_empty_n_reg),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .out_mat_420_dout(out_mat_420_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_i_2
       (.I0(Q),
        .I1(out_mat_cols_c_empty_n),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I3(out_mat_rows_c_empty_n),
        .O(xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_40),
        .Q(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    internal_empty_n_i_3__0
       (.I0(Q),
        .I1(out_mat_cols_c_empty_n),
        .I2(xfMat2axiStrm_32_0_32_32_1_U0_ap_start),
        .I3(out_mat_rows_c_empty_n),
        .I4(shiftReg_ce),
        .O(\ap_CS_fsm_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both regslice_both_dstPtr_V_data_V_U
       (.\B_V_data_1_payload_A_reg[31]_0 (data_in),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .B_V_data_1_sel_wr_reg_0(grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_41),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .D(regslice_both_dstPtr_V_data_V_U_n_4),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .internal_empty_n_i_2__9(internal_empty_n_i_2__9),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_done(xfMat2axiStrm_32_0_32_32_1_U0_ap_done),
        .xfMat2axiStrm_32_0_32_32_1_U0_ap_start(xfMat2axiStrm_32_0_32_32_1_U0_ap_start));
  FDRE \srcMat_cols_read_reg_77_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[0]),
        .Q(srcMat_cols_read_reg_77[0]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[10]),
        .Q(srcMat_cols_read_reg_77[10]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[11]),
        .Q(srcMat_cols_read_reg_77[11]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[12]),
        .Q(srcMat_cols_read_reg_77[12]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[13]),
        .Q(srcMat_cols_read_reg_77[13]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[14]),
        .Q(srcMat_cols_read_reg_77[14]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[15]),
        .Q(srcMat_cols_read_reg_77[15]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[16]),
        .Q(srcMat_cols_read_reg_77[16]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[17]),
        .Q(srcMat_cols_read_reg_77[17]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[18]),
        .Q(srcMat_cols_read_reg_77[18]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[19]),
        .Q(srcMat_cols_read_reg_77[19]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[1]),
        .Q(srcMat_cols_read_reg_77[1]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[20]),
        .Q(srcMat_cols_read_reg_77[20]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[21]),
        .Q(srcMat_cols_read_reg_77[21]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[22]),
        .Q(srcMat_cols_read_reg_77[22]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[23]),
        .Q(srcMat_cols_read_reg_77[23]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[24]),
        .Q(srcMat_cols_read_reg_77[24]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[25]),
        .Q(srcMat_cols_read_reg_77[25]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[26]),
        .Q(srcMat_cols_read_reg_77[26]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[27]),
        .Q(srcMat_cols_read_reg_77[27]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[28]),
        .Q(srcMat_cols_read_reg_77[28]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[29]),
        .Q(srcMat_cols_read_reg_77__0[29]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[2]),
        .Q(srcMat_cols_read_reg_77[2]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[30]),
        .Q(srcMat_cols_read_reg_77__0[30]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[31]),
        .Q(srcMat_cols_read_reg_77__0[31]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[3]),
        .Q(srcMat_cols_read_reg_77[3]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[4]),
        .Q(srcMat_cols_read_reg_77[4]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[5]),
        .Q(srcMat_cols_read_reg_77[5]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[6]),
        .Q(srcMat_cols_read_reg_77[6]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[7]),
        .Q(srcMat_cols_read_reg_77[7]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[8]),
        .Q(srcMat_cols_read_reg_77[8]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_77_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_cols_dout[9]),
        .Q(srcMat_cols_read_reg_77[9]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[0]),
        .Q(srcMat_rows_read_reg_72[0]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[10]),
        .Q(srcMat_rows_read_reg_72[10]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[11]),
        .Q(srcMat_rows_read_reg_72[11]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[12]),
        .Q(srcMat_rows_read_reg_72[12]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[13]),
        .Q(srcMat_rows_read_reg_72[13]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[14]),
        .Q(srcMat_rows_read_reg_72[14]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[15]),
        .Q(srcMat_rows_read_reg_72[15]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[16]),
        .Q(srcMat_rows_read_reg_72[16]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[17]),
        .Q(srcMat_rows_read_reg_72[17]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[18]),
        .Q(srcMat_rows_read_reg_72[18]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[19]),
        .Q(srcMat_rows_read_reg_72[19]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[1]),
        .Q(srcMat_rows_read_reg_72[1]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[20]),
        .Q(srcMat_rows_read_reg_72[20]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[21]),
        .Q(srcMat_rows_read_reg_72[21]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[22]),
        .Q(srcMat_rows_read_reg_72[22]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[23]),
        .Q(srcMat_rows_read_reg_72[23]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[24]),
        .Q(srcMat_rows_read_reg_72[24]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[25]),
        .Q(srcMat_rows_read_reg_72[25]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[26]),
        .Q(srcMat_rows_read_reg_72[26]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[27]),
        .Q(srcMat_rows_read_reg_72[27]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[28]),
        .Q(srcMat_rows_read_reg_72[28]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[29]),
        .Q(srcMat_rows_read_reg_72__0[29]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[2]),
        .Q(srcMat_rows_read_reg_72[2]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[30]),
        .Q(srcMat_rows_read_reg_72__0[30]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[31]),
        .Q(srcMat_rows_read_reg_72__0[31]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[3]),
        .Q(srcMat_rows_read_reg_72[3]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[4]),
        .Q(srcMat_rows_read_reg_72[4]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[5]),
        .Q(srcMat_rows_read_reg_72[5]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[6]),
        .Q(srcMat_rows_read_reg_72[6]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[7]),
        .Q(srcMat_rows_read_reg_72[7]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[8]),
        .Q(srcMat_rows_read_reg_72[8]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_72_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_rows_dout[9]),
        .Q(srcMat_rows_read_reg_72[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2hlsStrm_32_0_32_32_1_1024_s
   (Q,
    \cols_reg_751_reg[28]_0 ,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    internal_empty_n_reg,
    shiftReg_ce,
    internal_empty_n_reg_0,
    D,
    ap_clk,
    cols_loc_channel_dout,
    srcMat_1_c_dout,
    DI,
    \sub13_i_i_reg_792_reg[4]_0 ,
    \sub13_i_i_reg_792_reg[8]_0 ,
    \sub13_i_i_reg_792_reg[8]_1 ,
    \sub13_i_i_reg_792_reg[12]_0 ,
    \sub13_i_i_reg_792_reg[12]_1 ,
    \sub13_i_i_reg_792_reg[16]_0 ,
    \sub13_i_i_reg_792_reg[16]_1 ,
    \sub13_i_i_reg_792_reg[20]_0 ,
    \sub13_i_i_reg_792_reg[20]_1 ,
    \sub13_i_i_reg_792_reg[24]_0 ,
    \sub13_i_i_reg_792_reg[24]_1 ,
    \sub13_i_i_reg_792_reg[28]_0 ,
    \sub13_i_i_reg_792_reg[28]_1 ,
    \sub13_i_i_reg_792_reg[31]_0 ,
    \sub13_i_i_reg_792_reg[31]_1 ,
    S,
    \sub_ln378_reg_762_reg[7]_0 ,
    \sub_ln378_reg_762_reg[11]_0 ,
    \sub_ln378_reg_762_reg[15]_0 ,
    \sub_ln378_reg_762_reg[19]_0 ,
    \sub_ln378_reg_762_reg[23]_0 ,
    \sub_ln378_reg_762_reg[27]_0 ,
    \sub_ln378_reg_762_reg[28]_0 ,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1] ,
    out_mat_data_empty_n,
    strm_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
    \sub13_i_i_reg_792_reg[0]_0 ,
    \cols_reg_751_reg[28]_1 ,
    out_mat_420_dout);
  output [0:0]Q;
  output [28:0]\cols_reg_751_reg[28]_0 ;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output shiftReg_ce;
  output internal_empty_n_reg_0;
  output [31:0]D;
  input ap_clk;
  input [31:0]cols_loc_channel_dout;
  input [31:0]srcMat_1_c_dout;
  input [3:0]DI;
  input [3:0]\sub13_i_i_reg_792_reg[4]_0 ;
  input [3:0]\sub13_i_i_reg_792_reg[8]_0 ;
  input [3:0]\sub13_i_i_reg_792_reg[8]_1 ;
  input [3:0]\sub13_i_i_reg_792_reg[12]_0 ;
  input [3:0]\sub13_i_i_reg_792_reg[12]_1 ;
  input [3:0]\sub13_i_i_reg_792_reg[16]_0 ;
  input [3:0]\sub13_i_i_reg_792_reg[16]_1 ;
  input [3:0]\sub13_i_i_reg_792_reg[20]_0 ;
  input [3:0]\sub13_i_i_reg_792_reg[20]_1 ;
  input [3:0]\sub13_i_i_reg_792_reg[24]_0 ;
  input [3:0]\sub13_i_i_reg_792_reg[24]_1 ;
  input [3:0]\sub13_i_i_reg_792_reg[28]_0 ;
  input [3:0]\sub13_i_i_reg_792_reg[28]_1 ;
  input [1:0]\sub13_i_i_reg_792_reg[31]_0 ;
  input [2:0]\sub13_i_i_reg_792_reg[31]_1 ;
  input [3:0]S;
  input [3:0]\sub_ln378_reg_762_reg[7]_0 ;
  input [3:0]\sub_ln378_reg_762_reg[11]_0 ;
  input [3:0]\sub_ln378_reg_762_reg[15]_0 ;
  input [3:0]\sub_ln378_reg_762_reg[19]_0 ;
  input [3:0]\sub_ln378_reg_762_reg[23]_0 ;
  input [3:0]\sub_ln378_reg_762_reg[27]_0 ;
  input [0:0]\sub_ln378_reg_762_reg[28]_0 ;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]\mOutPtr_reg[1] ;
  input out_mat_data_empty_n;
  input strm_full_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  input [0:0]\sub13_i_i_reg_792_reg[0]_0 ;
  input [28:0]\cols_reg_751_reg[28]_1 ;
  input [7:0]out_mat_420_dout;

  wire [31:0]D;
  wire [3:0]DI;
  wire [30:3]K_size_fu_254_p3;
  wire [31:4]PTR_WIDTH_min_last_N_fu_198_p2;
  wire \PTR_WIDTH_min_last_N_reg_782[11]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[11]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[11]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[11]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[15]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[15]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[15]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[15]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[19]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[19]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[19]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[19]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[23]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[23]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[23]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[23]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[27]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[27]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[27]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[27]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[31]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[31]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[31]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[31]_i_5_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[3]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[7]_i_2_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[7]_i_3_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[7]_i_4_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782[7]_i_5_n_0 ;
  wire [28:0]PTR_WIDTH_min_last_N_reg_782_reg;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_3 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_0 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_1 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_2 ;
  wire \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_3 ;
  wire [30:3]PTR_WIDTH_plus_Ksize_fu_266_p3;
  wire [31:3]PTR_WIDTH_plus_last_N_fu_204_p2;
  wire \PTR_WIDTH_plus_last_N_reg_787[5]_i_2_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_787[5]_i_3_n_0 ;
  wire [28:0]PTR_WIDTH_plus_last_N_reg_787_reg;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_3 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_0 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_1 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_2 ;
  wire \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_3 ;
  wire [0:0]Q;
  wire [3:0]S;
  wire \SRL_SIG[0][31]_i_3_n_0 ;
  wire add_ln417_1_fu_302_p2_carry_i_1_n_0;
  wire add_ln417_1_fu_302_p2_carry_i_2_n_0;
  wire add_ln417_1_fu_302_p2_carry_i_3_n_0;
  wire add_ln417_1_fu_302_p2_carry_i_4_n_0;
  wire add_ln417_1_fu_302_p2_carry_i_5_n_0;
  wire add_ln417_1_fu_302_p2_carry_n_2;
  wire add_ln417_1_fu_302_p2_carry_n_3;
  wire \add_ln417_reg_857[11]_i_6_n_0 ;
  wire \add_ln417_reg_857[11]_i_7_n_0 ;
  wire \add_ln417_reg_857[11]_i_8_n_0 ;
  wire \add_ln417_reg_857[11]_i_9_n_0 ;
  wire \add_ln417_reg_857[15]_i_6_n_0 ;
  wire \add_ln417_reg_857[15]_i_7_n_0 ;
  wire \add_ln417_reg_857[15]_i_8_n_0 ;
  wire \add_ln417_reg_857[15]_i_9_n_0 ;
  wire \add_ln417_reg_857[19]_i_6_n_0 ;
  wire \add_ln417_reg_857[19]_i_7_n_0 ;
  wire \add_ln417_reg_857[19]_i_8_n_0 ;
  wire \add_ln417_reg_857[19]_i_9_n_0 ;
  wire \add_ln417_reg_857[23]_i_6_n_0 ;
  wire \add_ln417_reg_857[23]_i_7_n_0 ;
  wire \add_ln417_reg_857[23]_i_8_n_0 ;
  wire \add_ln417_reg_857[23]_i_9_n_0 ;
  wire \add_ln417_reg_857[27]_i_6_n_0 ;
  wire \add_ln417_reg_857[27]_i_7_n_0 ;
  wire \add_ln417_reg_857[27]_i_8_n_0 ;
  wire \add_ln417_reg_857[27]_i_9_n_0 ;
  wire \add_ln417_reg_857[31]_i_5_n_0 ;
  wire \add_ln417_reg_857[31]_i_6_n_0 ;
  wire \add_ln417_reg_857[31]_i_7_n_0 ;
  wire \add_ln417_reg_857[31]_i_8_n_0 ;
  wire \add_ln417_reg_857[3]_i_1_n_0 ;
  wire \add_ln417_reg_857[7]_i_10_n_0 ;
  wire \add_ln417_reg_857[7]_i_7_n_0 ;
  wire \add_ln417_reg_857[7]_i_8_n_0 ;
  wire \add_ln417_reg_857[7]_i_9_n_0 ;
  wire \add_ln417_reg_857_reg[11]_i_1_n_0 ;
  wire \add_ln417_reg_857_reg[11]_i_1_n_1 ;
  wire \add_ln417_reg_857_reg[11]_i_1_n_2 ;
  wire \add_ln417_reg_857_reg[11]_i_1_n_3 ;
  wire \add_ln417_reg_857_reg[15]_i_1_n_0 ;
  wire \add_ln417_reg_857_reg[15]_i_1_n_1 ;
  wire \add_ln417_reg_857_reg[15]_i_1_n_2 ;
  wire \add_ln417_reg_857_reg[15]_i_1_n_3 ;
  wire \add_ln417_reg_857_reg[19]_i_1_n_0 ;
  wire \add_ln417_reg_857_reg[19]_i_1_n_1 ;
  wire \add_ln417_reg_857_reg[19]_i_1_n_2 ;
  wire \add_ln417_reg_857_reg[19]_i_1_n_3 ;
  wire \add_ln417_reg_857_reg[23]_i_1_n_0 ;
  wire \add_ln417_reg_857_reg[23]_i_1_n_1 ;
  wire \add_ln417_reg_857_reg[23]_i_1_n_2 ;
  wire \add_ln417_reg_857_reg[23]_i_1_n_3 ;
  wire \add_ln417_reg_857_reg[27]_i_1_n_0 ;
  wire \add_ln417_reg_857_reg[27]_i_1_n_1 ;
  wire \add_ln417_reg_857_reg[27]_i_1_n_2 ;
  wire \add_ln417_reg_857_reg[27]_i_1_n_3 ;
  wire \add_ln417_reg_857_reg[31]_i_1_n_1 ;
  wire \add_ln417_reg_857_reg[31]_i_1_n_2 ;
  wire \add_ln417_reg_857_reg[31]_i_1_n_3 ;
  wire \add_ln417_reg_857_reg[7]_i_1_n_0 ;
  wire \add_ln417_reg_857_reg[7]_i_1_n_1 ;
  wire \add_ln417_reg_857_reg[7]_i_1_n_2 ;
  wire \add_ln417_reg_857_reg[7]_i_1_n_3 ;
  wire \add_ln417_reg_857_reg_n_0_[10] ;
  wire \add_ln417_reg_857_reg_n_0_[11] ;
  wire \add_ln417_reg_857_reg_n_0_[12] ;
  wire \add_ln417_reg_857_reg_n_0_[13] ;
  wire \add_ln417_reg_857_reg_n_0_[14] ;
  wire \add_ln417_reg_857_reg_n_0_[15] ;
  wire \add_ln417_reg_857_reg_n_0_[16] ;
  wire \add_ln417_reg_857_reg_n_0_[17] ;
  wire \add_ln417_reg_857_reg_n_0_[18] ;
  wire \add_ln417_reg_857_reg_n_0_[19] ;
  wire \add_ln417_reg_857_reg_n_0_[20] ;
  wire \add_ln417_reg_857_reg_n_0_[21] ;
  wire \add_ln417_reg_857_reg_n_0_[22] ;
  wire \add_ln417_reg_857_reg_n_0_[23] ;
  wire \add_ln417_reg_857_reg_n_0_[24] ;
  wire \add_ln417_reg_857_reg_n_0_[25] ;
  wire \add_ln417_reg_857_reg_n_0_[26] ;
  wire \add_ln417_reg_857_reg_n_0_[27] ;
  wire \add_ln417_reg_857_reg_n_0_[28] ;
  wire \add_ln417_reg_857_reg_n_0_[29] ;
  wire \add_ln417_reg_857_reg_n_0_[30] ;
  wire \add_ln417_reg_857_reg_n_0_[31] ;
  wire \add_ln417_reg_857_reg_n_0_[3] ;
  wire \add_ln417_reg_857_reg_n_0_[4] ;
  wire \add_ln417_reg_857_reg_n_0_[5] ;
  wire \add_ln417_reg_857_reg_n_0_[6] ;
  wire \add_ln417_reg_857_reg_n_0_[7] ;
  wire \add_ln417_reg_857_reg_n_0_[8] ;
  wire \add_ln417_reg_857_reg_n_0_[9] ;
  wire add_ln421_fu_328_p2_carry__0_i_5_n_0;
  wire add_ln421_fu_328_p2_carry__0_i_6_n_0;
  wire add_ln421_fu_328_p2_carry__0_i_7_n_0;
  wire add_ln421_fu_328_p2_carry__0_i_8_n_0;
  wire add_ln421_fu_328_p2_carry__0_n_0;
  wire add_ln421_fu_328_p2_carry__0_n_1;
  wire add_ln421_fu_328_p2_carry__0_n_2;
  wire add_ln421_fu_328_p2_carry__0_n_3;
  wire add_ln421_fu_328_p2_carry__0_n_4;
  wire add_ln421_fu_328_p2_carry__0_n_5;
  wire add_ln421_fu_328_p2_carry__0_n_6;
  wire add_ln421_fu_328_p2_carry__0_n_7;
  wire add_ln421_fu_328_p2_carry__1_i_5_n_0;
  wire add_ln421_fu_328_p2_carry__1_i_6_n_0;
  wire add_ln421_fu_328_p2_carry__1_i_7_n_0;
  wire add_ln421_fu_328_p2_carry__1_i_8_n_0;
  wire add_ln421_fu_328_p2_carry__1_n_0;
  wire add_ln421_fu_328_p2_carry__1_n_1;
  wire add_ln421_fu_328_p2_carry__1_n_2;
  wire add_ln421_fu_328_p2_carry__1_n_3;
  wire add_ln421_fu_328_p2_carry__1_n_4;
  wire add_ln421_fu_328_p2_carry__1_n_5;
  wire add_ln421_fu_328_p2_carry__1_n_6;
  wire add_ln421_fu_328_p2_carry__1_n_7;
  wire add_ln421_fu_328_p2_carry__2_i_5_n_0;
  wire add_ln421_fu_328_p2_carry__2_i_6_n_0;
  wire add_ln421_fu_328_p2_carry__2_i_7_n_0;
  wire add_ln421_fu_328_p2_carry__2_i_8_n_0;
  wire add_ln421_fu_328_p2_carry__2_n_0;
  wire add_ln421_fu_328_p2_carry__2_n_1;
  wire add_ln421_fu_328_p2_carry__2_n_2;
  wire add_ln421_fu_328_p2_carry__2_n_3;
  wire add_ln421_fu_328_p2_carry__2_n_4;
  wire add_ln421_fu_328_p2_carry__2_n_5;
  wire add_ln421_fu_328_p2_carry__2_n_6;
  wire add_ln421_fu_328_p2_carry__2_n_7;
  wire add_ln421_fu_328_p2_carry__3_i_5_n_0;
  wire add_ln421_fu_328_p2_carry__3_i_6_n_0;
  wire add_ln421_fu_328_p2_carry__3_i_7_n_0;
  wire add_ln421_fu_328_p2_carry__3_i_8_n_0;
  wire add_ln421_fu_328_p2_carry__3_n_0;
  wire add_ln421_fu_328_p2_carry__3_n_1;
  wire add_ln421_fu_328_p2_carry__3_n_2;
  wire add_ln421_fu_328_p2_carry__3_n_3;
  wire add_ln421_fu_328_p2_carry__3_n_4;
  wire add_ln421_fu_328_p2_carry__3_n_5;
  wire add_ln421_fu_328_p2_carry__3_n_6;
  wire add_ln421_fu_328_p2_carry__3_n_7;
  wire add_ln421_fu_328_p2_carry__4_i_5_n_0;
  wire add_ln421_fu_328_p2_carry__4_i_6_n_0;
  wire add_ln421_fu_328_p2_carry__4_i_7_n_0;
  wire add_ln421_fu_328_p2_carry__4_i_8_n_0;
  wire add_ln421_fu_328_p2_carry__4_n_0;
  wire add_ln421_fu_328_p2_carry__4_n_1;
  wire add_ln421_fu_328_p2_carry__4_n_2;
  wire add_ln421_fu_328_p2_carry__4_n_3;
  wire add_ln421_fu_328_p2_carry__4_n_4;
  wire add_ln421_fu_328_p2_carry__4_n_5;
  wire add_ln421_fu_328_p2_carry__4_n_6;
  wire add_ln421_fu_328_p2_carry__4_n_7;
  wire add_ln421_fu_328_p2_carry__5_i_5_n_0;
  wire add_ln421_fu_328_p2_carry__5_i_6_n_0;
  wire add_ln421_fu_328_p2_carry__5_i_7_n_0;
  wire add_ln421_fu_328_p2_carry__5_i_8_n_0;
  wire add_ln421_fu_328_p2_carry__5_n_0;
  wire add_ln421_fu_328_p2_carry__5_n_1;
  wire add_ln421_fu_328_p2_carry__5_n_2;
  wire add_ln421_fu_328_p2_carry__5_n_3;
  wire add_ln421_fu_328_p2_carry__5_n_4;
  wire add_ln421_fu_328_p2_carry__5_n_5;
  wire add_ln421_fu_328_p2_carry__5_n_6;
  wire add_ln421_fu_328_p2_carry__5_n_7;
  wire add_ln421_fu_328_p2_carry__6_i_1_n_0;
  wire add_ln421_fu_328_p2_carry__6_n_7;
  wire add_ln421_fu_328_p2_carry_i_5_n_0;
  wire add_ln421_fu_328_p2_carry_i_6_n_0;
  wire add_ln421_fu_328_p2_carry_i_7_n_0;
  wire add_ln421_fu_328_p2_carry_i_8_n_0;
  wire add_ln421_fu_328_p2_carry_n_0;
  wire add_ln421_fu_328_p2_carry_n_1;
  wire add_ln421_fu_328_p2_carry_n_2;
  wire add_ln421_fu_328_p2_carry_n_3;
  wire add_ln421_fu_328_p2_carry_n_4;
  wire add_ln421_fu_328_p2_carry_n_5;
  wire add_ln421_fu_328_p2_carry_n_6;
  wire [31:0]add_ln421_reg_878;
  wire add_ln421_reg_8780;
  wire \add_ln421_reg_878[3]_i_1_n_0 ;
  wire [31:2]and_ln414_3_fu_481_p2;
  wire [31:0]and_ln414_3_reg_977;
  wire and_ln414_3_reg_9770;
  wire \and_ln414_3_reg_977[0]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[10]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[11]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[14]_i_2_n_0 ;
  wire \and_ln414_3_reg_977[15]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[16]_i_2_n_0 ;
  wire \and_ln414_3_reg_977[17]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[18]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[19]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[1]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[20]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[21]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[22]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[23]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[24]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[25]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[26]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[28]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[29]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[30]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[30]_i_2_n_0 ;
  wire \and_ln414_3_reg_977[31]_i_3_n_0 ;
  wire \and_ln414_3_reg_977[3]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[4]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[5]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[6]_i_2_n_0 ;
  wire \and_ln414_3_reg_977[8]_i_1_n_0 ;
  wire \and_ln414_3_reg_977[9]_i_1_n_0 ;
  wire [30:1]and_ln414_fu_683_p2;
  wire [31:0]and_ln414_reg_1030;
  wire and_ln414_reg_10300;
  wire \and_ln414_reg_1030[0]_i_1_n_0 ;
  wire \and_ln414_reg_1030[10]_i_2_n_0 ;
  wire \and_ln414_reg_1030[11]_i_2_n_0 ;
  wire \and_ln414_reg_1030[12]_i_2_n_0 ;
  wire \and_ln414_reg_1030[13]_i_2_n_0 ;
  wire \and_ln414_reg_1030[14]_i_2_n_0 ;
  wire \and_ln414_reg_1030[15]_i_3_n_0 ;
  wire \and_ln414_reg_1030[16]_i_2_n_0 ;
  wire \and_ln414_reg_1030[18]_i_2_n_0 ;
  wire \and_ln414_reg_1030[19]_i_2_n_0 ;
  wire \and_ln414_reg_1030[1]_i_2_n_0 ;
  wire \and_ln414_reg_1030[20]_i_2_n_0 ;
  wire \and_ln414_reg_1030[21]_i_2_n_0 ;
  wire \and_ln414_reg_1030[22]_i_2_n_0 ;
  wire \and_ln414_reg_1030[23]_i_2_n_0 ;
  wire \and_ln414_reg_1030[24]_i_2_n_0 ;
  wire \and_ln414_reg_1030[26]_i_2_n_0 ;
  wire \and_ln414_reg_1030[27]_i_2_n_0 ;
  wire \and_ln414_reg_1030[28]_i_2_n_0 ;
  wire \and_ln414_reg_1030[2]_i_2_n_0 ;
  wire \and_ln414_reg_1030[30]_i_2_n_0 ;
  wire \and_ln414_reg_1030[30]_i_4_n_0 ;
  wire \and_ln414_reg_1030[31]_i_2_n_0 ;
  wire \and_ln414_reg_1030[31]_i_3_n_0 ;
  wire \and_ln414_reg_1030[4]_i_2_n_0 ;
  wire \and_ln414_reg_1030[5]_i_2_n_0 ;
  wire \and_ln414_reg_1030[6]_i_2_n_0 ;
  wire \and_ln414_reg_1030[7]_i_2_n_0 ;
  wire \and_ln414_reg_1030[8]_i_2_n_0 ;
  wire \and_ln414_reg_1030[9]_i_2_n_0 ;
  wire \ap_CS_fsm[11]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_2__3_n_0 ;
  wire \ap_CS_fsm[1]_i_3__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [12:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state11;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter5_i_1_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]ap_sig_allocacmp_p_Val2_load;
  wire [31:0]bits_to_add_1_fu_338_p20_out;
  wire bits_to_add_1_fu_338_p2_carry__0_i_1_n_0;
  wire bits_to_add_1_fu_338_p2_carry__0_i_2_n_0;
  wire bits_to_add_1_fu_338_p2_carry__0_i_3_n_0;
  wire bits_to_add_1_fu_338_p2_carry__0_i_4_n_0;
  wire bits_to_add_1_fu_338_p2_carry__0_n_0;
  wire bits_to_add_1_fu_338_p2_carry__0_n_1;
  wire bits_to_add_1_fu_338_p2_carry__0_n_2;
  wire bits_to_add_1_fu_338_p2_carry__0_n_3;
  wire bits_to_add_1_fu_338_p2_carry__1_i_1_n_0;
  wire bits_to_add_1_fu_338_p2_carry__1_i_2_n_0;
  wire bits_to_add_1_fu_338_p2_carry__1_i_3_n_0;
  wire bits_to_add_1_fu_338_p2_carry__1_i_4_n_0;
  wire bits_to_add_1_fu_338_p2_carry__1_n_0;
  wire bits_to_add_1_fu_338_p2_carry__1_n_1;
  wire bits_to_add_1_fu_338_p2_carry__1_n_2;
  wire bits_to_add_1_fu_338_p2_carry__1_n_3;
  wire bits_to_add_1_fu_338_p2_carry__2_i_1_n_0;
  wire bits_to_add_1_fu_338_p2_carry__2_i_2_n_0;
  wire bits_to_add_1_fu_338_p2_carry__2_i_3_n_0;
  wire bits_to_add_1_fu_338_p2_carry__2_i_4_n_0;
  wire bits_to_add_1_fu_338_p2_carry__2_n_0;
  wire bits_to_add_1_fu_338_p2_carry__2_n_1;
  wire bits_to_add_1_fu_338_p2_carry__2_n_2;
  wire bits_to_add_1_fu_338_p2_carry__2_n_3;
  wire bits_to_add_1_fu_338_p2_carry__3_i_1_n_0;
  wire bits_to_add_1_fu_338_p2_carry__3_i_2_n_0;
  wire bits_to_add_1_fu_338_p2_carry__3_i_3_n_0;
  wire bits_to_add_1_fu_338_p2_carry__3_i_4_n_0;
  wire bits_to_add_1_fu_338_p2_carry__3_n_0;
  wire bits_to_add_1_fu_338_p2_carry__3_n_1;
  wire bits_to_add_1_fu_338_p2_carry__3_n_2;
  wire bits_to_add_1_fu_338_p2_carry__3_n_3;
  wire bits_to_add_1_fu_338_p2_carry__4_i_1_n_0;
  wire bits_to_add_1_fu_338_p2_carry__4_i_2_n_0;
  wire bits_to_add_1_fu_338_p2_carry__4_i_3_n_0;
  wire bits_to_add_1_fu_338_p2_carry__4_i_4_n_0;
  wire bits_to_add_1_fu_338_p2_carry__4_n_0;
  wire bits_to_add_1_fu_338_p2_carry__4_n_1;
  wire bits_to_add_1_fu_338_p2_carry__4_n_2;
  wire bits_to_add_1_fu_338_p2_carry__4_n_3;
  wire bits_to_add_1_fu_338_p2_carry__5_i_1_n_0;
  wire bits_to_add_1_fu_338_p2_carry__5_i_2_n_0;
  wire bits_to_add_1_fu_338_p2_carry__5_i_3_n_0;
  wire bits_to_add_1_fu_338_p2_carry__5_i_4_n_0;
  wire bits_to_add_1_fu_338_p2_carry__5_n_0;
  wire bits_to_add_1_fu_338_p2_carry__5_n_1;
  wire bits_to_add_1_fu_338_p2_carry__5_n_2;
  wire bits_to_add_1_fu_338_p2_carry__5_n_3;
  wire bits_to_add_1_fu_338_p2_carry__6_i_1_n_0;
  wire bits_to_add_1_fu_338_p2_carry__6_i_2_n_0;
  wire bits_to_add_1_fu_338_p2_carry__6_i_3_n_0;
  wire bits_to_add_1_fu_338_p2_carry__6_i_4_n_0;
  wire bits_to_add_1_fu_338_p2_carry__6_n_1;
  wire bits_to_add_1_fu_338_p2_carry__6_n_2;
  wire bits_to_add_1_fu_338_p2_carry__6_n_3;
  wire bits_to_add_1_fu_338_p2_carry_i_1_n_0;
  wire bits_to_add_1_fu_338_p2_carry_i_2_n_0;
  wire bits_to_add_1_fu_338_p2_carry_i_3_n_0;
  wire bits_to_add_1_fu_338_p2_carry_i_4_n_0;
  wire bits_to_add_1_fu_338_p2_carry_n_0;
  wire bits_to_add_1_fu_338_p2_carry_n_1;
  wire bits_to_add_1_fu_338_p2_carry_n_2;
  wire bits_to_add_1_fu_338_p2_carry_n_3;
  wire [31:0]bits_to_add_1_reg_889;
  wire [31:3]bits_to_add_2_fu_316_p2;
  wire bits_to_add_2_fu_316_p2_carry__0_i_1_n_0;
  wire bits_to_add_2_fu_316_p2_carry__0_i_2_n_0;
  wire bits_to_add_2_fu_316_p2_carry__0_i_3_n_0;
  wire bits_to_add_2_fu_316_p2_carry__0_i_4_n_0;
  wire bits_to_add_2_fu_316_p2_carry__0_n_0;
  wire bits_to_add_2_fu_316_p2_carry__0_n_1;
  wire bits_to_add_2_fu_316_p2_carry__0_n_2;
  wire bits_to_add_2_fu_316_p2_carry__0_n_3;
  wire bits_to_add_2_fu_316_p2_carry__1_i_1_n_0;
  wire bits_to_add_2_fu_316_p2_carry__1_i_2_n_0;
  wire bits_to_add_2_fu_316_p2_carry__1_i_3_n_0;
  wire bits_to_add_2_fu_316_p2_carry__1_i_4_n_0;
  wire bits_to_add_2_fu_316_p2_carry__1_n_0;
  wire bits_to_add_2_fu_316_p2_carry__1_n_1;
  wire bits_to_add_2_fu_316_p2_carry__1_n_2;
  wire bits_to_add_2_fu_316_p2_carry__1_n_3;
  wire bits_to_add_2_fu_316_p2_carry__2_i_1_n_0;
  wire bits_to_add_2_fu_316_p2_carry__2_i_2_n_0;
  wire bits_to_add_2_fu_316_p2_carry__2_i_3_n_0;
  wire bits_to_add_2_fu_316_p2_carry__2_i_4_n_0;
  wire bits_to_add_2_fu_316_p2_carry__2_n_0;
  wire bits_to_add_2_fu_316_p2_carry__2_n_1;
  wire bits_to_add_2_fu_316_p2_carry__2_n_2;
  wire bits_to_add_2_fu_316_p2_carry__2_n_3;
  wire bits_to_add_2_fu_316_p2_carry__3_i_1_n_0;
  wire bits_to_add_2_fu_316_p2_carry__3_i_2_n_0;
  wire bits_to_add_2_fu_316_p2_carry__3_i_3_n_0;
  wire bits_to_add_2_fu_316_p2_carry__3_i_4_n_0;
  wire bits_to_add_2_fu_316_p2_carry__3_n_0;
  wire bits_to_add_2_fu_316_p2_carry__3_n_1;
  wire bits_to_add_2_fu_316_p2_carry__3_n_2;
  wire bits_to_add_2_fu_316_p2_carry__3_n_3;
  wire bits_to_add_2_fu_316_p2_carry__4_i_1_n_0;
  wire bits_to_add_2_fu_316_p2_carry__4_i_2_n_0;
  wire bits_to_add_2_fu_316_p2_carry__4_i_3_n_0;
  wire bits_to_add_2_fu_316_p2_carry__4_i_4_n_0;
  wire bits_to_add_2_fu_316_p2_carry__4_n_0;
  wire bits_to_add_2_fu_316_p2_carry__4_n_1;
  wire bits_to_add_2_fu_316_p2_carry__4_n_2;
  wire bits_to_add_2_fu_316_p2_carry__4_n_3;
  wire bits_to_add_2_fu_316_p2_carry__5_i_1_n_0;
  wire bits_to_add_2_fu_316_p2_carry__5_i_2_n_0;
  wire bits_to_add_2_fu_316_p2_carry__5_i_3_n_0;
  wire bits_to_add_2_fu_316_p2_carry__5_i_4_n_0;
  wire bits_to_add_2_fu_316_p2_carry__5_n_0;
  wire bits_to_add_2_fu_316_p2_carry__5_n_1;
  wire bits_to_add_2_fu_316_p2_carry__5_n_2;
  wire bits_to_add_2_fu_316_p2_carry__5_n_3;
  wire bits_to_add_2_fu_316_p2_carry__6_i_1_n_0;
  wire bits_to_add_2_fu_316_p2_carry_i_1_n_0;
  wire bits_to_add_2_fu_316_p2_carry_i_2_n_0;
  wire bits_to_add_2_fu_316_p2_carry_i_3_n_0;
  wire bits_to_add_2_fu_316_p2_carry_i_4_n_0;
  wire bits_to_add_2_fu_316_p2_carry_n_0;
  wire bits_to_add_2_fu_316_p2_carry_n_1;
  wire bits_to_add_2_fu_316_p2_carry_n_2;
  wire bits_to_add_2_fu_316_p2_carry_n_3;
  wire [31:0]bits_to_add_2_reg_873;
  wire bits_to_add_2_reg_8730;
  wire \bits_to_add_2_reg_873[31]_i_2_n_0 ;
  wire [31:0]bits_to_add_fu_102;
  wire \bits_to_add_fu_102[0]_i_1_n_0 ;
  wire \bits_to_add_fu_102[10]_i_1_n_0 ;
  wire \bits_to_add_fu_102[11]_i_1_n_0 ;
  wire \bits_to_add_fu_102[12]_i_1_n_0 ;
  wire \bits_to_add_fu_102[13]_i_1_n_0 ;
  wire \bits_to_add_fu_102[14]_i_1_n_0 ;
  wire \bits_to_add_fu_102[15]_i_1_n_0 ;
  wire \bits_to_add_fu_102[16]_i_1_n_0 ;
  wire \bits_to_add_fu_102[17]_i_1_n_0 ;
  wire \bits_to_add_fu_102[18]_i_1_n_0 ;
  wire \bits_to_add_fu_102[19]_i_1_n_0 ;
  wire \bits_to_add_fu_102[1]_i_1_n_0 ;
  wire \bits_to_add_fu_102[20]_i_1_n_0 ;
  wire \bits_to_add_fu_102[21]_i_1_n_0 ;
  wire \bits_to_add_fu_102[22]_i_1_n_0 ;
  wire \bits_to_add_fu_102[23]_i_1_n_0 ;
  wire \bits_to_add_fu_102[24]_i_1_n_0 ;
  wire \bits_to_add_fu_102[25]_i_1_n_0 ;
  wire \bits_to_add_fu_102[26]_i_1_n_0 ;
  wire \bits_to_add_fu_102[27]_i_1_n_0 ;
  wire \bits_to_add_fu_102[28]_i_1_n_0 ;
  wire \bits_to_add_fu_102[29]_i_1_n_0 ;
  wire \bits_to_add_fu_102[2]_i_1_n_0 ;
  wire \bits_to_add_fu_102[30]_i_1_n_0 ;
  wire \bits_to_add_fu_102[31]_i_2_n_0 ;
  wire \bits_to_add_fu_102[31]_i_3_n_0 ;
  wire \bits_to_add_fu_102[3]_i_1_n_0 ;
  wire \bits_to_add_fu_102[4]_i_1_n_0 ;
  wire \bits_to_add_fu_102[5]_i_1_n_0 ;
  wire \bits_to_add_fu_102[6]_i_1_n_0 ;
  wire \bits_to_add_fu_102[7]_i_1_n_0 ;
  wire \bits_to_add_fu_102[8]_i_1_n_0 ;
  wire \bits_to_add_fu_102[9]_i_1_n_0 ;
  wire bits_to_add_load_1_reg_8330;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[0] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[10] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[11] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[12] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[13] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[14] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[15] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[16] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[17] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[18] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[19] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[1] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[20] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[21] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[22] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[23] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[24] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[25] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[26] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[27] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[28] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[29] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[2] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[30] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[31] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[3] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[4] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[5] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[6] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[7] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[8] ;
  wire \bits_to_add_load_1_reg_833_reg_n_0_[9] ;
  wire clk_cnt_reg_1480;
  wire \clk_cnt_reg_148[0]_i_1_n_0 ;
  wire [31:0]clk_cnt_reg_148_reg;
  wire [31:0]cols_loc_channel_dout;
  wire [28:0]\cols_reg_751_reg[28]_0 ;
  wire [28:0]\cols_reg_751_reg[28]_1 ;
  wire [31:0]grp_load_fu_162_p1;
  wire \i_/i_/i___60_carry__0_n_0 ;
  wire \i_/i_/i___60_carry__0_n_1 ;
  wire \i_/i_/i___60_carry__0_n_2 ;
  wire \i_/i_/i___60_carry__0_n_3 ;
  wire \i_/i_/i___60_carry__0_n_4 ;
  wire \i_/i_/i___60_carry__0_n_5 ;
  wire \i_/i_/i___60_carry__0_n_6 ;
  wire \i_/i_/i___60_carry__0_n_7 ;
  wire \i_/i_/i___60_carry__1_n_0 ;
  wire \i_/i_/i___60_carry__1_n_1 ;
  wire \i_/i_/i___60_carry__1_n_2 ;
  wire \i_/i_/i___60_carry__1_n_3 ;
  wire \i_/i_/i___60_carry__1_n_4 ;
  wire \i_/i_/i___60_carry__1_n_5 ;
  wire \i_/i_/i___60_carry__1_n_6 ;
  wire \i_/i_/i___60_carry__1_n_7 ;
  wire \i_/i_/i___60_carry__2_n_0 ;
  wire \i_/i_/i___60_carry__2_n_1 ;
  wire \i_/i_/i___60_carry__2_n_2 ;
  wire \i_/i_/i___60_carry__2_n_3 ;
  wire \i_/i_/i___60_carry__2_n_4 ;
  wire \i_/i_/i___60_carry__2_n_5 ;
  wire \i_/i_/i___60_carry__2_n_6 ;
  wire \i_/i_/i___60_carry__2_n_7 ;
  wire \i_/i_/i___60_carry__3_n_0 ;
  wire \i_/i_/i___60_carry__3_n_1 ;
  wire \i_/i_/i___60_carry__3_n_2 ;
  wire \i_/i_/i___60_carry__3_n_3 ;
  wire \i_/i_/i___60_carry__3_n_4 ;
  wire \i_/i_/i___60_carry__3_n_5 ;
  wire \i_/i_/i___60_carry__3_n_6 ;
  wire \i_/i_/i___60_carry__3_n_7 ;
  wire \i_/i_/i___60_carry__4_n_0 ;
  wire \i_/i_/i___60_carry__4_n_1 ;
  wire \i_/i_/i___60_carry__4_n_2 ;
  wire \i_/i_/i___60_carry__4_n_3 ;
  wire \i_/i_/i___60_carry__4_n_4 ;
  wire \i_/i_/i___60_carry__4_n_5 ;
  wire \i_/i_/i___60_carry__4_n_6 ;
  wire \i_/i_/i___60_carry__4_n_7 ;
  wire \i_/i_/i___60_carry__5_n_0 ;
  wire \i_/i_/i___60_carry__5_n_1 ;
  wire \i_/i_/i___60_carry__5_n_2 ;
  wire \i_/i_/i___60_carry__5_n_3 ;
  wire \i_/i_/i___60_carry__5_n_4 ;
  wire \i_/i_/i___60_carry__5_n_5 ;
  wire \i_/i_/i___60_carry__5_n_6 ;
  wire \i_/i_/i___60_carry__5_n_7 ;
  wire \i_/i_/i___60_carry__6_n_1 ;
  wire \i_/i_/i___60_carry__6_n_2 ;
  wire \i_/i_/i___60_carry__6_n_3 ;
  wire \i_/i_/i___60_carry__6_n_4 ;
  wire \i_/i_/i___60_carry__6_n_5 ;
  wire \i_/i_/i___60_carry__6_n_6 ;
  wire \i_/i_/i___60_carry__6_n_7 ;
  wire \i_/i_/i___60_carry_n_0 ;
  wire \i_/i_/i___60_carry_n_1 ;
  wire \i_/i_/i___60_carry_n_2 ;
  wire \i_/i_/i___60_carry_n_3 ;
  wire \i_/i_/i___60_carry_n_4 ;
  wire \i_/i_/i___60_carry_n_5 ;
  wire \i_/i_/i___60_carry_n_6 ;
  wire \i_/i_/i___60_carry_n_7 ;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_0 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__2_n_0 ;
  wire \i_/i_/i__carry__2_n_1 ;
  wire \i_/i_/i__carry__2_n_2 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry__3_n_0 ;
  wire \i_/i_/i__carry__3_n_1 ;
  wire \i_/i_/i__carry__3_n_2 ;
  wire \i_/i_/i__carry__3_n_3 ;
  wire \i_/i_/i__carry__3_n_4 ;
  wire \i_/i_/i__carry__3_n_5 ;
  wire \i_/i_/i__carry__3_n_6 ;
  wire \i_/i_/i__carry__3_n_7 ;
  wire \i_/i_/i__carry__4_n_0 ;
  wire \i_/i_/i__carry__4_n_1 ;
  wire \i_/i_/i__carry__4_n_2 ;
  wire \i_/i_/i__carry__4_n_3 ;
  wire \i_/i_/i__carry__4_n_4 ;
  wire \i_/i_/i__carry__4_n_5 ;
  wire \i_/i_/i__carry__4_n_6 ;
  wire \i_/i_/i__carry__4_n_7 ;
  wire \i_/i_/i__carry__5_n_0 ;
  wire \i_/i_/i__carry__5_n_1 ;
  wire \i_/i_/i__carry__5_n_2 ;
  wire \i_/i_/i__carry__5_n_3 ;
  wire \i_/i_/i__carry__5_n_4 ;
  wire \i_/i_/i__carry__5_n_5 ;
  wire \i_/i_/i__carry__5_n_6 ;
  wire \i_/i_/i__carry__5_n_7 ;
  wire \i_/i_/i__carry__6_n_2 ;
  wire \i_/i_/i__carry__6_n_3 ;
  wire \i_/i_/i__carry__6_n_5 ;
  wire \i_/i_/i__carry__6_n_6 ;
  wire \i_/i_/i__carry__6_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire i___60_carry_i_1_n_0;
  wire i__carry_i_1__0_n_0;
  wire [30:0]i_reg_137_reg;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_1_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_2_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_3_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__0_i_4_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_1;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_2;
  wire icmp_ln390_1_fu_230_p2_carry__0_n_3;
  wire icmp_ln390_1_fu_230_p2_carry__1_i_1_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__1_i_2_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__1_i_3_n_0;
  wire icmp_ln390_1_fu_230_p2_carry__1_n_2;
  wire icmp_ln390_1_fu_230_p2_carry__1_n_3;
  wire icmp_ln390_1_fu_230_p2_carry_i_1_n_0;
  wire icmp_ln390_1_fu_230_p2_carry_i_2_n_0;
  wire icmp_ln390_1_fu_230_p2_carry_i_3_n_0;
  wire icmp_ln390_1_fu_230_p2_carry_i_4_n_0;
  wire icmp_ln390_1_fu_230_p2_carry_n_0;
  wire icmp_ln390_1_fu_230_p2_carry_n_1;
  wire icmp_ln390_1_fu_230_p2_carry_n_2;
  wire icmp_ln390_1_fu_230_p2_carry_n_3;
  wire icmp_ln390_1_reg_817;
  wire \icmp_ln390_1_reg_817[0]_i_1_n_0 ;
  wire \icmp_ln390_1_reg_817_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ;
  wire icmp_ln390_1_reg_817_pp0_iter2_reg;
  wire icmp_ln390_1_reg_817_pp0_iter3_reg;
  wire icmp_ln390_fu_180_p2;
  wire icmp_ln390_fu_180_p2_carry__0_i_1_n_0;
  wire icmp_ln390_fu_180_p2_carry__0_i_2_n_0;
  wire icmp_ln390_fu_180_p2_carry__0_i_3_n_0;
  wire icmp_ln390_fu_180_p2_carry__0_i_4_n_0;
  wire icmp_ln390_fu_180_p2_carry__0_i_5_n_0;
  wire icmp_ln390_fu_180_p2_carry__0_i_6_n_0;
  wire icmp_ln390_fu_180_p2_carry__0_i_7_n_0;
  wire icmp_ln390_fu_180_p2_carry__0_i_8_n_0;
  wire icmp_ln390_fu_180_p2_carry__0_n_0;
  wire icmp_ln390_fu_180_p2_carry__0_n_1;
  wire icmp_ln390_fu_180_p2_carry__0_n_2;
  wire icmp_ln390_fu_180_p2_carry__0_n_3;
  wire icmp_ln390_fu_180_p2_carry__1_i_1_n_0;
  wire icmp_ln390_fu_180_p2_carry__1_i_2_n_0;
  wire icmp_ln390_fu_180_p2_carry__1_i_3_n_0;
  wire icmp_ln390_fu_180_p2_carry__1_i_4_n_0;
  wire icmp_ln390_fu_180_p2_carry__1_i_5_n_0;
  wire icmp_ln390_fu_180_p2_carry__1_i_6_n_0;
  wire icmp_ln390_fu_180_p2_carry__1_i_7_n_0;
  wire icmp_ln390_fu_180_p2_carry__1_i_8_n_0;
  wire icmp_ln390_fu_180_p2_carry__1_n_0;
  wire icmp_ln390_fu_180_p2_carry__1_n_1;
  wire icmp_ln390_fu_180_p2_carry__1_n_2;
  wire icmp_ln390_fu_180_p2_carry__1_n_3;
  wire icmp_ln390_fu_180_p2_carry__2_i_1_n_0;
  wire icmp_ln390_fu_180_p2_carry__2_i_2_n_0;
  wire icmp_ln390_fu_180_p2_carry__2_i_3_n_0;
  wire icmp_ln390_fu_180_p2_carry__2_i_4_n_0;
  wire icmp_ln390_fu_180_p2_carry__2_i_5_n_0;
  wire icmp_ln390_fu_180_p2_carry__2_i_6_n_0;
  wire icmp_ln390_fu_180_p2_carry__2_i_7_n_0;
  wire icmp_ln390_fu_180_p2_carry__2_i_8_n_0;
  wire icmp_ln390_fu_180_p2_carry__2_n_1;
  wire icmp_ln390_fu_180_p2_carry__2_n_2;
  wire icmp_ln390_fu_180_p2_carry__2_n_3;
  wire icmp_ln390_fu_180_p2_carry_i_1_n_0;
  wire icmp_ln390_fu_180_p2_carry_i_2_n_0;
  wire icmp_ln390_fu_180_p2_carry_i_3_n_0;
  wire icmp_ln390_fu_180_p2_carry_i_4_n_0;
  wire icmp_ln390_fu_180_p2_carry_i_5_n_0;
  wire icmp_ln390_fu_180_p2_carry_i_6_n_0;
  wire icmp_ln390_fu_180_p2_carry_i_7_n_0;
  wire icmp_ln390_fu_180_p2_carry_i_8_n_0;
  wire icmp_ln390_fu_180_p2_carry_n_0;
  wire icmp_ln390_fu_180_p2_carry_n_1;
  wire icmp_ln390_fu_180_p2_carry_n_2;
  wire icmp_ln390_fu_180_p2_carry_n_3;
  wire icmp_ln390_reg_773;
  wire \icmp_ln390_reg_773[0]_i_1_n_0 ;
  wire icmp_ln398_fu_235_p2_carry__0_i_1_n_0;
  wire icmp_ln398_fu_235_p2_carry__0_i_2_n_0;
  wire icmp_ln398_fu_235_p2_carry__0_i_3_n_0;
  wire icmp_ln398_fu_235_p2_carry__0_i_4_n_0;
  wire icmp_ln398_fu_235_p2_carry__0_n_0;
  wire icmp_ln398_fu_235_p2_carry__0_n_1;
  wire icmp_ln398_fu_235_p2_carry__0_n_2;
  wire icmp_ln398_fu_235_p2_carry__0_n_3;
  wire icmp_ln398_fu_235_p2_carry__1_i_1_n_0;
  wire icmp_ln398_fu_235_p2_carry__1_i_2_n_0;
  wire icmp_ln398_fu_235_p2_carry__1_i_3_n_0;
  wire icmp_ln398_fu_235_p2_carry__1_n_1;
  wire icmp_ln398_fu_235_p2_carry__1_n_2;
  wire icmp_ln398_fu_235_p2_carry__1_n_3;
  wire icmp_ln398_fu_235_p2_carry_i_1_n_0;
  wire icmp_ln398_fu_235_p2_carry_i_2_n_0;
  wire icmp_ln398_fu_235_p2_carry_i_3_n_0;
  wire icmp_ln398_fu_235_p2_carry_i_4_n_0;
  wire icmp_ln398_fu_235_p2_carry_n_0;
  wire icmp_ln398_fu_235_p2_carry_n_1;
  wire icmp_ln398_fu_235_p2_carry_n_2;
  wire icmp_ln398_fu_235_p2_carry_n_3;
  wire icmp_ln398_reg_821;
  wire \icmp_ln398_reg_821[0]_i_1_n_0 ;
  wire \icmp_ln398_reg_821[0]_rep_i_1_n_0 ;
  wire \icmp_ln398_reg_821_reg[0]_rep_n_0 ;
  wire icmp_ln412_fu_272_p2;
  wire icmp_ln412_fu_272_p2_carry__0_i_1_n_0;
  wire icmp_ln412_fu_272_p2_carry__0_i_2_n_0;
  wire icmp_ln412_fu_272_p2_carry__0_i_3_n_0;
  wire icmp_ln412_fu_272_p2_carry__0_i_4_n_0;
  wire icmp_ln412_fu_272_p2_carry__0_i_5_n_0;
  wire icmp_ln412_fu_272_p2_carry__0_i_6_n_0;
  wire icmp_ln412_fu_272_p2_carry__0_i_7_n_0;
  wire icmp_ln412_fu_272_p2_carry__0_i_8_n_0;
  wire icmp_ln412_fu_272_p2_carry__0_n_0;
  wire icmp_ln412_fu_272_p2_carry__0_n_1;
  wire icmp_ln412_fu_272_p2_carry__0_n_2;
  wire icmp_ln412_fu_272_p2_carry__0_n_3;
  wire icmp_ln412_fu_272_p2_carry__1_i_1_n_0;
  wire icmp_ln412_fu_272_p2_carry__1_i_2_n_0;
  wire icmp_ln412_fu_272_p2_carry__1_i_3_n_0;
  wire icmp_ln412_fu_272_p2_carry__1_i_4_n_0;
  wire icmp_ln412_fu_272_p2_carry__1_i_5_n_0;
  wire icmp_ln412_fu_272_p2_carry__1_i_6_n_0;
  wire icmp_ln412_fu_272_p2_carry__1_i_7_n_0;
  wire icmp_ln412_fu_272_p2_carry__1_i_8_n_0;
  wire icmp_ln412_fu_272_p2_carry__1_n_0;
  wire icmp_ln412_fu_272_p2_carry__1_n_1;
  wire icmp_ln412_fu_272_p2_carry__1_n_2;
  wire icmp_ln412_fu_272_p2_carry__1_n_3;
  wire icmp_ln412_fu_272_p2_carry__2_i_1_n_0;
  wire icmp_ln412_fu_272_p2_carry__2_i_2_n_0;
  wire icmp_ln412_fu_272_p2_carry__2_i_3_n_0;
  wire icmp_ln412_fu_272_p2_carry__2_i_4_n_0;
  wire icmp_ln412_fu_272_p2_carry__2_i_5_n_0;
  wire icmp_ln412_fu_272_p2_carry__2_i_6_n_0;
  wire icmp_ln412_fu_272_p2_carry__2_i_7_n_0;
  wire icmp_ln412_fu_272_p2_carry__2_i_8_n_0;
  wire icmp_ln412_fu_272_p2_carry__2_n_1;
  wire icmp_ln412_fu_272_p2_carry__2_n_2;
  wire icmp_ln412_fu_272_p2_carry__2_n_3;
  wire icmp_ln412_fu_272_p2_carry_i_1_n_0;
  wire icmp_ln412_fu_272_p2_carry_i_2_n_0;
  wire icmp_ln412_fu_272_p2_carry_i_3_n_0;
  wire icmp_ln412_fu_272_p2_carry_i_4_n_0;
  wire icmp_ln412_fu_272_p2_carry_i_5_n_0;
  wire icmp_ln412_fu_272_p2_carry_i_6_n_0;
  wire icmp_ln412_fu_272_p2_carry_i_7_n_0;
  wire icmp_ln412_fu_272_p2_carry_i_8_n_0;
  wire icmp_ln412_fu_272_p2_carry_i_9_n_0;
  wire icmp_ln412_fu_272_p2_carry_n_0;
  wire icmp_ln412_fu_272_p2_carry_n_1;
  wire icmp_ln412_fu_272_p2_carry_n_2;
  wire icmp_ln412_fu_272_p2_carry_n_3;
  wire icmp_ln412_reg_840;
  wire icmp_ln412_reg_840_pp0_iter2_reg;
  wire \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0] ;
  wire icmp_ln412_reg_840_pp0_iter4_reg;
  wire icmp_ln414_1_fu_362_p2;
  wire icmp_ln414_1_reg_907;
  wire \icmp_ln414_1_reg_907[0]_i_1_n_0 ;
  wire \icmp_ln414_1_reg_907[0]_i_3_n_0 ;
  wire \icmp_ln414_1_reg_907[0]_i_4_n_0 ;
  wire \icmp_ln414_1_reg_907[0]_i_5_n_0 ;
  wire \icmp_ln414_1_reg_907[0]_i_6_n_0 ;
  wire \icmp_ln414_1_reg_907[0]_i_7_n_0 ;
  wire icmp_ln414_1_reg_907_pp0_iter3_reg;
  wire icmp_ln414_fu_405_p2;
  wire icmp_ln414_fu_405_p2_carry__0_i_1_n_0;
  wire icmp_ln414_fu_405_p2_carry__0_i_2_n_0;
  wire icmp_ln414_fu_405_p2_carry__0_i_3_n_0;
  wire icmp_ln414_fu_405_p2_carry__0_i_4_n_0;
  wire icmp_ln414_fu_405_p2_carry__0_i_5_n_0;
  wire icmp_ln414_fu_405_p2_carry__0_i_6_n_0;
  wire icmp_ln414_fu_405_p2_carry__0_i_7_n_0;
  wire icmp_ln414_fu_405_p2_carry__0_i_8_n_0;
  wire icmp_ln414_fu_405_p2_carry__0_n_0;
  wire icmp_ln414_fu_405_p2_carry__0_n_1;
  wire icmp_ln414_fu_405_p2_carry__0_n_2;
  wire icmp_ln414_fu_405_p2_carry__0_n_3;
  wire icmp_ln414_fu_405_p2_carry__1_i_1_n_0;
  wire icmp_ln414_fu_405_p2_carry__1_i_2_n_0;
  wire icmp_ln414_fu_405_p2_carry__1_i_3_n_0;
  wire icmp_ln414_fu_405_p2_carry__1_i_4_n_0;
  wire icmp_ln414_fu_405_p2_carry__1_i_5_n_0;
  wire icmp_ln414_fu_405_p2_carry__1_i_6_n_0;
  wire icmp_ln414_fu_405_p2_carry__1_i_7_n_0;
  wire icmp_ln414_fu_405_p2_carry__1_i_8_n_0;
  wire icmp_ln414_fu_405_p2_carry__1_n_0;
  wire icmp_ln414_fu_405_p2_carry__1_n_1;
  wire icmp_ln414_fu_405_p2_carry__1_n_2;
  wire icmp_ln414_fu_405_p2_carry__1_n_3;
  wire icmp_ln414_fu_405_p2_carry__2_i_1_n_0;
  wire icmp_ln414_fu_405_p2_carry__2_i_2_n_0;
  wire icmp_ln414_fu_405_p2_carry__2_i_3_n_0;
  wire icmp_ln414_fu_405_p2_carry__2_i_4_n_0;
  wire icmp_ln414_fu_405_p2_carry__2_i_5_n_0;
  wire icmp_ln414_fu_405_p2_carry__2_i_6_n_0;
  wire icmp_ln414_fu_405_p2_carry__2_i_7_n_0;
  wire icmp_ln414_fu_405_p2_carry__2_i_8_n_0;
  wire icmp_ln414_fu_405_p2_carry__2_n_1;
  wire icmp_ln414_fu_405_p2_carry__2_n_2;
  wire icmp_ln414_fu_405_p2_carry__2_n_3;
  wire icmp_ln414_fu_405_p2_carry_i_1_n_0;
  wire icmp_ln414_fu_405_p2_carry_i_2_n_0;
  wire icmp_ln414_fu_405_p2_carry_i_3_n_0;
  wire icmp_ln414_fu_405_p2_carry_i_4_n_0;
  wire icmp_ln414_fu_405_p2_carry_i_5_n_0;
  wire icmp_ln414_fu_405_p2_carry_i_6_n_0;
  wire icmp_ln414_fu_405_p2_carry_i_7_n_0;
  wire icmp_ln414_fu_405_p2_carry_i_8_n_0;
  wire icmp_ln414_fu_405_p2_carry_n_0;
  wire icmp_ln414_fu_405_p2_carry_n_1;
  wire icmp_ln414_fu_405_p2_carry_n_2;
  wire icmp_ln414_fu_405_p2_carry_n_3;
  wire icmp_ln414_reg_955;
  wire icmp_ln414_reg_955_pp0_iter3_reg;
  wire icmp_ln414_reg_955_pp0_iter4_reg;
  wire icmp_ln416_fu_284_p2;
  wire icmp_ln416_fu_284_p2_carry__0_i_1_n_0;
  wire icmp_ln416_fu_284_p2_carry__0_i_2_n_0;
  wire icmp_ln416_fu_284_p2_carry__0_i_3_n_0;
  wire icmp_ln416_fu_284_p2_carry__0_i_4_n_0;
  wire icmp_ln416_fu_284_p2_carry__0_i_5_n_0;
  wire icmp_ln416_fu_284_p2_carry__0_i_6_n_0;
  wire icmp_ln416_fu_284_p2_carry__0_i_7_n_0;
  wire icmp_ln416_fu_284_p2_carry__0_i_8_n_0;
  wire icmp_ln416_fu_284_p2_carry__0_n_0;
  wire icmp_ln416_fu_284_p2_carry__0_n_1;
  wire icmp_ln416_fu_284_p2_carry__0_n_2;
  wire icmp_ln416_fu_284_p2_carry__0_n_3;
  wire icmp_ln416_fu_284_p2_carry__1_i_1_n_0;
  wire icmp_ln416_fu_284_p2_carry__1_i_2_n_0;
  wire icmp_ln416_fu_284_p2_carry__1_i_3_n_0;
  wire icmp_ln416_fu_284_p2_carry__1_i_4_n_0;
  wire icmp_ln416_fu_284_p2_carry__1_i_5_n_0;
  wire icmp_ln416_fu_284_p2_carry__1_n_2;
  wire icmp_ln416_fu_284_p2_carry__1_n_3;
  wire icmp_ln416_fu_284_p2_carry_i_1_n_0;
  wire icmp_ln416_fu_284_p2_carry_i_2_n_0;
  wire icmp_ln416_fu_284_p2_carry_i_3_n_0;
  wire icmp_ln416_fu_284_p2_carry_i_4_n_0;
  wire icmp_ln416_fu_284_p2_carry_i_5_n_0;
  wire icmp_ln416_fu_284_p2_carry_i_6_n_0;
  wire icmp_ln416_fu_284_p2_carry_i_7_n_0;
  wire icmp_ln416_fu_284_p2_carry_i_8_n_0;
  wire icmp_ln416_fu_284_p2_carry_n_0;
  wire icmp_ln416_fu_284_p2_carry_n_1;
  wire icmp_ln416_fu_284_p2_carry_n_2;
  wire icmp_ln416_fu_284_p2_carry_n_3;
  wire icmp_ln416_reg_852;
  wire icmp_ln416_reg_852_pp0_iter2_reg;
  wire icmp_ln416_reg_852_pp0_iter3_reg;
  wire icmp_ln416_reg_852_pp0_iter4_reg;
  wire \icmp_ln426_reg_1036[0]_i_1_n_0 ;
  wire \icmp_ln426_reg_1036[0]_i_2_n_0 ;
  wire \icmp_ln426_reg_1036[0]_i_3_n_0 ;
  wire \icmp_ln426_reg_1036[0]_i_4_n_0 ;
  wire \icmp_ln426_reg_1036[0]_i_5_n_0 ;
  wire \icmp_ln426_reg_1036[0]_i_6_n_0 ;
  wire \icmp_ln426_reg_1036[0]_i_7_n_0 ;
  wire \icmp_ln426_reg_1036[0]_i_8_n_0 ;
  wire \icmp_ln426_reg_1036[0]_i_9_n_0 ;
  wire \icmp_ln426_reg_1036_reg_n_0_[0] ;
  wire icmp_ln674_fu_383_p2;
  wire icmp_ln674_fu_383_p2_carry__0_i_1_n_0;
  wire icmp_ln674_fu_383_p2_carry__0_i_2_n_0;
  wire icmp_ln674_fu_383_p2_carry__0_i_3_n_0;
  wire icmp_ln674_fu_383_p2_carry__0_i_4_n_0;
  wire icmp_ln674_fu_383_p2_carry__0_i_5_n_0;
  wire icmp_ln674_fu_383_p2_carry__0_i_6_n_0;
  wire icmp_ln674_fu_383_p2_carry__0_i_7_n_0;
  wire icmp_ln674_fu_383_p2_carry__0_i_8_n_0;
  wire icmp_ln674_fu_383_p2_carry__0_n_0;
  wire icmp_ln674_fu_383_p2_carry__0_n_1;
  wire icmp_ln674_fu_383_p2_carry__0_n_2;
  wire icmp_ln674_fu_383_p2_carry__0_n_3;
  wire icmp_ln674_fu_383_p2_carry__1_i_1_n_0;
  wire icmp_ln674_fu_383_p2_carry__1_i_2_n_0;
  wire icmp_ln674_fu_383_p2_carry__1_i_3_n_0;
  wire icmp_ln674_fu_383_p2_carry__1_i_4_n_0;
  wire icmp_ln674_fu_383_p2_carry__1_i_5_n_0;
  wire icmp_ln674_fu_383_p2_carry__1_i_6_n_0;
  wire icmp_ln674_fu_383_p2_carry__1_i_7_n_0;
  wire icmp_ln674_fu_383_p2_carry__1_i_8_n_0;
  wire icmp_ln674_fu_383_p2_carry__1_n_0;
  wire icmp_ln674_fu_383_p2_carry__1_n_1;
  wire icmp_ln674_fu_383_p2_carry__1_n_2;
  wire icmp_ln674_fu_383_p2_carry__1_n_3;
  wire icmp_ln674_fu_383_p2_carry__2_i_1_n_0;
  wire icmp_ln674_fu_383_p2_carry__2_i_2_n_0;
  wire icmp_ln674_fu_383_p2_carry__2_i_3_n_0;
  wire icmp_ln674_fu_383_p2_carry__2_i_4_n_0;
  wire icmp_ln674_fu_383_p2_carry__2_i_5_n_0;
  wire icmp_ln674_fu_383_p2_carry__2_i_6_n_0;
  wire icmp_ln674_fu_383_p2_carry__2_n_2;
  wire icmp_ln674_fu_383_p2_carry__2_n_3;
  wire icmp_ln674_fu_383_p2_carry_i_1_n_0;
  wire icmp_ln674_fu_383_p2_carry_i_2_n_0;
  wire icmp_ln674_fu_383_p2_carry_i_3_n_0;
  wire icmp_ln674_fu_383_p2_carry_i_4_n_0;
  wire icmp_ln674_fu_383_p2_carry_i_5_n_0;
  wire icmp_ln674_fu_383_p2_carry_i_6_n_0;
  wire icmp_ln674_fu_383_p2_carry_i_7_n_0;
  wire icmp_ln674_fu_383_p2_carry_i_8_n_0;
  wire icmp_ln674_fu_383_p2_carry_n_0;
  wire icmp_ln674_fu_383_p2_carry_n_1;
  wire icmp_ln674_fu_383_p2_carry_n_2;
  wire icmp_ln674_fu_383_p2_carry_n_3;
  wire icmp_ln674_reg_931;
  wire icmp_ln674_reg_9310;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire \last_N_size_reg_777[5]_i_2_n_0 ;
  wire \last_N_size_reg_777_reg[13]_i_1_n_0 ;
  wire \last_N_size_reg_777_reg[13]_i_1_n_1 ;
  wire \last_N_size_reg_777_reg[13]_i_1_n_2 ;
  wire \last_N_size_reg_777_reg[13]_i_1_n_3 ;
  wire \last_N_size_reg_777_reg[17]_i_1_n_0 ;
  wire \last_N_size_reg_777_reg[17]_i_1_n_1 ;
  wire \last_N_size_reg_777_reg[17]_i_1_n_2 ;
  wire \last_N_size_reg_777_reg[17]_i_1_n_3 ;
  wire \last_N_size_reg_777_reg[21]_i_1_n_0 ;
  wire \last_N_size_reg_777_reg[21]_i_1_n_1 ;
  wire \last_N_size_reg_777_reg[21]_i_1_n_2 ;
  wire \last_N_size_reg_777_reg[21]_i_1_n_3 ;
  wire \last_N_size_reg_777_reg[25]_i_1_n_0 ;
  wire \last_N_size_reg_777_reg[25]_i_1_n_1 ;
  wire \last_N_size_reg_777_reg[25]_i_1_n_2 ;
  wire \last_N_size_reg_777_reg[25]_i_1_n_3 ;
  wire \last_N_size_reg_777_reg[29]_i_1_n_0 ;
  wire \last_N_size_reg_777_reg[29]_i_1_n_1 ;
  wire \last_N_size_reg_777_reg[29]_i_1_n_2 ;
  wire \last_N_size_reg_777_reg[29]_i_1_n_3 ;
  wire \last_N_size_reg_777_reg[31]_i_1_n_3 ;
  wire \last_N_size_reg_777_reg[5]_i_1_n_0 ;
  wire \last_N_size_reg_777_reg[5]_i_1_n_1 ;
  wire \last_N_size_reg_777_reg[5]_i_1_n_2 ;
  wire \last_N_size_reg_777_reg[5]_i_1_n_3 ;
  wire \last_N_size_reg_777_reg[9]_i_1_n_0 ;
  wire \last_N_size_reg_777_reg[9]_i_1_n_1 ;
  wire \last_N_size_reg_777_reg[9]_i_1_n_2 ;
  wire \last_N_size_reg_777_reg[9]_i_1_n_3 ;
  wire \last_N_size_reg_777_reg_n_0_[10] ;
  wire \last_N_size_reg_777_reg_n_0_[11] ;
  wire \last_N_size_reg_777_reg_n_0_[12] ;
  wire \last_N_size_reg_777_reg_n_0_[13] ;
  wire \last_N_size_reg_777_reg_n_0_[14] ;
  wire \last_N_size_reg_777_reg_n_0_[15] ;
  wire \last_N_size_reg_777_reg_n_0_[16] ;
  wire \last_N_size_reg_777_reg_n_0_[17] ;
  wire \last_N_size_reg_777_reg_n_0_[18] ;
  wire \last_N_size_reg_777_reg_n_0_[19] ;
  wire \last_N_size_reg_777_reg_n_0_[20] ;
  wire \last_N_size_reg_777_reg_n_0_[21] ;
  wire \last_N_size_reg_777_reg_n_0_[22] ;
  wire \last_N_size_reg_777_reg_n_0_[23] ;
  wire \last_N_size_reg_777_reg_n_0_[24] ;
  wire \last_N_size_reg_777_reg_n_0_[25] ;
  wire \last_N_size_reg_777_reg_n_0_[26] ;
  wire \last_N_size_reg_777_reg_n_0_[27] ;
  wire \last_N_size_reg_777_reg_n_0_[28] ;
  wire \last_N_size_reg_777_reg_n_0_[29] ;
  wire \last_N_size_reg_777_reg_n_0_[30] ;
  wire \last_N_size_reg_777_reg_n_0_[31] ;
  wire \last_N_size_reg_777_reg_n_0_[3] ;
  wire \last_N_size_reg_777_reg_n_0_[4] ;
  wire \last_N_size_reg_777_reg_n_0_[5] ;
  wire \last_N_size_reg_777_reg_n_0_[6] ;
  wire \last_N_size_reg_777_reg_n_0_[7] ;
  wire \last_N_size_reg_777_reg_n_0_[8] ;
  wire \last_N_size_reg_777_reg_n_0_[9] ;
  wire [31:0]loop_count_reg_767;
  wire [0:0]lshr_ln414_2_fu_541_p2;
  wire [31:0]lshr_ln414_2_reg_993;
  wire lshr_ln414_2_reg_9930;
  wire \lshr_ln414_2_reg_993[10]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[11]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[12]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[13]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[14]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[15]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[16]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[17]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[18]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[19]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[1]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[20]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[21]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[22]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[23]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[24]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[25]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[26]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[27]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[28]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[29]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[2]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[30]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[31]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[31]_i_2_n_0 ;
  wire \lshr_ln414_2_reg_993[3]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[4]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[5]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[6]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[7]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[8]_i_1_n_0 ;
  wire \lshr_ln414_2_reg_993[9]_i_1_n_0 ;
  wire [6:0]lshr_ln674_1_fu_532_p2;
  wire [7:0]lshr_ln674_1_reg_988;
  wire \lshr_ln674_1_reg_988[0]_i_2_n_0 ;
  wire \lshr_ln674_1_reg_988[0]_i_3_n_0 ;
  wire \lshr_ln674_1_reg_988[0]_i_4_n_0 ;
  wire \lshr_ln674_1_reg_988[1]_i_2_n_0 ;
  wire \lshr_ln674_1_reg_988[1]_i_3_n_0 ;
  wire \lshr_ln674_1_reg_988[2]_i_2_n_0 ;
  wire \lshr_ln674_1_reg_988[3]_i_2_n_0 ;
  wire \lshr_ln674_1_reg_988[3]_i_3_n_0 ;
  wire \lshr_ln674_1_reg_988[4]_i_2_n_0 ;
  wire \lshr_ln674_1_reg_988[4]_i_3_n_0 ;
  wire \lshr_ln674_1_reg_988[5]_i_2_n_0 ;
  wire \lshr_ln674_1_reg_988[5]_i_3_n_0 ;
  wire \lshr_ln674_1_reg_988[6]_i_2_n_0 ;
  wire \lshr_ln674_1_reg_988[6]_i_3_n_0 ;
  wire \lshr_ln674_1_reg_988[7]_i_1_n_0 ;
  wire \lshr_ln674_1_reg_988[7]_i_2_n_0 ;
  wire \lshr_ln674_1_reg_988[7]_i_3_n_0 ;
  wire \lshr_ln674_1_reg_988[7]_i_4_n_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2__0_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [7:0]out_mat_420_dout;
  wire out_mat_data_empty_n;
  wire [28:0]p_0_in;
  wire p_15_in;
  wire p_25_in;
  wire p_5_in;
  wire [31:0]p_Result_1_fu_594_p2;
  wire [31:0]p_Result_1_reg_1014;
  wire p_Result_1_reg_10140;
  wire [31:0]p_Result_3_fu_635_p2;
  wire [31:0]p_Result_3_reg_1019;
  wire p_Result_3_reg_10190;
  wire \p_Result_3_reg_1019[1]_i_2_n_0 ;
  wire \p_Result_3_reg_1019[3]_i_2_n_0 ;
  wire \p_Result_3_reg_1019[5]_i_2_n_0 ;
  wire \p_Result_3_reg_1019[7]_i_2_n_0 ;
  wire [31:0]p_Val2_load_reg_1009;
  wire p_Val2_load_reg_10090;
  wire [31:0]p_Val2_s_fu_98;
  wire p_Val2_s_fu_980;
  wire \p_Val2_s_fu_98[0]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[10]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[11]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[12]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[13]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[14]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[15]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[16]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[17]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[18]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[19]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[1]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[20]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[21]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[22]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[23]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[24]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[25]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[26]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[27]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[28]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[29]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[2]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[30]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[31]_i_3_n_0 ;
  wire \p_Val2_s_fu_98[3]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[4]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[5]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[6]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[7]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[8]_i_2_n_0 ;
  wire \p_Val2_s_fu_98[9]_i_2_n_0 ;
  wire [31:17]rows_reg_746;
  wire [31:0]sel0;
  wire [5:5]select_ln414_fu_552_p3;
  wire shiftReg_ce;
  wire [31:15]shl_ln414_2_fu_463_p2;
  wire [31:0]shl_ln414_2_reg_971;
  wire \shl_ln414_2_reg_971[0]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[0]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[0]_i_3_n_0 ;
  wire \shl_ln414_2_reg_971[0]_i_4_n_0 ;
  wire \shl_ln414_2_reg_971[14]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[16]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[17]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[17]_i_3_n_0 ;
  wire \shl_ln414_2_reg_971[17]_i_4_n_0 ;
  wire \shl_ln414_2_reg_971[17]_i_5_n_0 ;
  wire \shl_ln414_2_reg_971[18]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[18]_i_3_n_0 ;
  wire \shl_ln414_2_reg_971[19]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[1]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[20]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[20]_i_3_n_0 ;
  wire \shl_ln414_2_reg_971[20]_i_4_n_0 ;
  wire \shl_ln414_2_reg_971[20]_i_5_n_0 ;
  wire \shl_ln414_2_reg_971[20]_i_6_n_0 ;
  wire \shl_ln414_2_reg_971[21]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[21]_i_3_n_0 ;
  wire \shl_ln414_2_reg_971[21]_i_4_n_0 ;
  wire \shl_ln414_2_reg_971[21]_i_5_n_0 ;
  wire \shl_ln414_2_reg_971[21]_i_6_n_0 ;
  wire \shl_ln414_2_reg_971[21]_i_7_n_0 ;
  wire \shl_ln414_2_reg_971[21]_i_8_n_0 ;
  wire \shl_ln414_2_reg_971[22]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[22]_i_3_n_0 ;
  wire \shl_ln414_2_reg_971[22]_i_4_n_0 ;
  wire \shl_ln414_2_reg_971[22]_i_5_n_0 ;
  wire \shl_ln414_2_reg_971[22]_i_6_n_0 ;
  wire \shl_ln414_2_reg_971[22]_i_7_n_0 ;
  wire \shl_ln414_2_reg_971[22]_i_8_n_0 ;
  wire \shl_ln414_2_reg_971[24]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[25]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[26]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[27]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[28]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[29]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[2]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[2]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[2]_i_3_n_0 ;
  wire \shl_ln414_2_reg_971[2]_i_4_n_0 ;
  wire \shl_ln414_2_reg_971[30]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[30]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[30]_i_3_n_0 ;
  wire \shl_ln414_2_reg_971[3]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[4]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[5]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[6]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[7]_i_1_n_0 ;
  wire \shl_ln414_2_reg_971[7]_i_2_n_0 ;
  wire \shl_ln414_2_reg_971[7]_i_3_n_0 ;
  wire \shl_ln414_2_reg_971[7]_i_4_n_0 ;
  wire \shl_ln414_2_reg_971[7]_i_5_n_0 ;
  wire \shl_ln414_2_reg_971[7]_i_6_n_0 ;
  wire \shl_ln414_2_reg_971[7]_i_7_n_0 ;
  wire \shl_ln414_2_reg_971[7]_i_8_n_0 ;
  wire [22:16]shl_ln414_fu_665_p2;
  wire [31:0]shl_ln414_reg_1024;
  wire \shl_ln414_reg_1024[0]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[10]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[10]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[11]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[11]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[11]_i_3_n_0 ;
  wire \shl_ln414_reg_1024[11]_i_4_n_0 ;
  wire \shl_ln414_reg_1024[12]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[12]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[13]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[14]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[14]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[15]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[15]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[15]_i_3_n_0 ;
  wire \shl_ln414_reg_1024[16]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[16]_i_3_n_0 ;
  wire \shl_ln414_reg_1024[17]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[17]_i_3_n_0 ;
  wire \shl_ln414_reg_1024[17]_i_4_n_0 ;
  wire \shl_ln414_reg_1024[18]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[19]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[1]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[1]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[20]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[20]_i_3_n_0 ;
  wire \shl_ln414_reg_1024[20]_i_4_n_0 ;
  wire \shl_ln414_reg_1024[20]_i_5_n_0 ;
  wire \shl_ln414_reg_1024[21]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[21]_i_3_n_0 ;
  wire \shl_ln414_reg_1024[21]_i_4_n_0 ;
  wire \shl_ln414_reg_1024[21]_i_5_n_0 ;
  wire \shl_ln414_reg_1024[21]_i_6_n_0 ;
  wire \shl_ln414_reg_1024[22]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[22]_i_4_n_0 ;
  wire \shl_ln414_reg_1024[22]_i_5_n_0 ;
  wire \shl_ln414_reg_1024[22]_i_6_n_0 ;
  wire \shl_ln414_reg_1024[2]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[31]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[3]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[4]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[5]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[6]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[7]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[8]_i_1_n_0 ;
  wire \shl_ln414_reg_1024[8]_i_2_n_0 ;
  wire \shl_ln414_reg_1024[9]_i_1_n_0 ;
  wire [31:3]shl_ln_fu_185_p3;
  wire [31:0]srcMat_1_c_dout;
  wire strm_full_n;
  wire [31:1]sub13_i_i_fu_210_p2;
  wire sub13_i_i_fu_210_p2_carry__0_n_0;
  wire sub13_i_i_fu_210_p2_carry__0_n_1;
  wire sub13_i_i_fu_210_p2_carry__0_n_2;
  wire sub13_i_i_fu_210_p2_carry__0_n_3;
  wire sub13_i_i_fu_210_p2_carry__1_n_0;
  wire sub13_i_i_fu_210_p2_carry__1_n_1;
  wire sub13_i_i_fu_210_p2_carry__1_n_2;
  wire sub13_i_i_fu_210_p2_carry__1_n_3;
  wire sub13_i_i_fu_210_p2_carry__2_n_0;
  wire sub13_i_i_fu_210_p2_carry__2_n_1;
  wire sub13_i_i_fu_210_p2_carry__2_n_2;
  wire sub13_i_i_fu_210_p2_carry__2_n_3;
  wire sub13_i_i_fu_210_p2_carry__3_n_0;
  wire sub13_i_i_fu_210_p2_carry__3_n_1;
  wire sub13_i_i_fu_210_p2_carry__3_n_2;
  wire sub13_i_i_fu_210_p2_carry__3_n_3;
  wire sub13_i_i_fu_210_p2_carry__4_n_0;
  wire sub13_i_i_fu_210_p2_carry__4_n_1;
  wire sub13_i_i_fu_210_p2_carry__4_n_2;
  wire sub13_i_i_fu_210_p2_carry__4_n_3;
  wire sub13_i_i_fu_210_p2_carry__5_n_0;
  wire sub13_i_i_fu_210_p2_carry__5_n_1;
  wire sub13_i_i_fu_210_p2_carry__5_n_2;
  wire sub13_i_i_fu_210_p2_carry__5_n_3;
  wire sub13_i_i_fu_210_p2_carry__6_n_2;
  wire sub13_i_i_fu_210_p2_carry__6_n_3;
  wire sub13_i_i_fu_210_p2_carry_n_0;
  wire sub13_i_i_fu_210_p2_carry_n_1;
  wire sub13_i_i_fu_210_p2_carry_n_2;
  wire sub13_i_i_fu_210_p2_carry_n_3;
  wire [31:0]sub13_i_i_reg_792;
  wire [0:0]\sub13_i_i_reg_792_reg[0]_0 ;
  wire [3:0]\sub13_i_i_reg_792_reg[12]_0 ;
  wire [3:0]\sub13_i_i_reg_792_reg[12]_1 ;
  wire [3:0]\sub13_i_i_reg_792_reg[16]_0 ;
  wire [3:0]\sub13_i_i_reg_792_reg[16]_1 ;
  wire [3:0]\sub13_i_i_reg_792_reg[20]_0 ;
  wire [3:0]\sub13_i_i_reg_792_reg[20]_1 ;
  wire [3:0]\sub13_i_i_reg_792_reg[24]_0 ;
  wire [3:0]\sub13_i_i_reg_792_reg[24]_1 ;
  wire [3:0]\sub13_i_i_reg_792_reg[28]_0 ;
  wire [3:0]\sub13_i_i_reg_792_reg[28]_1 ;
  wire [1:0]\sub13_i_i_reg_792_reg[31]_0 ;
  wire [2:0]\sub13_i_i_reg_792_reg[31]_1 ;
  wire [3:0]\sub13_i_i_reg_792_reg[4]_0 ;
  wire [3:0]\sub13_i_i_reg_792_reg[8]_0 ;
  wire [3:0]\sub13_i_i_reg_792_reg[8]_1 ;
  wire [28:0]sub_ln378_fu_175_p2;
  wire sub_ln378_fu_175_p2_carry__0_n_0;
  wire sub_ln378_fu_175_p2_carry__0_n_1;
  wire sub_ln378_fu_175_p2_carry__0_n_2;
  wire sub_ln378_fu_175_p2_carry__0_n_3;
  wire sub_ln378_fu_175_p2_carry__1_n_0;
  wire sub_ln378_fu_175_p2_carry__1_n_1;
  wire sub_ln378_fu_175_p2_carry__1_n_2;
  wire sub_ln378_fu_175_p2_carry__1_n_3;
  wire sub_ln378_fu_175_p2_carry__2_n_0;
  wire sub_ln378_fu_175_p2_carry__2_n_1;
  wire sub_ln378_fu_175_p2_carry__2_n_2;
  wire sub_ln378_fu_175_p2_carry__2_n_3;
  wire sub_ln378_fu_175_p2_carry__3_n_0;
  wire sub_ln378_fu_175_p2_carry__3_n_1;
  wire sub_ln378_fu_175_p2_carry__3_n_2;
  wire sub_ln378_fu_175_p2_carry__3_n_3;
  wire sub_ln378_fu_175_p2_carry__4_n_0;
  wire sub_ln378_fu_175_p2_carry__4_n_1;
  wire sub_ln378_fu_175_p2_carry__4_n_2;
  wire sub_ln378_fu_175_p2_carry__4_n_3;
  wire sub_ln378_fu_175_p2_carry__5_n_0;
  wire sub_ln378_fu_175_p2_carry__5_n_1;
  wire sub_ln378_fu_175_p2_carry__5_n_2;
  wire sub_ln378_fu_175_p2_carry__5_n_3;
  wire sub_ln378_fu_175_p2_carry_n_0;
  wire sub_ln378_fu_175_p2_carry_n_1;
  wire sub_ln378_fu_175_p2_carry_n_2;
  wire sub_ln378_fu_175_p2_carry_n_3;
  wire [3:0]\sub_ln378_reg_762_reg[11]_0 ;
  wire [3:0]\sub_ln378_reg_762_reg[15]_0 ;
  wire [3:0]\sub_ln378_reg_762_reg[19]_0 ;
  wire [3:0]\sub_ln378_reg_762_reg[23]_0 ;
  wire [3:0]\sub_ln378_reg_762_reg[27]_0 ;
  wire [0:0]\sub_ln378_reg_762_reg[28]_0 ;
  wire [3:0]\sub_ln378_reg_762_reg[7]_0 ;
  wire [5:0]sub_ln414_1_reg_1004;
  wire sub_ln414_1_reg_10040;
  wire \sub_ln414_1_reg_1004[0]_i_1_n_0 ;
  wire \sub_ln414_1_reg_1004[1]_i_1_n_0 ;
  wire \sub_ln414_1_reg_1004[2]_i_1_n_0 ;
  wire \sub_ln414_1_reg_1004[3]_i_1_n_0 ;
  wire \sub_ln414_1_reg_1004[4]_i_1_n_0 ;
  wire \sub_ln414_2_reg_921[0]_i_1_n_0 ;
  wire \sub_ln414_2_reg_921[1]_i_1_n_0 ;
  wire \sub_ln414_2_reg_921[2]_i_1_n_0 ;
  wire \sub_ln414_2_reg_921[3]_i_1_n_0 ;
  wire \sub_ln414_2_reg_921[4]_i_1_n_0 ;
  wire [5:0]sub_ln414_3_reg_926;
  wire [5:0]sub_ln414_4_reg_950;
  wire \sub_ln414_4_reg_950[0]_i_1_n_0 ;
  wire \sub_ln414_4_reg_950[1]_i_1_n_0 ;
  wire \sub_ln414_4_reg_950[2]_i_1_n_0 ;
  wire \sub_ln414_4_reg_950[4]_i_1_n_0 ;
  wire [5:0]sub_ln414_reg_999;
  wire sub_ln414_reg_9990;
  wire \sub_ln414_reg_999[0]_i_1_n_0 ;
  wire \sub_ln414_reg_999[1]_i_1_n_0 ;
  wire \sub_ln414_reg_999[2]_i_1_n_0 ;
  wire \sub_ln414_reg_999[3]_i_1_n_0 ;
  wire \sub_ln414_reg_999[4]_i_1_n_0 ;
  wire [31:1]sub_ln421_fu_278_p2;
  wire \sub_ln421_reg_844[12]_i_2_n_0 ;
  wire \sub_ln421_reg_844[12]_i_3_n_0 ;
  wire \sub_ln421_reg_844[12]_i_4_n_0 ;
  wire \sub_ln421_reg_844[12]_i_5_n_0 ;
  wire \sub_ln421_reg_844[16]_i_2_n_0 ;
  wire \sub_ln421_reg_844[16]_i_3_n_0 ;
  wire \sub_ln421_reg_844[16]_i_4_n_0 ;
  wire \sub_ln421_reg_844[16]_i_5_n_0 ;
  wire \sub_ln421_reg_844[20]_i_2_n_0 ;
  wire \sub_ln421_reg_844[20]_i_3_n_0 ;
  wire \sub_ln421_reg_844[20]_i_4_n_0 ;
  wire \sub_ln421_reg_844[20]_i_5_n_0 ;
  wire \sub_ln421_reg_844[24]_i_2_n_0 ;
  wire \sub_ln421_reg_844[24]_i_3_n_0 ;
  wire \sub_ln421_reg_844[24]_i_4_n_0 ;
  wire \sub_ln421_reg_844[24]_i_5_n_0 ;
  wire \sub_ln421_reg_844[28]_i_2_n_0 ;
  wire \sub_ln421_reg_844[28]_i_3_n_0 ;
  wire \sub_ln421_reg_844[28]_i_4_n_0 ;
  wire \sub_ln421_reg_844[28]_i_5_n_0 ;
  wire \sub_ln421_reg_844[31]_i_2_n_0 ;
  wire \sub_ln421_reg_844[31]_i_3_n_0 ;
  wire \sub_ln421_reg_844[31]_i_4_n_0 ;
  wire \sub_ln421_reg_844[4]_i_2_n_0 ;
  wire \sub_ln421_reg_844[4]_i_3_n_0 ;
  wire \sub_ln421_reg_844[4]_i_4_n_0 ;
  wire \sub_ln421_reg_844[4]_i_5_n_0 ;
  wire \sub_ln421_reg_844[8]_i_2_n_0 ;
  wire \sub_ln421_reg_844[8]_i_3_n_0 ;
  wire \sub_ln421_reg_844[8]_i_4_n_0 ;
  wire \sub_ln421_reg_844[8]_i_5_n_0 ;
  wire \sub_ln421_reg_844[8]_i_6_n_0 ;
  wire \sub_ln421_reg_844_reg[12]_i_1_n_0 ;
  wire \sub_ln421_reg_844_reg[12]_i_1_n_1 ;
  wire \sub_ln421_reg_844_reg[12]_i_1_n_2 ;
  wire \sub_ln421_reg_844_reg[12]_i_1_n_3 ;
  wire \sub_ln421_reg_844_reg[16]_i_1_n_0 ;
  wire \sub_ln421_reg_844_reg[16]_i_1_n_1 ;
  wire \sub_ln421_reg_844_reg[16]_i_1_n_2 ;
  wire \sub_ln421_reg_844_reg[16]_i_1_n_3 ;
  wire \sub_ln421_reg_844_reg[20]_i_1_n_0 ;
  wire \sub_ln421_reg_844_reg[20]_i_1_n_1 ;
  wire \sub_ln421_reg_844_reg[20]_i_1_n_2 ;
  wire \sub_ln421_reg_844_reg[20]_i_1_n_3 ;
  wire \sub_ln421_reg_844_reg[24]_i_1_n_0 ;
  wire \sub_ln421_reg_844_reg[24]_i_1_n_1 ;
  wire \sub_ln421_reg_844_reg[24]_i_1_n_2 ;
  wire \sub_ln421_reg_844_reg[24]_i_1_n_3 ;
  wire \sub_ln421_reg_844_reg[28]_i_1_n_0 ;
  wire \sub_ln421_reg_844_reg[28]_i_1_n_1 ;
  wire \sub_ln421_reg_844_reg[28]_i_1_n_2 ;
  wire \sub_ln421_reg_844_reg[28]_i_1_n_3 ;
  wire \sub_ln421_reg_844_reg[31]_i_1_n_2 ;
  wire \sub_ln421_reg_844_reg[31]_i_1_n_3 ;
  wire \sub_ln421_reg_844_reg[4]_i_1_n_0 ;
  wire \sub_ln421_reg_844_reg[4]_i_1_n_1 ;
  wire \sub_ln421_reg_844_reg[4]_i_1_n_2 ;
  wire \sub_ln421_reg_844_reg[4]_i_1_n_3 ;
  wire \sub_ln421_reg_844_reg[8]_i_1_n_0 ;
  wire \sub_ln421_reg_844_reg[8]_i_1_n_1 ;
  wire \sub_ln421_reg_844_reg[8]_i_1_n_2 ;
  wire \sub_ln421_reg_844_reg[8]_i_1_n_3 ;
  wire \sub_ln421_reg_844_reg_n_0_[0] ;
  wire \sub_ln421_reg_844_reg_n_0_[10] ;
  wire \sub_ln421_reg_844_reg_n_0_[11] ;
  wire \sub_ln421_reg_844_reg_n_0_[12] ;
  wire \sub_ln421_reg_844_reg_n_0_[13] ;
  wire \sub_ln421_reg_844_reg_n_0_[14] ;
  wire \sub_ln421_reg_844_reg_n_0_[15] ;
  wire \sub_ln421_reg_844_reg_n_0_[16] ;
  wire \sub_ln421_reg_844_reg_n_0_[17] ;
  wire \sub_ln421_reg_844_reg_n_0_[18] ;
  wire \sub_ln421_reg_844_reg_n_0_[19] ;
  wire \sub_ln421_reg_844_reg_n_0_[1] ;
  wire \sub_ln421_reg_844_reg_n_0_[20] ;
  wire \sub_ln421_reg_844_reg_n_0_[21] ;
  wire \sub_ln421_reg_844_reg_n_0_[22] ;
  wire \sub_ln421_reg_844_reg_n_0_[23] ;
  wire \sub_ln421_reg_844_reg_n_0_[24] ;
  wire \sub_ln421_reg_844_reg_n_0_[25] ;
  wire \sub_ln421_reg_844_reg_n_0_[26] ;
  wire \sub_ln421_reg_844_reg_n_0_[27] ;
  wire \sub_ln421_reg_844_reg_n_0_[28] ;
  wire \sub_ln421_reg_844_reg_n_0_[29] ;
  wire \sub_ln421_reg_844_reg_n_0_[2] ;
  wire \sub_ln421_reg_844_reg_n_0_[30] ;
  wire \sub_ln421_reg_844_reg_n_0_[31] ;
  wire \sub_ln421_reg_844_reg_n_0_[3] ;
  wire \sub_ln421_reg_844_reg_n_0_[4] ;
  wire \sub_ln421_reg_844_reg_n_0_[5] ;
  wire \sub_ln421_reg_844_reg_n_0_[6] ;
  wire \sub_ln421_reg_844_reg_n_0_[7] ;
  wire \sub_ln421_reg_844_reg_n_0_[8] ;
  wire \sub_ln421_reg_844_reg_n_0_[9] ;
  wire [2:0]sub_ln674_2_reg_945;
  wire \sub_ln674_2_reg_945[0]_i_1_n_0 ;
  wire \sub_ln674_2_reg_945[1]_i_1_n_0 ;
  wire \sub_ln674_2_reg_945[2]_i_1_n_0 ;
  wire [3:1]sub_ln674_4_fu_522_p2;
  wire [3:0]sub_ln674_4_reg_983;
  wire [3:0]sub_ln674_reg_902;
  wire \sub_ln674_reg_902[1]_i_1_n_0 ;
  wire \sub_ln674_reg_902[2]_i_1_n_0 ;
  wire \sub_ln674_reg_902[3]_i_1_n_0 ;
  wire [31:0]\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ;
  wire [7:0]tmp_V_reg_894;
  wire [7:0]tmp_V_reg_894_pp0_iter3_reg;
  wire [5:0]trunc_ln414_1_reg_883_pp0_iter2_reg;
  wire [5:0]trunc_ln414_1_reg_883_pp0_iter3_reg;
  wire [4:0]trunc_ln414_2_reg_915;
  wire [5:4]trunc_ln414_3_fu_312_p1;
  wire [5:0]trunc_ln414_3_reg_868;
  wire \trunc_ln414_3_reg_868[0]_i_1_n_0 ;
  wire \trunc_ln414_3_reg_868[1]_i_1_n_0 ;
  wire \trunc_ln414_3_reg_868[2]_i_1_n_0 ;
  wire \trunc_ln414_3_reg_868[3]_inv_i_1_n_0 ;
  wire [5:0]trunc_ln414_reg_963;
  wire [5:0]trunc_ln414_reg_963_pp0_iter3_reg;
  wire [31:4]trunc_ln674_1_fu_308_p1;
  wire [3:3]trunc_ln674_1_reg_862_pp0_iter2_reg;
  wire [3:0]trunc_ln674_reg_938;
  wire xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start;
  wire [5:0]zext_ln414_1_fu_658_p1;
  wire [5:0]zext_ln414_fu_654_p1;
  wire [3:3]\NLW_PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_add_ln417_1_fu_302_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln417_1_fu_302_p2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_add_ln417_reg_857_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]NLW_add_ln421_fu_328_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln421_fu_328_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln421_fu_328_p2_carry__6_O_UNCONNECTED;
  wire [3:3]NLW_bits_to_add_1_fu_338_p2_carry__6_CO_UNCONNECTED;
  wire [0:0]NLW_bits_to_add_2_fu_316_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_bits_to_add_2_fu_316_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_bits_to_add_2_fu_316_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_i_/i_/i___60_carry__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_/i_/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_/i_/i__carry__6_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln390_1_fu_230_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_1_fu_230_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln390_1_fu_230_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_1_fu_230_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_180_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_180_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_180_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln390_fu_180_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln398_fu_235_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln398_fu_235_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln398_fu_235_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln398_fu_235_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln412_fu_272_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_405_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_405_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_405_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_405_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln416_fu_284_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln416_fu_284_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln416_fu_284_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln416_fu_284_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_383_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_383_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_383_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln674_fu_383_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_fu_383_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_last_N_size_reg_777_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_last_N_size_reg_777_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_last_N_size_reg_777_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_sub13_i_i_fu_210_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub13_i_i_fu_210_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_sub_ln378_fu_175_p2_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln378_fu_175_p2_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_sub_ln421_reg_844_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln421_reg_844_reg[31]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[11]_i_2 
       (.I0(shl_ln_fu_185_p3[11]),
        .O(\PTR_WIDTH_min_last_N_reg_782[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[11]_i_3 
       (.I0(shl_ln_fu_185_p3[10]),
        .O(\PTR_WIDTH_min_last_N_reg_782[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[11]_i_4 
       (.I0(shl_ln_fu_185_p3[9]),
        .O(\PTR_WIDTH_min_last_N_reg_782[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[11]_i_5 
       (.I0(shl_ln_fu_185_p3[8]),
        .O(\PTR_WIDTH_min_last_N_reg_782[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[15]_i_2 
       (.I0(shl_ln_fu_185_p3[15]),
        .O(\PTR_WIDTH_min_last_N_reg_782[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[15]_i_3 
       (.I0(shl_ln_fu_185_p3[14]),
        .O(\PTR_WIDTH_min_last_N_reg_782[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[15]_i_4 
       (.I0(shl_ln_fu_185_p3[13]),
        .O(\PTR_WIDTH_min_last_N_reg_782[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[15]_i_5 
       (.I0(shl_ln_fu_185_p3[12]),
        .O(\PTR_WIDTH_min_last_N_reg_782[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[19]_i_2 
       (.I0(shl_ln_fu_185_p3[19]),
        .O(\PTR_WIDTH_min_last_N_reg_782[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[19]_i_3 
       (.I0(shl_ln_fu_185_p3[18]),
        .O(\PTR_WIDTH_min_last_N_reg_782[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[19]_i_4 
       (.I0(shl_ln_fu_185_p3[17]),
        .O(\PTR_WIDTH_min_last_N_reg_782[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[19]_i_5 
       (.I0(shl_ln_fu_185_p3[16]),
        .O(\PTR_WIDTH_min_last_N_reg_782[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[23]_i_2 
       (.I0(shl_ln_fu_185_p3[23]),
        .O(\PTR_WIDTH_min_last_N_reg_782[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[23]_i_3 
       (.I0(shl_ln_fu_185_p3[22]),
        .O(\PTR_WIDTH_min_last_N_reg_782[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[23]_i_4 
       (.I0(shl_ln_fu_185_p3[21]),
        .O(\PTR_WIDTH_min_last_N_reg_782[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[23]_i_5 
       (.I0(shl_ln_fu_185_p3[20]),
        .O(\PTR_WIDTH_min_last_N_reg_782[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[27]_i_2 
       (.I0(shl_ln_fu_185_p3[27]),
        .O(\PTR_WIDTH_min_last_N_reg_782[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[27]_i_3 
       (.I0(shl_ln_fu_185_p3[26]),
        .O(\PTR_WIDTH_min_last_N_reg_782[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[27]_i_4 
       (.I0(shl_ln_fu_185_p3[25]),
        .O(\PTR_WIDTH_min_last_N_reg_782[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[27]_i_5 
       (.I0(shl_ln_fu_185_p3[24]),
        .O(\PTR_WIDTH_min_last_N_reg_782[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[31]_i_2 
       (.I0(shl_ln_fu_185_p3[31]),
        .O(\PTR_WIDTH_min_last_N_reg_782[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[31]_i_3 
       (.I0(shl_ln_fu_185_p3[30]),
        .O(\PTR_WIDTH_min_last_N_reg_782[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[31]_i_4 
       (.I0(shl_ln_fu_185_p3[29]),
        .O(\PTR_WIDTH_min_last_N_reg_782[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[31]_i_5 
       (.I0(shl_ln_fu_185_p3[28]),
        .O(\PTR_WIDTH_min_last_N_reg_782[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[3]_i_1 
       (.I0(shl_ln_fu_185_p3[3]),
        .O(\PTR_WIDTH_min_last_N_reg_782[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[7]_i_2 
       (.I0(shl_ln_fu_185_p3[5]),
        .O(\PTR_WIDTH_min_last_N_reg_782[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[7]_i_3 
       (.I0(shl_ln_fu_185_p3[7]),
        .O(\PTR_WIDTH_min_last_N_reg_782[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[7]_i_4 
       (.I0(shl_ln_fu_185_p3[6]),
        .O(\PTR_WIDTH_min_last_N_reg_782[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_min_last_N_reg_782[7]_i_5 
       (.I0(shl_ln_fu_185_p3[4]),
        .O(\PTR_WIDTH_min_last_N_reg_782[7]_i_5_n_0 ));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[10]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[11]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_198_p2[11:8]),
        .S({\PTR_WIDTH_min_last_N_reg_782[11]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_782[11]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_782[11]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_782[11]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[12]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[13]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[10]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[14]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[15]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_198_p2[15:12]),
        .S({\PTR_WIDTH_min_last_N_reg_782[15]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_782[15]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_782[15]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_782[15]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[16]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[17]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[14]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[18]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[19]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_198_p2[19:16]),
        .S({\PTR_WIDTH_min_last_N_reg_782[19]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_782[19]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_782[19]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_782[19]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[20]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[21]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[18]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[22]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[23]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_198_p2[23:20]),
        .S({\PTR_WIDTH_min_last_N_reg_782[23]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_782[23]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_782[23]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_782[23]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[24]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[25]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[22]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[26]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[27]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_0 ),
        .CO({\PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_198_p2[27:24]),
        .S({\PTR_WIDTH_min_last_N_reg_782[27]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_782[27]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_782[27]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_782[27]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[28]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[29]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[26]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[30]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[31]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1 
       (.CI(\PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_0 ),
        .CO({\NLW_PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_CO_UNCONNECTED [3],\PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_198_p2[31:28]),
        .S({\PTR_WIDTH_min_last_N_reg_782[31]_i_2_n_0 ,\PTR_WIDTH_min_last_N_reg_782[31]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_782[31]_i_4_n_0 ,\PTR_WIDTH_min_last_N_reg_782[31]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\PTR_WIDTH_min_last_N_reg_782[3]_i_1_n_0 ),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[4]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[5]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[2]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[6]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[7]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_0 ,\PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_1 ,\PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_2 ,\PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PTR_WIDTH_min_last_N_reg_782[7]_i_2_n_0 ,1'b0}),
        .O(PTR_WIDTH_min_last_N_fu_198_p2[7:4]),
        .S({\PTR_WIDTH_min_last_N_reg_782[7]_i_3_n_0 ,\PTR_WIDTH_min_last_N_reg_782[7]_i_4_n_0 ,shl_ln_fu_185_p3[5],\PTR_WIDTH_min_last_N_reg_782[7]_i_5_n_0 }));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[8]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_min_last_N_reg_782_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_min_last_N_fu_198_p2[9]),
        .Q(PTR_WIDTH_min_last_N_reg_782_reg[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_787[5]_i_2 
       (.I0(shl_ln_fu_185_p3[5]),
        .O(\PTR_WIDTH_plus_last_N_reg_787[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PTR_WIDTH_plus_last_N_reg_787[5]_i_3 
       (.I0(shl_ln_fu_185_p3[3]),
        .O(\PTR_WIDTH_plus_last_N_reg_787[5]_i_3_n_0 ));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[10]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[7]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[11]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[8]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[12]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[9]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[13]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_204_p2[13:10]),
        .S(shl_ln_fu_185_p3[13:10]));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[14]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[11]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[15]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[12]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[16]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[13]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[17]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_204_p2[17:14]),
        .S(shl_ln_fu_185_p3[17:14]));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[18]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[15]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[19]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[16]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[20]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[17]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[21]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_204_p2[21:18]),
        .S(shl_ln_fu_185_p3[21:18]));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[22]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[19]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[23]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[20]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[24]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[21]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[25]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_204_p2[25:22]),
        .S(shl_ln_fu_185_p3[25:22]));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[26]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[23]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[27]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[24]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[28]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[25]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[29]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_204_p2[29:26]),
        .S(shl_ln_fu_185_p3[29:26]));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[30]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[27]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[31]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_0 ),
        .CO({\NLW_PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_CO_UNCONNECTED [3:1],\PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_O_UNCONNECTED [3:2],PTR_WIDTH_plus_last_N_fu_204_p2[31:30]}),
        .S({1'b0,1'b0,shl_ln_fu_185_p3[31:30]}));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[3]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[0]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[4]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[1]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[5]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln_fu_185_p3[5],1'b0,shl_ln_fu_185_p3[3],1'b0}),
        .O({PTR_WIDTH_plus_last_N_fu_204_p2[5:3],\NLW_PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\PTR_WIDTH_plus_last_N_reg_787[5]_i_2_n_0 ,shl_ln_fu_185_p3[4],\PTR_WIDTH_plus_last_N_reg_787[5]_i_3_n_0 ,1'b0}));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[6]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[3]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[7]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[4]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[8]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[5]),
        .R(1'b0));
  FDRE \PTR_WIDTH_plus_last_N_reg_787_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(PTR_WIDTH_plus_last_N_fu_204_p2[9]),
        .Q(PTR_WIDTH_plus_last_N_reg_787_reg[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1 
       (.CI(\PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_0 ),
        .CO({\PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_0 ,\PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_1 ,\PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_2 ,\PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PTR_WIDTH_plus_last_N_fu_204_p2[9:6]),
        .S(shl_ln_fu_185_p3[9:6]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[31]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[0]),
        .I4(and_ln414_3_reg_977[0]),
        .I5(grp_load_fu_162_p1[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[21]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[10]),
        .I4(and_ln414_3_reg_977[10]),
        .I5(grp_load_fu_162_p1[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[20]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[11]),
        .I4(and_ln414_3_reg_977[11]),
        .I5(grp_load_fu_162_p1[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[19]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[12]),
        .I4(and_ln414_3_reg_977[12]),
        .I5(grp_load_fu_162_p1[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[18]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[13]),
        .I4(and_ln414_3_reg_977[13]),
        .I5(grp_load_fu_162_p1[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[17]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[14]),
        .I4(and_ln414_3_reg_977[14]),
        .I5(grp_load_fu_162_p1[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[16]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[15]),
        .I4(and_ln414_3_reg_977[15]),
        .I5(grp_load_fu_162_p1[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[15]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[16]),
        .I4(and_ln414_3_reg_977[16]),
        .I5(grp_load_fu_162_p1[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[14]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[17]),
        .I4(and_ln414_3_reg_977[17]),
        .I5(grp_load_fu_162_p1[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[13]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[18]),
        .I4(and_ln414_3_reg_977[18]),
        .I5(grp_load_fu_162_p1[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[12]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[19]),
        .I4(and_ln414_3_reg_977[19]),
        .I5(grp_load_fu_162_p1[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[30]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[1]),
        .I4(and_ln414_3_reg_977[1]),
        .I5(grp_load_fu_162_p1[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[11]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[20]),
        .I4(and_ln414_3_reg_977[20]),
        .I5(grp_load_fu_162_p1[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[10]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[21]),
        .I4(and_ln414_3_reg_977[21]),
        .I5(grp_load_fu_162_p1[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][22]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[9]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[22]),
        .I4(and_ln414_3_reg_977[22]),
        .I5(grp_load_fu_162_p1[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][23]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[8]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[23]),
        .I4(and_ln414_3_reg_977[23]),
        .I5(grp_load_fu_162_p1[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][24]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[7]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[24]),
        .I4(and_ln414_3_reg_977[24]),
        .I5(grp_load_fu_162_p1[24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][25]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[6]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[25]),
        .I4(and_ln414_3_reg_977[25]),
        .I5(grp_load_fu_162_p1[25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][26]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[5]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[26]),
        .I4(and_ln414_3_reg_977[26]),
        .I5(grp_load_fu_162_p1[26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][27]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[4]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[27]),
        .I4(and_ln414_3_reg_977[27]),
        .I5(grp_load_fu_162_p1[27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][28]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[3]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[28]),
        .I4(and_ln414_3_reg_977[28]),
        .I5(grp_load_fu_162_p1[28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[2]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[29]),
        .I4(and_ln414_3_reg_977[29]),
        .I5(grp_load_fu_162_p1[29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[29]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[2]),
        .I4(and_ln414_3_reg_977[2]),
        .I5(grp_load_fu_162_p1[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][30]_i_1__0 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[1]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[30]),
        .I4(and_ln414_3_reg_977[30]),
        .I5(grp_load_fu_162_p1[30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hABAA)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(\icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter4),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][31]_i_2__0 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[0]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[31]),
        .I4(and_ln414_3_reg_977[31]),
        .I5(grp_load_fu_162_p1[31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'h4000)) 
    \SRL_SIG[0][31]_i_3 
       (.I0(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I1(icmp_ln390_reg_773),
        .I2(ap_CS_fsm_state18),
        .I3(strm_full_n),
        .O(\SRL_SIG[0][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[28]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[3]),
        .I4(and_ln414_3_reg_977[3]),
        .I5(grp_load_fu_162_p1[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[27]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[4]),
        .I4(and_ln414_3_reg_977[4]),
        .I5(grp_load_fu_162_p1[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[26]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[5]),
        .I4(and_ln414_3_reg_977[5]),
        .I5(grp_load_fu_162_p1[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[25]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[6]),
        .I4(and_ln414_3_reg_977[6]),
        .I5(grp_load_fu_162_p1[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[24]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[7]),
        .I4(and_ln414_3_reg_977[7]),
        .I5(grp_load_fu_162_p1[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[23]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[8]),
        .I4(and_ln414_3_reg_977[8]),
        .I5(grp_load_fu_162_p1[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG[0][31]_i_3_n_0 ),
        .I1(shl_ln414_2_reg_971[22]),
        .I2(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I3(shl_ln414_2_reg_971[9]),
        .I4(and_ln414_3_reg_977[9]),
        .I5(grp_load_fu_162_p1[9]),
        .O(D[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln417_1_fu_302_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln417_1_fu_302_p2_carry_CO_UNCONNECTED[3:2],add_ln417_1_fu_302_p2_carry_n_2,add_ln417_1_fu_302_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln417_1_fu_302_p2_carry_i_1_n_0,add_ln417_1_fu_302_p2_carry_i_2_n_0}),
        .O({NLW_add_ln417_1_fu_302_p2_carry_O_UNCONNECTED[3],trunc_ln414_3_fu_312_p1,NLW_add_ln417_1_fu_302_p2_carry_O_UNCONNECTED[0]}),
        .S({1'b0,add_ln417_1_fu_302_p2_carry_i_3_n_0,add_ln417_1_fu_302_p2_carry_i_4_n_0,add_ln417_1_fu_302_p2_carry_i_5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln417_1_fu_302_p2_carry_i_1
       (.I0(\last_N_size_reg_777_reg_n_0_[4] ),
        .I1(icmp_ln398_reg_821),
        .O(add_ln417_1_fu_302_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln417_1_fu_302_p2_carry_i_2
       (.I0(\last_N_size_reg_777_reg_n_0_[3] ),
        .I1(icmp_ln398_reg_821),
        .O(add_ln417_1_fu_302_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    add_ln417_1_fu_302_p2_carry_i_3
       (.I0(sel0[5]),
        .I1(\last_N_size_reg_777_reg_n_0_[5] ),
        .I2(icmp_ln398_reg_821),
        .O(add_ln417_1_fu_302_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln417_1_fu_302_p2_carry_i_4
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[4] ),
        .I2(sel0[4]),
        .O(add_ln417_1_fu_302_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln417_1_fu_302_p2_carry_i_5
       (.I0(\last_N_size_reg_777_reg_n_0_[3] ),
        .I1(icmp_ln398_reg_821),
        .I2(sel0[3]),
        .O(add_ln417_1_fu_302_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[11]_i_2 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[11] ),
        .O(K_size_fu_254_p3[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[11]_i_3 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[10] ),
        .O(K_size_fu_254_p3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[11]_i_4 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[9] ),
        .O(K_size_fu_254_p3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[11]_i_5 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[8] ),
        .O(K_size_fu_254_p3[8]));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[11]_i_6 
       (.I0(\last_N_size_reg_777_reg_n_0_[11] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[11]_i_7 
       (.I0(\last_N_size_reg_777_reg_n_0_[10] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[11]_i_8 
       (.I0(\last_N_size_reg_777_reg_n_0_[9] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[11]_i_9 
       (.I0(\last_N_size_reg_777_reg_n_0_[8] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[15]_i_2 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[15] ),
        .O(K_size_fu_254_p3[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[15]_i_3 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[14] ),
        .O(K_size_fu_254_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[15]_i_4 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[13] ),
        .O(K_size_fu_254_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[15]_i_5 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[12] ),
        .O(K_size_fu_254_p3[12]));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[15]_i_6 
       (.I0(\last_N_size_reg_777_reg_n_0_[15] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[15]_i_7 
       (.I0(\last_N_size_reg_777_reg_n_0_[14] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[15]_i_8 
       (.I0(\last_N_size_reg_777_reg_n_0_[13] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[15]_i_9 
       (.I0(\last_N_size_reg_777_reg_n_0_[12] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[19]_i_2 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[19] ),
        .O(K_size_fu_254_p3[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[19]_i_3 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[18] ),
        .O(K_size_fu_254_p3[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[19]_i_4 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[17] ),
        .O(K_size_fu_254_p3[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[19]_i_5 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[16] ),
        .O(K_size_fu_254_p3[16]));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[19]_i_6 
       (.I0(\last_N_size_reg_777_reg_n_0_[19] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[19]_i_7 
       (.I0(\last_N_size_reg_777_reg_n_0_[18] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[19]_i_8 
       (.I0(\last_N_size_reg_777_reg_n_0_[17] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[19]_i_9 
       (.I0(\last_N_size_reg_777_reg_n_0_[16] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[23]_i_2 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[23] ),
        .O(K_size_fu_254_p3[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[23]_i_3 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[22] ),
        .O(K_size_fu_254_p3[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[23]_i_4 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[21] ),
        .O(K_size_fu_254_p3[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[23]_i_5 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[20] ),
        .O(K_size_fu_254_p3[20]));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[23]_i_6 
       (.I0(\last_N_size_reg_777_reg_n_0_[23] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[23]_i_7 
       (.I0(\last_N_size_reg_777_reg_n_0_[22] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[23]_i_8 
       (.I0(\last_N_size_reg_777_reg_n_0_[21] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[23]_i_9 
       (.I0(\last_N_size_reg_777_reg_n_0_[20] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[27]_i_2 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[27] ),
        .O(K_size_fu_254_p3[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[27]_i_3 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[26] ),
        .O(K_size_fu_254_p3[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[27]_i_4 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[25] ),
        .O(K_size_fu_254_p3[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[27]_i_5 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[24] ),
        .O(K_size_fu_254_p3[24]));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[27]_i_6 
       (.I0(\last_N_size_reg_777_reg_n_0_[27] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[27]_i_7 
       (.I0(\last_N_size_reg_777_reg_n_0_[26] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[27]_i_8 
       (.I0(\last_N_size_reg_777_reg_n_0_[25] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[27]_i_9 
       (.I0(\last_N_size_reg_777_reg_n_0_[24] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[31]_i_2 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[30] ),
        .O(K_size_fu_254_p3[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[31]_i_3 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[29] ),
        .O(K_size_fu_254_p3[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[31]_i_4 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[28] ),
        .O(K_size_fu_254_p3[28]));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[31]_i_5 
       (.I0(\last_N_size_reg_777_reg_n_0_[31] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[31]_i_6 
       (.I0(\last_N_size_reg_777_reg_n_0_[30] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[31]_i_7 
       (.I0(\last_N_size_reg_777_reg_n_0_[29] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[31]_i_8 
       (.I0(\last_N_size_reg_777_reg_n_0_[28] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln417_reg_857[3]_i_1 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[3] ),
        .O(\add_ln417_reg_857[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[7]_i_10 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[4] ),
        .O(\add_ln417_reg_857[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln417_reg_857[7]_i_2 
       (.I0(\last_N_size_reg_777_reg_n_0_[3] ),
        .I1(icmp_ln398_reg_821),
        .O(K_size_fu_254_p3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[7]_i_3 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[7] ),
        .O(K_size_fu_254_p3[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[7]_i_4 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[6] ),
        .O(K_size_fu_254_p3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[7]_i_5 
       (.I0(icmp_ln398_reg_821),
        .I1(\last_N_size_reg_777_reg_n_0_[5] ),
        .O(K_size_fu_254_p3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln417_reg_857[7]_i_6 
       (.I0(\last_N_size_reg_777_reg_n_0_[4] ),
        .I1(icmp_ln398_reg_821),
        .O(K_size_fu_254_p3[4]));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[7]_i_7 
       (.I0(\last_N_size_reg_777_reg_n_0_[7] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[7]_i_8 
       (.I0(\last_N_size_reg_777_reg_n_0_[6] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln417_reg_857[7]_i_9 
       (.I0(\last_N_size_reg_777_reg_n_0_[5] ),
        .I1(icmp_ln398_reg_821),
        .O(\add_ln417_reg_857[7]_i_9_n_0 ));
  FDRE \add_ln417_reg_857_reg[10] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[10]),
        .Q(\add_ln417_reg_857_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[11] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[11]),
        .Q(\add_ln417_reg_857_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln417_reg_857_reg[11]_i_1 
       (.CI(\add_ln417_reg_857_reg[7]_i_1_n_0 ),
        .CO({\add_ln417_reg_857_reg[11]_i_1_n_0 ,\add_ln417_reg_857_reg[11]_i_1_n_1 ,\add_ln417_reg_857_reg[11]_i_1_n_2 ,\add_ln417_reg_857_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[11:8]),
        .O(trunc_ln674_1_fu_308_p1[11:8]),
        .S({\add_ln417_reg_857[11]_i_6_n_0 ,\add_ln417_reg_857[11]_i_7_n_0 ,\add_ln417_reg_857[11]_i_8_n_0 ,\add_ln417_reg_857[11]_i_9_n_0 }));
  FDRE \add_ln417_reg_857_reg[12] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[12]),
        .Q(\add_ln417_reg_857_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[13] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[13]),
        .Q(\add_ln417_reg_857_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[14] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[14]),
        .Q(\add_ln417_reg_857_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[15] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[15]),
        .Q(\add_ln417_reg_857_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln417_reg_857_reg[15]_i_1 
       (.CI(\add_ln417_reg_857_reg[11]_i_1_n_0 ),
        .CO({\add_ln417_reg_857_reg[15]_i_1_n_0 ,\add_ln417_reg_857_reg[15]_i_1_n_1 ,\add_ln417_reg_857_reg[15]_i_1_n_2 ,\add_ln417_reg_857_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[15:12]),
        .O(trunc_ln674_1_fu_308_p1[15:12]),
        .S({\add_ln417_reg_857[15]_i_6_n_0 ,\add_ln417_reg_857[15]_i_7_n_0 ,\add_ln417_reg_857[15]_i_8_n_0 ,\add_ln417_reg_857[15]_i_9_n_0 }));
  FDRE \add_ln417_reg_857_reg[16] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[16]),
        .Q(\add_ln417_reg_857_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[17] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[17]),
        .Q(\add_ln417_reg_857_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[18] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[18]),
        .Q(\add_ln417_reg_857_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[19] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[19]),
        .Q(\add_ln417_reg_857_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln417_reg_857_reg[19]_i_1 
       (.CI(\add_ln417_reg_857_reg[15]_i_1_n_0 ),
        .CO({\add_ln417_reg_857_reg[19]_i_1_n_0 ,\add_ln417_reg_857_reg[19]_i_1_n_1 ,\add_ln417_reg_857_reg[19]_i_1_n_2 ,\add_ln417_reg_857_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[19:16]),
        .O(trunc_ln674_1_fu_308_p1[19:16]),
        .S({\add_ln417_reg_857[19]_i_6_n_0 ,\add_ln417_reg_857[19]_i_7_n_0 ,\add_ln417_reg_857[19]_i_8_n_0 ,\add_ln417_reg_857[19]_i_9_n_0 }));
  FDRE \add_ln417_reg_857_reg[20] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[20]),
        .Q(\add_ln417_reg_857_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[21] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[21]),
        .Q(\add_ln417_reg_857_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[22] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[22]),
        .Q(\add_ln417_reg_857_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[23] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[23]),
        .Q(\add_ln417_reg_857_reg_n_0_[23] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln417_reg_857_reg[23]_i_1 
       (.CI(\add_ln417_reg_857_reg[19]_i_1_n_0 ),
        .CO({\add_ln417_reg_857_reg[23]_i_1_n_0 ,\add_ln417_reg_857_reg[23]_i_1_n_1 ,\add_ln417_reg_857_reg[23]_i_1_n_2 ,\add_ln417_reg_857_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[23:20]),
        .O(trunc_ln674_1_fu_308_p1[23:20]),
        .S({\add_ln417_reg_857[23]_i_6_n_0 ,\add_ln417_reg_857[23]_i_7_n_0 ,\add_ln417_reg_857[23]_i_8_n_0 ,\add_ln417_reg_857[23]_i_9_n_0 }));
  FDRE \add_ln417_reg_857_reg[24] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[24]),
        .Q(\add_ln417_reg_857_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[25] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[25]),
        .Q(\add_ln417_reg_857_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[26] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[26]),
        .Q(\add_ln417_reg_857_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[27] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[27]),
        .Q(\add_ln417_reg_857_reg_n_0_[27] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln417_reg_857_reg[27]_i_1 
       (.CI(\add_ln417_reg_857_reg[23]_i_1_n_0 ),
        .CO({\add_ln417_reg_857_reg[27]_i_1_n_0 ,\add_ln417_reg_857_reg[27]_i_1_n_1 ,\add_ln417_reg_857_reg[27]_i_1_n_2 ,\add_ln417_reg_857_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(K_size_fu_254_p3[27:24]),
        .O(trunc_ln674_1_fu_308_p1[27:24]),
        .S({\add_ln417_reg_857[27]_i_6_n_0 ,\add_ln417_reg_857[27]_i_7_n_0 ,\add_ln417_reg_857[27]_i_8_n_0 ,\add_ln417_reg_857[27]_i_9_n_0 }));
  FDRE \add_ln417_reg_857_reg[28] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[28]),
        .Q(\add_ln417_reg_857_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[29] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[29]),
        .Q(\add_ln417_reg_857_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[30] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[30]),
        .Q(\add_ln417_reg_857_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[31] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[31]),
        .Q(\add_ln417_reg_857_reg_n_0_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln417_reg_857_reg[31]_i_1 
       (.CI(\add_ln417_reg_857_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln417_reg_857_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln417_reg_857_reg[31]_i_1_n_1 ,\add_ln417_reg_857_reg[31]_i_1_n_2 ,\add_ln417_reg_857_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,K_size_fu_254_p3[30:28]}),
        .O(trunc_ln674_1_fu_308_p1[31:28]),
        .S({\add_ln417_reg_857[31]_i_5_n_0 ,\add_ln417_reg_857[31]_i_6_n_0 ,\add_ln417_reg_857[31]_i_7_n_0 ,\add_ln417_reg_857[31]_i_8_n_0 }));
  FDRE \add_ln417_reg_857_reg[3] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(\add_ln417_reg_857[3]_i_1_n_0 ),
        .Q(\add_ln417_reg_857_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[4] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[4]),
        .Q(\add_ln417_reg_857_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[5] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[5]),
        .Q(\add_ln417_reg_857_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[6] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[6]),
        .Q(\add_ln417_reg_857_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[7] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[7]),
        .Q(\add_ln417_reg_857_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln417_reg_857_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\add_ln417_reg_857_reg[7]_i_1_n_0 ,\add_ln417_reg_857_reg[7]_i_1_n_1 ,\add_ln417_reg_857_reg[7]_i_1_n_2 ,\add_ln417_reg_857_reg[7]_i_1_n_3 }),
        .CYINIT(K_size_fu_254_p3[3]),
        .DI(K_size_fu_254_p3[7:4]),
        .O(trunc_ln674_1_fu_308_p1[7:4]),
        .S({\add_ln417_reg_857[7]_i_7_n_0 ,\add_ln417_reg_857[7]_i_8_n_0 ,\add_ln417_reg_857[7]_i_9_n_0 ,\add_ln417_reg_857[7]_i_10_n_0 }));
  FDRE \add_ln417_reg_857_reg[8] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[8]),
        .Q(\add_ln417_reg_857_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \add_ln417_reg_857_reg[9] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln674_1_fu_308_p1[9]),
        .Q(\add_ln417_reg_857_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln421_fu_328_p2_carry
       (.CI(1'b0),
        .CO({add_ln421_fu_328_p2_carry_n_0,add_ln421_fu_328_p2_carry_n_1,add_ln421_fu_328_p2_carry_n_2,add_ln421_fu_328_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[6:3]),
        .O({add_ln421_fu_328_p2_carry_n_4,add_ln421_fu_328_p2_carry_n_5,add_ln421_fu_328_p2_carry_n_6,NLW_add_ln421_fu_328_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln421_fu_328_p2_carry_i_5_n_0,add_ln421_fu_328_p2_carry_i_6_n_0,add_ln421_fu_328_p2_carry_i_7_n_0,add_ln421_fu_328_p2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln421_fu_328_p2_carry__0
       (.CI(add_ln421_fu_328_p2_carry_n_0),
        .CO({add_ln421_fu_328_p2_carry__0_n_0,add_ln421_fu_328_p2_carry__0_n_1,add_ln421_fu_328_p2_carry__0_n_2,add_ln421_fu_328_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[10:7]),
        .O({add_ln421_fu_328_p2_carry__0_n_4,add_ln421_fu_328_p2_carry__0_n_5,add_ln421_fu_328_p2_carry__0_n_6,add_ln421_fu_328_p2_carry__0_n_7}),
        .S({add_ln421_fu_328_p2_carry__0_i_5_n_0,add_ln421_fu_328_p2_carry__0_i_6_n_0,add_ln421_fu_328_p2_carry__0_i_7_n_0,add_ln421_fu_328_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__0_i_1
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[7]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[10]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__0_i_2
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[6]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[9]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__0_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[5]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[8]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__0_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[4]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[7]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__0_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[7]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[10]),
        .O(add_ln421_fu_328_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__0_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[6]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[9]),
        .O(add_ln421_fu_328_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__0_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[5]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[8]),
        .O(add_ln421_fu_328_p2_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__0_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[4]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[7]),
        .O(add_ln421_fu_328_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln421_fu_328_p2_carry__1
       (.CI(add_ln421_fu_328_p2_carry__0_n_0),
        .CO({add_ln421_fu_328_p2_carry__1_n_0,add_ln421_fu_328_p2_carry__1_n_1,add_ln421_fu_328_p2_carry__1_n_2,add_ln421_fu_328_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[14:11]),
        .O({add_ln421_fu_328_p2_carry__1_n_4,add_ln421_fu_328_p2_carry__1_n_5,add_ln421_fu_328_p2_carry__1_n_6,add_ln421_fu_328_p2_carry__1_n_7}),
        .S({add_ln421_fu_328_p2_carry__1_i_5_n_0,add_ln421_fu_328_p2_carry__1_i_6_n_0,add_ln421_fu_328_p2_carry__1_i_7_n_0,add_ln421_fu_328_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__1_i_1
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[11]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__1_i_2
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[10]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__1_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[9]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[12]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__1_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[8]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[11]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__1_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[11]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[14]),
        .O(add_ln421_fu_328_p2_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__1_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[10]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[13]),
        .O(add_ln421_fu_328_p2_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__1_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[9]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[12]),
        .O(add_ln421_fu_328_p2_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__1_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[8]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[11]),
        .O(add_ln421_fu_328_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln421_fu_328_p2_carry__2
       (.CI(add_ln421_fu_328_p2_carry__1_n_0),
        .CO({add_ln421_fu_328_p2_carry__2_n_0,add_ln421_fu_328_p2_carry__2_n_1,add_ln421_fu_328_p2_carry__2_n_2,add_ln421_fu_328_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[18:15]),
        .O({add_ln421_fu_328_p2_carry__2_n_4,add_ln421_fu_328_p2_carry__2_n_5,add_ln421_fu_328_p2_carry__2_n_6,add_ln421_fu_328_p2_carry__2_n_7}),
        .S({add_ln421_fu_328_p2_carry__2_i_5_n_0,add_ln421_fu_328_p2_carry__2_i_6_n_0,add_ln421_fu_328_p2_carry__2_i_7_n_0,add_ln421_fu_328_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__2_i_1
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[15]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[18]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__2_i_2
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[14]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[17]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__2_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[13]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[16]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__2_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[12]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[15]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__2_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[15]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[18]),
        .O(add_ln421_fu_328_p2_carry__2_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__2_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[14]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[17]),
        .O(add_ln421_fu_328_p2_carry__2_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__2_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[13]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[16]),
        .O(add_ln421_fu_328_p2_carry__2_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__2_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[12]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[15]),
        .O(add_ln421_fu_328_p2_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln421_fu_328_p2_carry__3
       (.CI(add_ln421_fu_328_p2_carry__2_n_0),
        .CO({add_ln421_fu_328_p2_carry__3_n_0,add_ln421_fu_328_p2_carry__3_n_1,add_ln421_fu_328_p2_carry__3_n_2,add_ln421_fu_328_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[22:19]),
        .O({add_ln421_fu_328_p2_carry__3_n_4,add_ln421_fu_328_p2_carry__3_n_5,add_ln421_fu_328_p2_carry__3_n_6,add_ln421_fu_328_p2_carry__3_n_7}),
        .S({add_ln421_fu_328_p2_carry__3_i_5_n_0,add_ln421_fu_328_p2_carry__3_i_6_n_0,add_ln421_fu_328_p2_carry__3_i_7_n_0,add_ln421_fu_328_p2_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__3_i_1
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[19]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[22]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__3_i_2
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[18]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[21]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__3_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[17]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[20]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__3_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[16]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[19]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__3_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[19]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[22]),
        .O(add_ln421_fu_328_p2_carry__3_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__3_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[18]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[21]),
        .O(add_ln421_fu_328_p2_carry__3_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__3_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[17]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[20]),
        .O(add_ln421_fu_328_p2_carry__3_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__3_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[16]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[19]),
        .O(add_ln421_fu_328_p2_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln421_fu_328_p2_carry__4
       (.CI(add_ln421_fu_328_p2_carry__3_n_0),
        .CO({add_ln421_fu_328_p2_carry__4_n_0,add_ln421_fu_328_p2_carry__4_n_1,add_ln421_fu_328_p2_carry__4_n_2,add_ln421_fu_328_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[26:23]),
        .O({add_ln421_fu_328_p2_carry__4_n_4,add_ln421_fu_328_p2_carry__4_n_5,add_ln421_fu_328_p2_carry__4_n_6,add_ln421_fu_328_p2_carry__4_n_7}),
        .S({add_ln421_fu_328_p2_carry__4_i_5_n_0,add_ln421_fu_328_p2_carry__4_i_6_n_0,add_ln421_fu_328_p2_carry__4_i_7_n_0,add_ln421_fu_328_p2_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__4_i_1
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[23]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[26]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__4_i_2
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[22]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[25]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__4_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[21]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[24]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__4_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[20]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[23]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__4_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[23]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[26]),
        .O(add_ln421_fu_328_p2_carry__4_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__4_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[22]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[25]),
        .O(add_ln421_fu_328_p2_carry__4_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__4_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[21]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[24]),
        .O(add_ln421_fu_328_p2_carry__4_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__4_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[20]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[23]),
        .O(add_ln421_fu_328_p2_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln421_fu_328_p2_carry__5
       (.CI(add_ln421_fu_328_p2_carry__4_n_0),
        .CO({add_ln421_fu_328_p2_carry__5_n_0,add_ln421_fu_328_p2_carry__5_n_1,add_ln421_fu_328_p2_carry__5_n_2,add_ln421_fu_328_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PTR_WIDTH_plus_Ksize_fu_266_p3[30:27]),
        .O({add_ln421_fu_328_p2_carry__5_n_4,add_ln421_fu_328_p2_carry__5_n_5,add_ln421_fu_328_p2_carry__5_n_6,add_ln421_fu_328_p2_carry__5_n_7}),
        .S({add_ln421_fu_328_p2_carry__5_i_5_n_0,add_ln421_fu_328_p2_carry__5_i_6_n_0,add_ln421_fu_328_p2_carry__5_i_7_n_0,add_ln421_fu_328_p2_carry__5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__5_i_1
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[27]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[30]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__5_i_2
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[26]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[29]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__5_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[25]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[28]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry__5_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[24]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[27]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__5_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[27]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[30]),
        .O(add_ln421_fu_328_p2_carry__5_i_5_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__5_i_6
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[26]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[29]),
        .O(add_ln421_fu_328_p2_carry__5_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__5_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[25]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[28]),
        .O(add_ln421_fu_328_p2_carry__5_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry__5_i_8
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[24]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[27]),
        .O(add_ln421_fu_328_p2_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln421_fu_328_p2_carry__6
       (.CI(add_ln421_fu_328_p2_carry__5_n_0),
        .CO(NLW_add_ln421_fu_328_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln421_fu_328_p2_carry__6_O_UNCONNECTED[3:1],add_ln421_fu_328_p2_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,add_ln421_fu_328_p2_carry__6_i_1_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    add_ln421_fu_328_p2_carry__6_i_1
       (.I0(sel0[31]),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[28]),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(add_ln421_fu_328_p2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry_i_1
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[3]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[6]));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln421_fu_328_p2_carry_i_2
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[2]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln421_fu_328_p2_carry_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[1]),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[4]));
  LUT2 #(
    .INIT(4'hB)) 
    add_ln421_fu_328_p2_carry_i_4
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[0]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(PTR_WIDTH_plus_Ksize_fu_266_p3[3]));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry_i_5
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[3]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[6]),
        .O(add_ln421_fu_328_p2_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln421_fu_328_p2_carry_i_6
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[2]),
        .I2(sel0[5]),
        .O(add_ln421_fu_328_p2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    add_ln421_fu_328_p2_carry_i_7
       (.I0(PTR_WIDTH_plus_last_N_reg_787_reg[1]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[4]),
        .O(add_ln421_fu_328_p2_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    add_ln421_fu_328_p2_carry_i_8
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[0]),
        .I2(sel0[3]),
        .O(add_ln421_fu_328_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    \add_ln421_reg_878[3]_i_1 
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_plus_last_N_reg_787_reg[0]),
        .I2(sel0[3]),
        .O(\add_ln421_reg_878[3]_i_1_n_0 ));
  FDRE \add_ln421_reg_878_reg[0] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(\trunc_ln414_3_reg_868[0]_i_1_n_0 ),
        .Q(add_ln421_reg_878[0]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[10] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__0_n_4),
        .Q(add_ln421_reg_878[10]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[11] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__1_n_7),
        .Q(add_ln421_reg_878[11]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[12] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__1_n_6),
        .Q(add_ln421_reg_878[12]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[13] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__1_n_5),
        .Q(add_ln421_reg_878[13]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[14] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__1_n_4),
        .Q(add_ln421_reg_878[14]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[15] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__2_n_7),
        .Q(add_ln421_reg_878[15]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[16] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__2_n_6),
        .Q(add_ln421_reg_878[16]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[17] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__2_n_5),
        .Q(add_ln421_reg_878[17]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[18] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__2_n_4),
        .Q(add_ln421_reg_878[18]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[19] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__3_n_7),
        .Q(add_ln421_reg_878[19]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[1] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(\trunc_ln414_3_reg_868[1]_i_1_n_0 ),
        .Q(add_ln421_reg_878[1]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[20] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__3_n_6),
        .Q(add_ln421_reg_878[20]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[21] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__3_n_5),
        .Q(add_ln421_reg_878[21]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[22] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__3_n_4),
        .Q(add_ln421_reg_878[22]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[23] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__4_n_7),
        .Q(add_ln421_reg_878[23]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[24] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__4_n_6),
        .Q(add_ln421_reg_878[24]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[25] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__4_n_5),
        .Q(add_ln421_reg_878[25]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[26] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__4_n_4),
        .Q(add_ln421_reg_878[26]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[27] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__5_n_7),
        .Q(add_ln421_reg_878[27]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[28] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__5_n_6),
        .Q(add_ln421_reg_878[28]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[29] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__5_n_5),
        .Q(add_ln421_reg_878[29]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[2] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(\trunc_ln414_3_reg_868[2]_i_1_n_0 ),
        .Q(add_ln421_reg_878[2]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[30] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__5_n_4),
        .Q(add_ln421_reg_878[30]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[31] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__6_n_7),
        .Q(add_ln421_reg_878[31]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[3] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(\add_ln421_reg_878[3]_i_1_n_0 ),
        .Q(add_ln421_reg_878[3]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[4] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry_n_6),
        .Q(add_ln421_reg_878[4]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[5] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry_n_5),
        .Q(add_ln421_reg_878[5]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[6] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry_n_4),
        .Q(add_ln421_reg_878[6]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[7] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__0_n_7),
        .Q(add_ln421_reg_878[7]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[8] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__0_n_6),
        .Q(add_ln421_reg_878[8]),
        .R(1'b0));
  FDRE \add_ln421_reg_878_reg[9] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(add_ln421_fu_328_p2_carry__0_n_5),
        .Q(add_ln421_reg_878[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \and_ln414_3_reg_977[0]_i_1 
       (.I0(trunc_ln414_2_reg_915[4]),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(trunc_ln414_2_reg_915[2]),
        .I3(icmp_ln414_1_reg_907),
        .I4(sub_ln414_3_reg_926[5]),
        .I5(\and_ln414_3_reg_977[16]_i_2_n_0 ),
        .O(\and_ln414_3_reg_977[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011151155)) 
    \and_ln414_3_reg_977[10]_i_1 
       (.I0(trunc_ln414_2_reg_915[4]),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(trunc_ln414_2_reg_915[1]),
        .I3(trunc_ln414_2_reg_915[2]),
        .I4(trunc_ln414_2_reg_915[0]),
        .I5(icmp_ln414_1_reg_907),
        .O(\and_ln414_3_reg_977[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00000015)) 
    \and_ln414_3_reg_977[11]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(trunc_ln414_2_reg_915[2]),
        .I3(icmp_ln414_1_reg_907),
        .I4(trunc_ln414_2_reg_915[4]),
        .O(\and_ln414_3_reg_977[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111111)) 
    \and_ln414_3_reg_977[12]_i_1 
       (.I0(trunc_ln414_2_reg_915[4]),
        .I1(sub_ln414_3_reg_926[5]),
        .I2(\and_ln414_3_reg_977[16]_i_2_n_0 ),
        .I3(trunc_ln414_2_reg_915[3]),
        .I4(trunc_ln414_2_reg_915[2]),
        .I5(icmp_ln414_1_reg_907),
        .O(and_ln414_3_fu_481_p2[12]));
  LUT6 #(
    .INIT(64'h0000011100001111)) 
    \and_ln414_3_reg_977[13]_i_1 
       (.I0(trunc_ln414_2_reg_915[4]),
        .I1(sub_ln414_3_reg_926[5]),
        .I2(trunc_ln414_2_reg_915[2]),
        .I3(trunc_ln414_2_reg_915[1]),
        .I4(icmp_ln414_1_reg_907),
        .I5(trunc_ln414_2_reg_915[3]),
        .O(and_ln414_3_fu_481_p2[13]));
  LUT6 #(
    .INIT(64'h0000011100001111)) 
    \and_ln414_3_reg_977[14]_i_1 
       (.I0(trunc_ln414_2_reg_915[4]),
        .I1(sub_ln414_3_reg_926[5]),
        .I2(trunc_ln414_2_reg_915[0]),
        .I3(trunc_ln414_2_reg_915[1]),
        .I4(icmp_ln414_1_reg_907),
        .I5(\and_ln414_3_reg_977[14]_i_2_n_0 ),
        .O(and_ln414_3_fu_481_p2[14]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \and_ln414_3_reg_977[14]_i_2 
       (.I0(trunc_ln414_2_reg_915[3]),
        .I1(trunc_ln414_2_reg_915[2]),
        .I2(icmp_ln414_1_reg_907),
        .O(\and_ln414_3_reg_977[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln414_3_reg_977[15]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(trunc_ln414_2_reg_915[4]),
        .I2(icmp_ln414_1_reg_907),
        .O(\and_ln414_3_reg_977[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000F0F)) 
    \and_ln414_3_reg_977[16]_i_1 
       (.I0(trunc_ln414_2_reg_915[3]),
        .I1(trunc_ln414_2_reg_915[2]),
        .I2(sub_ln414_3_reg_926[5]),
        .I3(\and_ln414_3_reg_977[16]_i_2_n_0 ),
        .I4(icmp_ln414_1_reg_907),
        .I5(trunc_ln414_2_reg_915[4]),
        .O(and_ln414_3_fu_481_p2[16]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln414_3_reg_977[16]_i_2 
       (.I0(trunc_ln414_2_reg_915[1]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[0]),
        .O(\and_ln414_3_reg_977[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101010111)) 
    \and_ln414_3_reg_977[17]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[4]),
        .I3(trunc_ln414_2_reg_915[1]),
        .I4(trunc_ln414_2_reg_915[2]),
        .I5(trunc_ln414_2_reg_915[3]),
        .O(\and_ln414_3_reg_977[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000005557555F)) 
    \and_ln414_3_reg_977[18]_i_1 
       (.I0(trunc_ln414_2_reg_915[4]),
        .I1(trunc_ln414_2_reg_915[1]),
        .I2(trunc_ln414_2_reg_915[2]),
        .I3(trunc_ln414_2_reg_915[3]),
        .I4(trunc_ln414_2_reg_915[0]),
        .I5(icmp_ln414_1_reg_907),
        .O(\and_ln414_3_reg_977[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h00010055)) 
    \and_ln414_3_reg_977[19]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(trunc_ln414_2_reg_915[2]),
        .I2(trunc_ln414_2_reg_915[3]),
        .I3(icmp_ln414_1_reg_907),
        .I4(trunc_ln414_2_reg_915[4]),
        .O(\and_ln414_3_reg_977[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln414_3_reg_977[1]_i_1 
       (.I0(trunc_ln414_2_reg_915[4]),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(trunc_ln414_2_reg_915[2]),
        .I3(sub_ln414_3_reg_926[5]),
        .I4(trunc_ln414_2_reg_915[1]),
        .I5(icmp_ln414_1_reg_907),
        .O(\and_ln414_3_reg_977[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00001F1F00001F3F)) 
    \and_ln414_3_reg_977[20]_i_1 
       (.I0(trunc_ln414_2_reg_915[2]),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(trunc_ln414_2_reg_915[4]),
        .I3(trunc_ln414_2_reg_915[0]),
        .I4(icmp_ln414_1_reg_907),
        .I5(trunc_ln414_2_reg_915[1]),
        .O(\and_ln414_3_reg_977[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001111100111111)) 
    \and_ln414_3_reg_977[21]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[2]),
        .I3(trunc_ln414_2_reg_915[3]),
        .I4(trunc_ln414_2_reg_915[4]),
        .I5(trunc_ln414_2_reg_915[1]),
        .O(\and_ln414_3_reg_977[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000001F3F3F3F)) 
    \and_ln414_3_reg_977[22]_i_1 
       (.I0(trunc_ln414_2_reg_915[2]),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(trunc_ln414_2_reg_915[4]),
        .I3(trunc_ln414_2_reg_915[1]),
        .I4(trunc_ln414_2_reg_915[0]),
        .I5(icmp_ln414_1_reg_907),
        .O(\and_ln414_3_reg_977[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \and_ln414_3_reg_977[23]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[3]),
        .I3(trunc_ln414_2_reg_915[4]),
        .O(\and_ln414_3_reg_977[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000100FF00FF00FF)) 
    \and_ln414_3_reg_977[24]_i_1 
       (.I0(trunc_ln414_2_reg_915[2]),
        .I1(trunc_ln414_2_reg_915[1]),
        .I2(trunc_ln414_2_reg_915[0]),
        .I3(icmp_ln414_1_reg_907),
        .I4(trunc_ln414_2_reg_915[3]),
        .I5(trunc_ln414_2_reg_915[4]),
        .O(\and_ln414_3_reg_977[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001111111111111)) 
    \and_ln414_3_reg_977[25]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[2]),
        .I3(trunc_ln414_2_reg_915[1]),
        .I4(trunc_ln414_2_reg_915[4]),
        .I5(trunc_ln414_2_reg_915[3]),
        .O(\and_ln414_3_reg_977[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0033133333333333)) 
    \and_ln414_3_reg_977[26]_i_1 
       (.I0(trunc_ln414_2_reg_915[1]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[0]),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(trunc_ln414_2_reg_915[2]),
        .I5(trunc_ln414_2_reg_915[3]),
        .O(\and_ln414_3_reg_977[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h0000070F)) 
    \and_ln414_3_reg_977[27]_i_1 
       (.I0(trunc_ln414_2_reg_915[3]),
        .I1(trunc_ln414_2_reg_915[2]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(sub_ln414_3_reg_926[5]),
        .O(and_ln414_3_fu_481_p2[27]));
  LUT6 #(
    .INIT(64'h00001FFF0000FFFF)) 
    \and_ln414_3_reg_977[28]_i_1 
       (.I0(trunc_ln414_2_reg_915[0]),
        .I1(trunc_ln414_2_reg_915[1]),
        .I2(trunc_ln414_2_reg_915[3]),
        .I3(trunc_ln414_2_reg_915[2]),
        .I4(icmp_ln414_1_reg_907),
        .I5(trunc_ln414_2_reg_915[4]),
        .O(\and_ln414_3_reg_977[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0111111111111111)) 
    \and_ln414_3_reg_977[29]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[3]),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(trunc_ln414_2_reg_915[1]),
        .I5(trunc_ln414_2_reg_915[2]),
        .O(\and_ln414_3_reg_977[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \and_ln414_3_reg_977[2]_i_1 
       (.I0(trunc_ln414_2_reg_915[1]),
        .I1(trunc_ln414_2_reg_915[0]),
        .I2(\and_ln414_3_reg_977[6]_i_2_n_0 ),
        .I3(trunc_ln414_2_reg_915[2]),
        .I4(icmp_ln414_1_reg_907),
        .I5(sub_ln414_3_reg_926[5]),
        .O(and_ln414_3_fu_481_p2[2]));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln414_3_reg_977[30]_i_1 
       (.I0(and_ln414_3_reg_9770),
        .I1(sub_ln414_3_reg_926[5]),
        .I2(icmp_ln414_1_reg_907),
        .O(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h007F00FF00FF00FF)) 
    \and_ln414_3_reg_977[30]_i_2 
       (.I0(trunc_ln414_2_reg_915[3]),
        .I1(trunc_ln414_2_reg_915[2]),
        .I2(trunc_ln414_2_reg_915[4]),
        .I3(icmp_ln414_1_reg_907),
        .I4(trunc_ln414_2_reg_915[1]),
        .I5(trunc_ln414_2_reg_915[0]),
        .O(\and_ln414_3_reg_977[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln414_3_reg_977[31]_i_1 
       (.I0(icmp_ln412_reg_840_pp0_iter2_reg),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .O(and_ln414_3_reg_9770));
  LUT5 #(
    .INIT(32'h0000001F)) 
    \and_ln414_3_reg_977[31]_i_2 
       (.I0(sub_ln414_3_reg_926[4]),
        .I1(sub_ln414_3_reg_926[3]),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[5]),
        .I4(\and_ln414_3_reg_977[31]_i_3_n_0 ),
        .O(and_ln414_3_fu_481_p2[31]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \and_ln414_3_reg_977[31]_i_3 
       (.I0(sub_ln414_3_reg_926[2]),
        .I1(icmp_ln414_1_reg_907),
        .I2(sub_ln414_3_reg_926[1]),
        .I3(sub_ln414_3_reg_926[0]),
        .O(\and_ln414_3_reg_977[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \and_ln414_3_reg_977[3]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[2]),
        .I3(trunc_ln414_2_reg_915[3]),
        .I4(trunc_ln414_2_reg_915[4]),
        .O(\and_ln414_3_reg_977[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010100000103)) 
    \and_ln414_3_reg_977[4]_i_1 
       (.I0(trunc_ln414_2_reg_915[2]),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(trunc_ln414_2_reg_915[4]),
        .I3(trunc_ln414_2_reg_915[0]),
        .I4(icmp_ln414_1_reg_907),
        .I5(trunc_ln414_2_reg_915[1]),
        .O(\and_ln414_3_reg_977[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \and_ln414_3_reg_977[5]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(trunc_ln414_2_reg_915[4]),
        .I3(icmp_ln414_1_reg_907),
        .I4(trunc_ln414_2_reg_915[2]),
        .I5(trunc_ln414_2_reg_915[1]),
        .O(\and_ln414_3_reg_977[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \and_ln414_3_reg_977[6]_i_1 
       (.I0(\and_ln414_3_reg_977[6]_i_2_n_0 ),
        .I1(sub_ln414_3_reg_926[5]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[0]),
        .I4(trunc_ln414_2_reg_915[2]),
        .I5(trunc_ln414_2_reg_915[1]),
        .O(and_ln414_3_fu_481_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \and_ln414_3_reg_977[6]_i_2 
       (.I0(trunc_ln414_2_reg_915[3]),
        .I1(trunc_ln414_2_reg_915[4]),
        .I2(icmp_ln414_1_reg_907),
        .O(\and_ln414_3_reg_977[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln414_3_reg_977[7]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[4]),
        .I3(trunc_ln414_2_reg_915[3]),
        .O(and_ln414_3_fu_481_p2[7]));
  LUT6 #(
    .INIT(64'h0011001100110015)) 
    \and_ln414_3_reg_977[8]_i_1 
       (.I0(trunc_ln414_2_reg_915[4]),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(trunc_ln414_2_reg_915[0]),
        .I3(icmp_ln414_1_reg_907),
        .I4(trunc_ln414_2_reg_915[1]),
        .I5(trunc_ln414_2_reg_915[2]),
        .O(\and_ln414_3_reg_977[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100010101)) 
    \and_ln414_3_reg_977[9]_i_1 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[4]),
        .I3(trunc_ln414_2_reg_915[3]),
        .I4(trunc_ln414_2_reg_915[1]),
        .I5(trunc_ln414_2_reg_915[2]),
        .O(\and_ln414_3_reg_977[9]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[0] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[0]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[0]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[10] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[10]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[10]),
        .R(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[11] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[11]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[11]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[12] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(and_ln414_3_fu_481_p2[12]),
        .Q(and_ln414_3_reg_977[12]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[13] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(and_ln414_3_fu_481_p2[13]),
        .Q(and_ln414_3_reg_977[13]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[14] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(and_ln414_3_fu_481_p2[14]),
        .Q(and_ln414_3_reg_977[14]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[15] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[15]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[15]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[16] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(and_ln414_3_fu_481_p2[16]),
        .Q(and_ln414_3_reg_977[16]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[17] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[17]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[17]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[18] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[18]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[18]),
        .R(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[19] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[19]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[19]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[1] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[1]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[1]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[20] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[20]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[20]),
        .R(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[21] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[21]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[21]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[22] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[22]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[22]),
        .R(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[23] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[23]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[23]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[24] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[24]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[24]),
        .R(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[25] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[25]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[25]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[26] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[26]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[26]),
        .R(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[27] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(and_ln414_3_fu_481_p2[27]),
        .Q(and_ln414_3_reg_977[27]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[28] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[28]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[28]),
        .R(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[29] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[29]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[29]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[2] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(and_ln414_3_fu_481_p2[2]),
        .Q(and_ln414_3_reg_977[2]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[30] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[30]_i_2_n_0 ),
        .Q(and_ln414_3_reg_977[30]),
        .R(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[31] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(and_ln414_3_fu_481_p2[31]),
        .Q(and_ln414_3_reg_977[31]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[3] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[3]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[3]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[4] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[4]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[4]),
        .R(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[5] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[5]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[5]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[6] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(and_ln414_3_fu_481_p2[6]),
        .Q(and_ln414_3_reg_977[6]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[7] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(and_ln414_3_fu_481_p2[7]),
        .Q(and_ln414_3_reg_977[7]),
        .R(1'b0));
  FDRE \and_ln414_3_reg_977_reg[8] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[8]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[8]),
        .R(\and_ln414_3_reg_977[30]_i_1_n_0 ));
  FDRE \and_ln414_3_reg_977_reg[9] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\and_ln414_3_reg_977[9]_i_1_n_0 ),
        .Q(and_ln414_3_reg_977[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000044044)) 
    \and_ln414_reg_1030[0]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[1]_i_2_n_0 ),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[0]),
        .I4(trunc_ln414_1_reg_883_pp0_iter3_reg[0]),
        .I5(sub_ln414_1_reg_1004[5]),
        .O(\and_ln414_reg_1030[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[10]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[10]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[12]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[11]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \and_ln414_reg_1030[10]_i_2 
       (.I0(\and_ln414_reg_1030[8]_i_2_n_0 ),
        .I1(trunc_ln414_1_reg_883_pp0_iter3_reg[1]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(\and_ln414_reg_1030[12]_i_2_n_0 ),
        .O(\and_ln414_reg_1030[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \and_ln414_reg_1030[11]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[12]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[13]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[11]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0F7F)) 
    \and_ln414_reg_1030[11]_i_2 
       (.I0(sub_ln414_1_reg_1004[2]),
        .I1(sub_ln414_1_reg_1004[1]),
        .I2(sub_ln414_1_reg_1004[4]),
        .I3(sub_ln414_1_reg_1004[3]),
        .O(\and_ln414_reg_1030[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[12]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[12]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[14]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[13]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[12]));
  LUT6 #(
    .INIT(64'h88A088AFBBA0BBAF)) 
    \and_ln414_reg_1030[12]_i_2 
       (.I0(\and_ln414_reg_1030[8]_i_2_n_0 ),
        .I1(trunc_ln414_1_reg_883_pp0_iter3_reg[2]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I5(trunc_ln414_1_reg_883_pp0_iter3_reg[4]),
        .O(\and_ln414_reg_1030[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \and_ln414_reg_1030[13]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[14]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[15]_i_3_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[13]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[13]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \and_ln414_reg_1030[13]_i_2 
       (.I0(sub_ln414_1_reg_1004[2]),
        .I1(sub_ln414_1_reg_1004[4]),
        .I2(sub_ln414_1_reg_1004[3]),
        .O(\and_ln414_reg_1030[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[14]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[14]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[16]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[15]_i_3_n_0 ),
        .O(and_ln414_fu_683_p2[14]));
  LUT6 #(
    .INIT(64'h88A088AFBBA0BBAF)) 
    \and_ln414_reg_1030[14]_i_2 
       (.I0(\and_ln414_reg_1030[12]_i_2_n_0 ),
        .I1(trunc_ln414_1_reg_883_pp0_iter3_reg[1]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I5(trunc_ln414_1_reg_883_pp0_iter3_reg[4]),
        .O(\and_ln414_reg_1030[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001010100010000)) 
    \and_ln414_reg_1030[15]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[4]),
        .I1(zext_ln414_1_fu_658_p1[5]),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(sub_ln414_1_reg_1004[4]),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[15]_i_3_n_0 ),
        .O(and_ln414_fu_683_p2[15]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \and_ln414_reg_1030[15]_i_2 
       (.I0(trunc_ln414_1_reg_883_pp0_iter3_reg[4]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .O(zext_ln414_1_fu_658_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0F1F)) 
    \and_ln414_reg_1030[15]_i_3 
       (.I0(sub_ln414_1_reg_1004[1]),
        .I1(sub_ln414_1_reg_1004[2]),
        .I2(sub_ln414_1_reg_1004[4]),
        .I3(sub_ln414_1_reg_1004[3]),
        .O(\and_ln414_reg_1030[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004540)) 
    \and_ln414_reg_1030[16]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[16]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[18]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[4]),
        .I5(sub_ln414_1_reg_1004[5]),
        .O(and_ln414_fu_683_p2[16]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \and_ln414_reg_1030[16]_i_2 
       (.I0(icmp_ln414_reg_955_pp0_iter3_reg),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I2(trunc_ln414_1_reg_883_pp0_iter3_reg[4]),
        .O(\and_ln414_reg_1030[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400000004000404)) 
    \and_ln414_reg_1030[17]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[18]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[19]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(sub_ln414_1_reg_1004[4]),
        .O(and_ln414_fu_683_p2[17]));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[18]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[18]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[20]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[19]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[18]));
  LUT6 #(
    .INIT(64'h3F3F55FF30305500)) 
    \and_ln414_reg_1030[18]_i_2 
       (.I0(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I1(trunc_ln414_1_reg_883_pp0_iter3_reg[4]),
        .I2(trunc_ln414_1_reg_883_pp0_iter3_reg[1]),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I4(icmp_ln414_reg_955_pp0_iter3_reg),
        .I5(\and_ln414_reg_1030[20]_i_2_n_0 ),
        .O(\and_ln414_reg_1030[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \and_ln414_reg_1030[19]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[20]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[21]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[19]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[19]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \and_ln414_reg_1030[19]_i_2 
       (.I0(sub_ln414_1_reg_1004[3]),
        .I1(sub_ln414_1_reg_1004[2]),
        .I2(sub_ln414_1_reg_1004[1]),
        .I3(sub_ln414_1_reg_1004[4]),
        .O(\and_ln414_reg_1030[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404000404040404)) 
    \and_ln414_reg_1030[1]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[1]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(sub_ln414_1_reg_1004[1]),
        .I4(\and_ln414_reg_1030[5]_i_2_n_0 ),
        .I5(sub_ln414_1_reg_1004[0]),
        .O(and_ln414_fu_683_p2[1]));
  LUT6 #(
    .INIT(64'h0000003050005030)) 
    \and_ln414_reg_1030[1]_i_2 
       (.I0(trunc_ln414_1_reg_883_pp0_iter3_reg[2]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I2(\and_ln414_reg_1030[8]_i_2_n_0 ),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I5(trunc_ln414_1_reg_883_pp0_iter3_reg[1]),
        .O(\and_ln414_reg_1030[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[20]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[20]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[22]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[21]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[20]));
  LUT6 #(
    .INIT(64'h3F3F55FF30305500)) 
    \and_ln414_reg_1030[20]_i_2 
       (.I0(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I1(trunc_ln414_1_reg_883_pp0_iter3_reg[4]),
        .I2(trunc_ln414_1_reg_883_pp0_iter3_reg[2]),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I4(icmp_ln414_reg_955_pp0_iter3_reg),
        .I5(\and_ln414_reg_1030[24]_i_2_n_0 ),
        .O(\and_ln414_reg_1030[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \and_ln414_reg_1030[21]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[22]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[23]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[21]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[21]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \and_ln414_reg_1030[21]_i_2 
       (.I0(sub_ln414_1_reg_1004[3]),
        .I1(sub_ln414_1_reg_1004[2]),
        .I2(sub_ln414_1_reg_1004[4]),
        .O(\and_ln414_reg_1030[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[22]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[22]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[24]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[23]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[22]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \and_ln414_reg_1030[22]_i_2 
       (.I0(\and_ln414_reg_1030[20]_i_2_n_0 ),
        .I1(trunc_ln414_1_reg_883_pp0_iter3_reg[1]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(\and_ln414_reg_1030[24]_i_2_n_0 ),
        .O(\and_ln414_reg_1030[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \and_ln414_reg_1030[23]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[24]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[31]_i_3_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[23]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[23]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \and_ln414_reg_1030[23]_i_2 
       (.I0(sub_ln414_1_reg_1004[1]),
        .I1(sub_ln414_1_reg_1004[3]),
        .I2(sub_ln414_1_reg_1004[2]),
        .I3(sub_ln414_1_reg_1004[4]),
        .O(\and_ln414_reg_1030[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[24]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[24]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[26]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[31]_i_3_n_0 ),
        .O(and_ln414_fu_683_p2[24]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h353FF5FF)) 
    \and_ln414_reg_1030[24]_i_2 
       (.I0(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I1(trunc_ln414_1_reg_883_pp0_iter3_reg[4]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I4(trunc_ln414_1_reg_883_pp0_iter3_reg[3]),
        .O(\and_ln414_reg_1030[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \and_ln414_reg_1030[25]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[26]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[27]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[31]_i_3_n_0 ),
        .O(and_ln414_fu_683_p2[25]));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[26]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[26]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[28]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[27]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[26]));
  LUT6 #(
    .INIT(64'hFF00FF03FF50FF53)) 
    \and_ln414_reg_1030[26]_i_2 
       (.I0(trunc_ln414_1_reg_883_pp0_iter3_reg[1]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .I3(\and_ln414_reg_1030[24]_i_2_n_0 ),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I5(trunc_ln414_1_reg_883_pp0_iter3_reg[2]),
        .O(\and_ln414_reg_1030[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \and_ln414_reg_1030[27]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[28]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[30]_i_4_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[27]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[27]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \and_ln414_reg_1030[27]_i_2 
       (.I0(sub_ln414_1_reg_1004[2]),
        .I1(sub_ln414_1_reg_1004[1]),
        .I2(sub_ln414_1_reg_1004[4]),
        .I3(sub_ln414_1_reg_1004[3]),
        .O(\and_ln414_reg_1030[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000505100000000)) 
    \and_ln414_reg_1030[28]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(zext_ln414_1_fu_658_p1[0]),
        .I2(\and_ln414_reg_1030[28]_i_2_n_0 ),
        .I3(zext_ln414_1_fu_658_p1[1]),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[30]_i_4_n_0 ),
        .O(and_ln414_fu_683_p2[28]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hABEF)) 
    \and_ln414_reg_1030[28]_i_2 
       (.I0(\and_ln414_reg_1030[24]_i_2_n_0 ),
        .I1(icmp_ln414_reg_955_pp0_iter3_reg),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I3(trunc_ln414_1_reg_883_pp0_iter3_reg[2]),
        .O(\and_ln414_reg_1030[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \and_ln414_reg_1030[28]_i_3 
       (.I0(trunc_ln414_1_reg_883_pp0_iter3_reg[1]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .O(zext_ln414_1_fu_658_p1[1]));
  LUT6 #(
    .INIT(64'h0004040400000000)) 
    \and_ln414_reg_1030[29]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[30]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(sub_ln414_1_reg_1004[1]),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[30]_i_4_n_0 ),
        .O(and_ln414_fu_683_p2[29]));
  LUT6 #(
    .INIT(64'h0000150000000000)) 
    \and_ln414_reg_1030[2]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(zext_ln414_1_fu_658_p1[1]),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[4]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[2]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \and_ln414_reg_1030[2]_i_2 
       (.I0(sub_ln414_1_reg_1004[2]),
        .I1(sub_ln414_1_reg_1004[4]),
        .I2(sub_ln414_1_reg_1004[3]),
        .I3(sub_ln414_1_reg_1004[1]),
        .O(\and_ln414_reg_1030[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000450000)) 
    \and_ln414_reg_1030[30]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[30]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(sub_ln414_1_reg_1004[5]),
        .I4(\and_ln414_reg_1030[30]_i_4_n_0 ),
        .I5(sub_ln414_1_reg_1004[1]),
        .O(and_ln414_fu_683_p2[30]));
  LUT6 #(
    .INIT(64'hF5F3F5FFFFF3FFFF)) 
    \and_ln414_reg_1030[30]_i_2 
       (.I0(trunc_ln414_1_reg_883_pp0_iter3_reg[2]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I2(\and_ln414_reg_1030[24]_i_2_n_0 ),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I5(trunc_ln414_1_reg_883_pp0_iter3_reg[1]),
        .O(\and_ln414_reg_1030[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \and_ln414_reg_1030[30]_i_3 
       (.I0(trunc_ln414_1_reg_883_pp0_iter3_reg[0]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[0]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .O(zext_ln414_1_fu_658_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln414_reg_1030[30]_i_4 
       (.I0(sub_ln414_1_reg_1004[3]),
        .I1(sub_ln414_1_reg_1004[4]),
        .I2(sub_ln414_1_reg_1004[2]),
        .O(\and_ln414_reg_1030[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB00)) 
    \and_ln414_reg_1030[31]_i_1 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(\icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0] ),
        .O(and_ln414_reg_10300));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \and_ln414_reg_1030[31]_i_2 
       (.I0(sub_ln414_1_reg_1004[5]),
        .I1(sub_ln414_1_reg_1004[1]),
        .I2(\and_ln414_reg_1030[31]_i_3_n_0 ),
        .I3(sub_ln414_1_reg_1004[2]),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(zext_ln414_1_fu_658_p1[5]),
        .O(\and_ln414_reg_1030[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln414_reg_1030[31]_i_3 
       (.I0(sub_ln414_1_reg_1004[4]),
        .I1(sub_ln414_1_reg_1004[3]),
        .O(\and_ln414_reg_1030[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \and_ln414_reg_1030[31]_i_4 
       (.I0(trunc_ln414_1_reg_883_pp0_iter3_reg[5]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .O(zext_ln414_1_fu_658_p1[5]));
  LUT6 #(
    .INIT(64'h0404000004040004)) 
    \and_ln414_reg_1030[3]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[4]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(sub_ln414_1_reg_1004[0]),
        .I4(\and_ln414_reg_1030[5]_i_2_n_0 ),
        .I5(sub_ln414_1_reg_1004[1]),
        .O(and_ln414_fu_683_p2[3]));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[4]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[4]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[6]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[5]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h028A)) 
    \and_ln414_reg_1030[4]_i_2 
       (.I0(\and_ln414_reg_1030[8]_i_2_n_0 ),
        .I1(icmp_ln414_reg_955_pp0_iter3_reg),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I3(trunc_ln414_1_reg_883_pp0_iter3_reg[2]),
        .O(\and_ln414_reg_1030[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \and_ln414_reg_1030[5]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[6]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[7]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[5]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \and_ln414_reg_1030[5]_i_2 
       (.I0(sub_ln414_1_reg_1004[3]),
        .I1(sub_ln414_1_reg_1004[4]),
        .I2(sub_ln414_1_reg_1004[2]),
        .O(\and_ln414_reg_1030[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[6]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[6]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[8]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[7]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[6]));
  LUT6 #(
    .INIT(64'h3F3F55FF00000000)) 
    \and_ln414_reg_1030[6]_i_2 
       (.I0(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I1(trunc_ln414_1_reg_883_pp0_iter3_reg[2]),
        .I2(trunc_ln414_1_reg_883_pp0_iter3_reg[1]),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I4(icmp_ln414_reg_955_pp0_iter3_reg),
        .I5(\and_ln414_reg_1030[8]_i_2_n_0 ),
        .O(\and_ln414_reg_1030[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \and_ln414_reg_1030[7]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[8]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[9]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[7]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h3F7F)) 
    \and_ln414_reg_1030[7]_i_2 
       (.I0(sub_ln414_1_reg_1004[1]),
        .I1(sub_ln414_1_reg_1004[3]),
        .I2(sub_ln414_1_reg_1004[4]),
        .I3(sub_ln414_1_reg_1004[2]),
        .O(\and_ln414_reg_1030[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \and_ln414_reg_1030[8]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[8]_i_2_n_0 ),
        .I2(zext_ln414_1_fu_658_p1[0]),
        .I3(\and_ln414_reg_1030[10]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[5]),
        .I5(\and_ln414_reg_1030[9]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h00053035)) 
    \and_ln414_reg_1030[8]_i_2 
       (.I0(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I1(trunc_ln414_1_reg_883_pp0_iter3_reg[4]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I4(trunc_ln414_1_reg_883_pp0_iter3_reg[3]),
        .O(\and_ln414_reg_1030[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \and_ln414_reg_1030[9]_i_1 
       (.I0(zext_ln414_1_fu_658_p1[5]),
        .I1(\and_ln414_reg_1030[10]_i_2_n_0 ),
        .I2(sub_ln414_1_reg_1004[5]),
        .I3(\and_ln414_reg_1030[11]_i_2_n_0 ),
        .I4(sub_ln414_1_reg_1004[0]),
        .I5(\and_ln414_reg_1030[9]_i_2_n_0 ),
        .O(and_ln414_fu_683_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \and_ln414_reg_1030[9]_i_2 
       (.I0(sub_ln414_1_reg_1004[4]),
        .I1(sub_ln414_1_reg_1004[3]),
        .O(\and_ln414_reg_1030[9]_i_2_n_0 ));
  FDRE \and_ln414_reg_1030_reg[0] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\and_ln414_reg_1030[0]_i_1_n_0 ),
        .Q(and_ln414_reg_1030[0]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[10] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[10]),
        .Q(and_ln414_reg_1030[10]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[11] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[11]),
        .Q(and_ln414_reg_1030[11]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[12] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[12]),
        .Q(and_ln414_reg_1030[12]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[13] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[13]),
        .Q(and_ln414_reg_1030[13]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[14] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[14]),
        .Q(and_ln414_reg_1030[14]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[15] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[15]),
        .Q(and_ln414_reg_1030[15]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[16] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[16]),
        .Q(and_ln414_reg_1030[16]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[17] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[17]),
        .Q(and_ln414_reg_1030[17]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[18] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[18]),
        .Q(and_ln414_reg_1030[18]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[19] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[19]),
        .Q(and_ln414_reg_1030[19]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[1] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[1]),
        .Q(and_ln414_reg_1030[1]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[20] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[20]),
        .Q(and_ln414_reg_1030[20]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[21] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[21]),
        .Q(and_ln414_reg_1030[21]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[22] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[22]),
        .Q(and_ln414_reg_1030[22]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[23] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[23]),
        .Q(and_ln414_reg_1030[23]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[24] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[24]),
        .Q(and_ln414_reg_1030[24]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[25] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[25]),
        .Q(and_ln414_reg_1030[25]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[26] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[26]),
        .Q(and_ln414_reg_1030[26]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[27] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[27]),
        .Q(and_ln414_reg_1030[27]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[28] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[28]),
        .Q(and_ln414_reg_1030[28]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[29] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[29]),
        .Q(and_ln414_reg_1030[29]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[2] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[2]),
        .Q(and_ln414_reg_1030[2]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[30] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[30]),
        .Q(and_ln414_reg_1030[30]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[31] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\and_ln414_reg_1030[31]_i_2_n_0 ),
        .Q(and_ln414_reg_1030[31]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[3] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[3]),
        .Q(and_ln414_reg_1030[3]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[4] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[4]),
        .Q(and_ln414_reg_1030[4]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[5]),
        .Q(and_ln414_reg_1030[5]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[6] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[6]),
        .Q(and_ln414_reg_1030[6]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[7] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[7]),
        .Q(and_ln414_reg_1030[7]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[8] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[8]),
        .Q(and_ln414_reg_1030[8]),
        .R(1'b0));
  FDRE \and_ln414_reg_1030_reg[9] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(and_ln414_fu_683_p2[9]),
        .Q(and_ln414_reg_1030[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA8AAA8AFFFFAA8A)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state18),
        .I1(strm_full_n),
        .I2(icmp_ln390_reg_773),
        .I3(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I4(Q),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[10]_i_1__1 
       (.I0(icmp_ln390_reg_773),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[11]_i_2__0_n_0 ),
        .O(ap_NS_fsm[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[11]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[11]_i_2__0_n_0 ),
        .O(ap_NS_fsm[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DDDDDD)) 
    \ap_CS_fsm[11]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter5_reg_n_0),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state11),
        .I5(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .O(\ap_CS_fsm[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0202FF00)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(strm_full_n),
        .I2(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state10),
        .I4(icmp_ln390_reg_773),
        .I5(ap_CS_fsm_state17),
        .O(ap_NS_fsm[12]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm[1]_i_2__3_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state8),
        .I4(\ap_CS_fsm_reg_n_0_[6] ),
        .I5(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(ap_CS_fsm_state9),
        .I1(\ap_CS_fsm_reg_n_0_[4] ),
        .I2(\ap_CS_fsm_reg_n_0_[5] ),
        .I3(ap_CS_fsm_state17),
        .O(\ap_CS_fsm[1]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm_reg_n_0_[2] ),
        .I4(\ap_CS_fsm_reg_n_0_[3] ),
        .O(\ap_CS_fsm[1]_i_3__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_condition_pp0_exit_iter0_state11),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_NS_fsm1),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I4(ap_condition_pp0_exit_iter0_state11),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(icmp_ln390_reg_773),
        .I1(ap_CS_fsm_state10),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_1_fu_338_p2_carry
       (.CI(1'b0),
        .CO({bits_to_add_1_fu_338_p2_carry_n_0,bits_to_add_1_fu_338_p2_carry_n_1,bits_to_add_1_fu_338_p2_carry_n_2,bits_to_add_1_fu_338_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sel0[3:0]),
        .O(bits_to_add_1_fu_338_p20_out[3:0]),
        .S({bits_to_add_1_fu_338_p2_carry_i_1_n_0,bits_to_add_1_fu_338_p2_carry_i_2_n_0,bits_to_add_1_fu_338_p2_carry_i_3_n_0,bits_to_add_1_fu_338_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_1_fu_338_p2_carry__0
       (.CI(bits_to_add_1_fu_338_p2_carry_n_0),
        .CO({bits_to_add_1_fu_338_p2_carry__0_n_0,bits_to_add_1_fu_338_p2_carry__0_n_1,bits_to_add_1_fu_338_p2_carry__0_n_2,bits_to_add_1_fu_338_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[7:4]),
        .O(bits_to_add_1_fu_338_p20_out[7:4]),
        .S({bits_to_add_1_fu_338_p2_carry__0_i_1_n_0,bits_to_add_1_fu_338_p2_carry__0_i_2_n_0,bits_to_add_1_fu_338_p2_carry__0_i_3_n_0,bits_to_add_1_fu_338_p2_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__0_i_1
       (.I0(sel0[7]),
        .I1(\last_N_size_reg_777_reg_n_0_[7] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__0_i_2
       (.I0(sel0[6]),
        .I1(\last_N_size_reg_777_reg_n_0_[6] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__0_i_3
       (.I0(sel0[5]),
        .I1(\last_N_size_reg_777_reg_n_0_[5] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__0_i_4
       (.I0(sel0[4]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(\last_N_size_reg_777_reg_n_0_[4] ),
        .O(bits_to_add_1_fu_338_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_1_fu_338_p2_carry__1
       (.CI(bits_to_add_1_fu_338_p2_carry__0_n_0),
        .CO({bits_to_add_1_fu_338_p2_carry__1_n_0,bits_to_add_1_fu_338_p2_carry__1_n_1,bits_to_add_1_fu_338_p2_carry__1_n_2,bits_to_add_1_fu_338_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[11:8]),
        .O(bits_to_add_1_fu_338_p20_out[11:8]),
        .S({bits_to_add_1_fu_338_p2_carry__1_i_1_n_0,bits_to_add_1_fu_338_p2_carry__1_i_2_n_0,bits_to_add_1_fu_338_p2_carry__1_i_3_n_0,bits_to_add_1_fu_338_p2_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__1_i_1
       (.I0(sel0[11]),
        .I1(\last_N_size_reg_777_reg_n_0_[11] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__1_i_2
       (.I0(sel0[10]),
        .I1(\last_N_size_reg_777_reg_n_0_[10] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__1_i_3
       (.I0(sel0[9]),
        .I1(\last_N_size_reg_777_reg_n_0_[9] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__1_i_4
       (.I0(sel0[8]),
        .I1(\last_N_size_reg_777_reg_n_0_[8] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_1_fu_338_p2_carry__2
       (.CI(bits_to_add_1_fu_338_p2_carry__1_n_0),
        .CO({bits_to_add_1_fu_338_p2_carry__2_n_0,bits_to_add_1_fu_338_p2_carry__2_n_1,bits_to_add_1_fu_338_p2_carry__2_n_2,bits_to_add_1_fu_338_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[15:12]),
        .O(bits_to_add_1_fu_338_p20_out[15:12]),
        .S({bits_to_add_1_fu_338_p2_carry__2_i_1_n_0,bits_to_add_1_fu_338_p2_carry__2_i_2_n_0,bits_to_add_1_fu_338_p2_carry__2_i_3_n_0,bits_to_add_1_fu_338_p2_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__2_i_1
       (.I0(sel0[15]),
        .I1(\last_N_size_reg_777_reg_n_0_[15] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__2_i_2
       (.I0(sel0[14]),
        .I1(\last_N_size_reg_777_reg_n_0_[14] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__2_i_3
       (.I0(sel0[13]),
        .I1(\last_N_size_reg_777_reg_n_0_[13] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__2_i_4
       (.I0(sel0[12]),
        .I1(\last_N_size_reg_777_reg_n_0_[12] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_1_fu_338_p2_carry__3
       (.CI(bits_to_add_1_fu_338_p2_carry__2_n_0),
        .CO({bits_to_add_1_fu_338_p2_carry__3_n_0,bits_to_add_1_fu_338_p2_carry__3_n_1,bits_to_add_1_fu_338_p2_carry__3_n_2,bits_to_add_1_fu_338_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[19:16]),
        .O(bits_to_add_1_fu_338_p20_out[19:16]),
        .S({bits_to_add_1_fu_338_p2_carry__3_i_1_n_0,bits_to_add_1_fu_338_p2_carry__3_i_2_n_0,bits_to_add_1_fu_338_p2_carry__3_i_3_n_0,bits_to_add_1_fu_338_p2_carry__3_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__3_i_1
       (.I0(sel0[19]),
        .I1(\last_N_size_reg_777_reg_n_0_[19] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__3_i_2
       (.I0(sel0[18]),
        .I1(\last_N_size_reg_777_reg_n_0_[18] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__3_i_3
       (.I0(sel0[17]),
        .I1(\last_N_size_reg_777_reg_n_0_[17] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__3_i_4
       (.I0(sel0[16]),
        .I1(\last_N_size_reg_777_reg_n_0_[16] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_1_fu_338_p2_carry__4
       (.CI(bits_to_add_1_fu_338_p2_carry__3_n_0),
        .CO({bits_to_add_1_fu_338_p2_carry__4_n_0,bits_to_add_1_fu_338_p2_carry__4_n_1,bits_to_add_1_fu_338_p2_carry__4_n_2,bits_to_add_1_fu_338_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[23:20]),
        .O(bits_to_add_1_fu_338_p20_out[23:20]),
        .S({bits_to_add_1_fu_338_p2_carry__4_i_1_n_0,bits_to_add_1_fu_338_p2_carry__4_i_2_n_0,bits_to_add_1_fu_338_p2_carry__4_i_3_n_0,bits_to_add_1_fu_338_p2_carry__4_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__4_i_1
       (.I0(sel0[23]),
        .I1(\last_N_size_reg_777_reg_n_0_[23] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__4_i_2
       (.I0(sel0[22]),
        .I1(\last_N_size_reg_777_reg_n_0_[22] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__4_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__4_i_3
       (.I0(sel0[21]),
        .I1(\last_N_size_reg_777_reg_n_0_[21] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__4_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__4_i_4
       (.I0(sel0[20]),
        .I1(\last_N_size_reg_777_reg_n_0_[20] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_1_fu_338_p2_carry__5
       (.CI(bits_to_add_1_fu_338_p2_carry__4_n_0),
        .CO({bits_to_add_1_fu_338_p2_carry__5_n_0,bits_to_add_1_fu_338_p2_carry__5_n_1,bits_to_add_1_fu_338_p2_carry__5_n_2,bits_to_add_1_fu_338_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[27:24]),
        .O(bits_to_add_1_fu_338_p20_out[27:24]),
        .S({bits_to_add_1_fu_338_p2_carry__5_i_1_n_0,bits_to_add_1_fu_338_p2_carry__5_i_2_n_0,bits_to_add_1_fu_338_p2_carry__5_i_3_n_0,bits_to_add_1_fu_338_p2_carry__5_i_4_n_0}));
  LUT3 #(
    .INIT(8'h87)) 
    bits_to_add_1_fu_338_p2_carry__5_i_1
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[27] ),
        .I2(sel0[27]),
        .O(bits_to_add_1_fu_338_p2_carry__5_i_1_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    bits_to_add_1_fu_338_p2_carry__5_i_2
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[26] ),
        .I2(sel0[26]),
        .O(bits_to_add_1_fu_338_p2_carry__5_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__5_i_3
       (.I0(sel0[25]),
        .I1(\last_N_size_reg_777_reg_n_0_[25] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__5_i_3_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    bits_to_add_1_fu_338_p2_carry__5_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[24] ),
        .I2(sel0[24]),
        .O(bits_to_add_1_fu_338_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_1_fu_338_p2_carry__6
       (.CI(bits_to_add_1_fu_338_p2_carry__5_n_0),
        .CO({NLW_bits_to_add_1_fu_338_p2_carry__6_CO_UNCONNECTED[3],bits_to_add_1_fu_338_p2_carry__6_n_1,bits_to_add_1_fu_338_p2_carry__6_n_2,bits_to_add_1_fu_338_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sel0[30:28]}),
        .O(bits_to_add_1_fu_338_p20_out[31:28]),
        .S({bits_to_add_1_fu_338_p2_carry__6_i_1_n_0,bits_to_add_1_fu_338_p2_carry__6_i_2_n_0,bits_to_add_1_fu_338_p2_carry__6_i_3_n_0,bits_to_add_1_fu_338_p2_carry__6_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    bits_to_add_1_fu_338_p2_carry__6_i_1
       (.I0(sel0[31]),
        .I1(\last_N_size_reg_777_reg_n_0_[31] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry__6_i_1_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    bits_to_add_1_fu_338_p2_carry__6_i_2
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[30] ),
        .I2(sel0[30]),
        .O(bits_to_add_1_fu_338_p2_carry__6_i_2_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    bits_to_add_1_fu_338_p2_carry__6_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[29] ),
        .I2(sel0[29]),
        .O(bits_to_add_1_fu_338_p2_carry__6_i_3_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    bits_to_add_1_fu_338_p2_carry__6_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[28] ),
        .I2(sel0[28]),
        .O(bits_to_add_1_fu_338_p2_carry__6_i_4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    bits_to_add_1_fu_338_p2_carry_i_1
       (.I0(sel0[3]),
        .I1(\last_N_size_reg_777_reg_n_0_[3] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(bits_to_add_1_fu_338_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    bits_to_add_1_fu_338_p2_carry_i_2
       (.I0(bits_to_add_2_reg_873[2]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[2]),
        .O(bits_to_add_1_fu_338_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    bits_to_add_1_fu_338_p2_carry_i_3
       (.I0(bits_to_add_2_reg_873[1]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[1]),
        .O(bits_to_add_1_fu_338_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    bits_to_add_1_fu_338_p2_carry_i_4
       (.I0(bits_to_add_2_reg_873[0]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[0]),
        .O(bits_to_add_1_fu_338_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \bits_to_add_1_reg_889[31]_i_1 
       (.I0(icmp_ln412_fu_272_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .O(add_ln421_reg_8780));
  FDRE \bits_to_add_1_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[0]),
        .Q(bits_to_add_1_reg_889[0]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[10] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[10]),
        .Q(bits_to_add_1_reg_889[10]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[11] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[11]),
        .Q(bits_to_add_1_reg_889[11]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[12] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[12]),
        .Q(bits_to_add_1_reg_889[12]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[13] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[13]),
        .Q(bits_to_add_1_reg_889[13]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[14] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[14]),
        .Q(bits_to_add_1_reg_889[14]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[15] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[15]),
        .Q(bits_to_add_1_reg_889[15]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[16] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[16]),
        .Q(bits_to_add_1_reg_889[16]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[17] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[17]),
        .Q(bits_to_add_1_reg_889[17]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[18] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[18]),
        .Q(bits_to_add_1_reg_889[18]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[19] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[19]),
        .Q(bits_to_add_1_reg_889[19]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[1] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[1]),
        .Q(bits_to_add_1_reg_889[1]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[20] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[20]),
        .Q(bits_to_add_1_reg_889[20]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[21] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[21]),
        .Q(bits_to_add_1_reg_889[21]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[22] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[22]),
        .Q(bits_to_add_1_reg_889[22]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[23] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[23]),
        .Q(bits_to_add_1_reg_889[23]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[24] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[24]),
        .Q(bits_to_add_1_reg_889[24]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[25] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[25]),
        .Q(bits_to_add_1_reg_889[25]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[26] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[26]),
        .Q(bits_to_add_1_reg_889[26]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[27] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[27]),
        .Q(bits_to_add_1_reg_889[27]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[28] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[28]),
        .Q(bits_to_add_1_reg_889[28]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[29] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[29]),
        .Q(bits_to_add_1_reg_889[29]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[2] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[2]),
        .Q(bits_to_add_1_reg_889[2]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[30] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[30]),
        .Q(bits_to_add_1_reg_889[30]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[31] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[31]),
        .Q(bits_to_add_1_reg_889[31]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[3] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[3]),
        .Q(bits_to_add_1_reg_889[3]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[4] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[4]),
        .Q(bits_to_add_1_reg_889[4]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[5] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[5]),
        .Q(bits_to_add_1_reg_889[5]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[6] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[6]),
        .Q(bits_to_add_1_reg_889[6]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[7] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[7]),
        .Q(bits_to_add_1_reg_889[7]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[8] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[8]),
        .Q(bits_to_add_1_reg_889[8]),
        .R(1'b0));
  FDRE \bits_to_add_1_reg_889_reg[9] 
       (.C(ap_clk),
        .CE(add_ln421_reg_8780),
        .D(bits_to_add_1_fu_338_p20_out[9]),
        .Q(bits_to_add_1_reg_889[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_2_fu_316_p2_carry
       (.CI(1'b0),
        .CO({bits_to_add_2_fu_316_p2_carry_n_0,bits_to_add_2_fu_316_p2_carry_n_1,bits_to_add_2_fu_316_p2_carry_n_2,bits_to_add_2_fu_316_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[6:3]),
        .O({bits_to_add_2_fu_316_p2[6:4],NLW_bits_to_add_2_fu_316_p2_carry_O_UNCONNECTED[0]}),
        .S({bits_to_add_2_fu_316_p2_carry_i_1_n_0,bits_to_add_2_fu_316_p2_carry_i_2_n_0,bits_to_add_2_fu_316_p2_carry_i_3_n_0,bits_to_add_2_fu_316_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_2_fu_316_p2_carry__0
       (.CI(bits_to_add_2_fu_316_p2_carry_n_0),
        .CO({bits_to_add_2_fu_316_p2_carry__0_n_0,bits_to_add_2_fu_316_p2_carry__0_n_1,bits_to_add_2_fu_316_p2_carry__0_n_2,bits_to_add_2_fu_316_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[10:7]),
        .O(bits_to_add_2_fu_316_p2[10:7]),
        .S({bits_to_add_2_fu_316_p2_carry__0_i_1_n_0,bits_to_add_2_fu_316_p2_carry__0_i_2_n_0,bits_to_add_2_fu_316_p2_carry__0_i_3_n_0,bits_to_add_2_fu_316_p2_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__0_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[7]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[10]),
        .O(bits_to_add_2_fu_316_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__0_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[6]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[9]),
        .O(bits_to_add_2_fu_316_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__0_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[5]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[8]),
        .O(bits_to_add_2_fu_316_p2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__0_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[4]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[7]),
        .O(bits_to_add_2_fu_316_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_2_fu_316_p2_carry__1
       (.CI(bits_to_add_2_fu_316_p2_carry__0_n_0),
        .CO({bits_to_add_2_fu_316_p2_carry__1_n_0,bits_to_add_2_fu_316_p2_carry__1_n_1,bits_to_add_2_fu_316_p2_carry__1_n_2,bits_to_add_2_fu_316_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[14:11]),
        .O(bits_to_add_2_fu_316_p2[14:11]),
        .S({bits_to_add_2_fu_316_p2_carry__1_i_1_n_0,bits_to_add_2_fu_316_p2_carry__1_i_2_n_0,bits_to_add_2_fu_316_p2_carry__1_i_3_n_0,bits_to_add_2_fu_316_p2_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__1_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[11]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[14]),
        .O(bits_to_add_2_fu_316_p2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__1_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[10]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[13]),
        .O(bits_to_add_2_fu_316_p2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__1_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[9]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[12]),
        .O(bits_to_add_2_fu_316_p2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__1_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[8]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[11]),
        .O(bits_to_add_2_fu_316_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_2_fu_316_p2_carry__2
       (.CI(bits_to_add_2_fu_316_p2_carry__1_n_0),
        .CO({bits_to_add_2_fu_316_p2_carry__2_n_0,bits_to_add_2_fu_316_p2_carry__2_n_1,bits_to_add_2_fu_316_p2_carry__2_n_2,bits_to_add_2_fu_316_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[18:15]),
        .O(bits_to_add_2_fu_316_p2[18:15]),
        .S({bits_to_add_2_fu_316_p2_carry__2_i_1_n_0,bits_to_add_2_fu_316_p2_carry__2_i_2_n_0,bits_to_add_2_fu_316_p2_carry__2_i_3_n_0,bits_to_add_2_fu_316_p2_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__2_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[15]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[18]),
        .O(bits_to_add_2_fu_316_p2_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__2_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[14]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[17]),
        .O(bits_to_add_2_fu_316_p2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__2_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[13]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[16]),
        .O(bits_to_add_2_fu_316_p2_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__2_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[12]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[15]),
        .O(bits_to_add_2_fu_316_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_2_fu_316_p2_carry__3
       (.CI(bits_to_add_2_fu_316_p2_carry__2_n_0),
        .CO({bits_to_add_2_fu_316_p2_carry__3_n_0,bits_to_add_2_fu_316_p2_carry__3_n_1,bits_to_add_2_fu_316_p2_carry__3_n_2,bits_to_add_2_fu_316_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[22:19]),
        .O(bits_to_add_2_fu_316_p2[22:19]),
        .S({bits_to_add_2_fu_316_p2_carry__3_i_1_n_0,bits_to_add_2_fu_316_p2_carry__3_i_2_n_0,bits_to_add_2_fu_316_p2_carry__3_i_3_n_0,bits_to_add_2_fu_316_p2_carry__3_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__3_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[19]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[22]),
        .O(bits_to_add_2_fu_316_p2_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__3_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[18]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[21]),
        .O(bits_to_add_2_fu_316_p2_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__3_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[17]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[20]),
        .O(bits_to_add_2_fu_316_p2_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__3_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[16]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[19]),
        .O(bits_to_add_2_fu_316_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_2_fu_316_p2_carry__4
       (.CI(bits_to_add_2_fu_316_p2_carry__3_n_0),
        .CO({bits_to_add_2_fu_316_p2_carry__4_n_0,bits_to_add_2_fu_316_p2_carry__4_n_1,bits_to_add_2_fu_316_p2_carry__4_n_2,bits_to_add_2_fu_316_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[26:23]),
        .O(bits_to_add_2_fu_316_p2[26:23]),
        .S({bits_to_add_2_fu_316_p2_carry__4_i_1_n_0,bits_to_add_2_fu_316_p2_carry__4_i_2_n_0,bits_to_add_2_fu_316_p2_carry__4_i_3_n_0,bits_to_add_2_fu_316_p2_carry__4_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__4_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[23]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[26]),
        .O(bits_to_add_2_fu_316_p2_carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__4_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[22]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[25]),
        .O(bits_to_add_2_fu_316_p2_carry__4_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__4_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[21]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[24]),
        .O(bits_to_add_2_fu_316_p2_carry__4_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__4_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[20]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[23]),
        .O(bits_to_add_2_fu_316_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_2_fu_316_p2_carry__5
       (.CI(bits_to_add_2_fu_316_p2_carry__4_n_0),
        .CO({bits_to_add_2_fu_316_p2_carry__5_n_0,bits_to_add_2_fu_316_p2_carry__5_n_1,bits_to_add_2_fu_316_p2_carry__5_n_2,bits_to_add_2_fu_316_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[30:27]),
        .O(bits_to_add_2_fu_316_p2[30:27]),
        .S({bits_to_add_2_fu_316_p2_carry__5_i_1_n_0,bits_to_add_2_fu_316_p2_carry__5_i_2_n_0,bits_to_add_2_fu_316_p2_carry__5_i_3_n_0,bits_to_add_2_fu_316_p2_carry__5_i_4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__5_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[27]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[30]),
        .O(bits_to_add_2_fu_316_p2_carry__5_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__5_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[26]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[29]),
        .O(bits_to_add_2_fu_316_p2_carry__5_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__5_i_3
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[25]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[28]),
        .O(bits_to_add_2_fu_316_p2_carry__5_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__5_i_4
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[24]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[27]),
        .O(bits_to_add_2_fu_316_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 bits_to_add_2_fu_316_p2_carry__6
       (.CI(bits_to_add_2_fu_316_p2_carry__5_n_0),
        .CO(NLW_bits_to_add_2_fu_316_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_bits_to_add_2_fu_316_p2_carry__6_O_UNCONNECTED[3:1],bits_to_add_2_fu_316_p2[31]}),
        .S({1'b0,1'b0,1'b0,bits_to_add_2_fu_316_p2_carry__6_i_1_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry__6_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[28]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[31]),
        .O(bits_to_add_2_fu_316_p2_carry__6_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry_i_1
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[3]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[6]),
        .O(bits_to_add_2_fu_316_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    bits_to_add_2_fu_316_p2_carry_i_2
       (.I0(PTR_WIDTH_min_last_N_reg_782_reg[2]),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[5]),
        .O(bits_to_add_2_fu_316_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    bits_to_add_2_fu_316_p2_carry_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_min_last_N_reg_782_reg[1]),
        .I2(sel0[4]),
        .O(bits_to_add_2_fu_316_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    bits_to_add_2_fu_316_p2_carry_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_min_last_N_reg_782_reg[0]),
        .I2(sel0[3]),
        .O(bits_to_add_2_fu_316_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_2_reg_873[0]_i_1 
       (.I0(bits_to_add_fu_102[0]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[0]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[0]),
        .O(sel0[0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_2_reg_873[1]_i_1 
       (.I0(bits_to_add_fu_102[1]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[1]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[1]),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_2_reg_873[2]_i_1 
       (.I0(bits_to_add_fu_102[2]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[2]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[2]),
        .O(sel0[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \bits_to_add_2_reg_873[31]_i_1 
       (.I0(icmp_ln412_fu_272_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .O(bits_to_add_2_reg_8730));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \bits_to_add_2_reg_873[31]_i_2 
       (.I0(\icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(strm_full_n),
        .I3(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(out_mat_data_empty_n),
        .O(\bits_to_add_2_reg_873[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \bits_to_add_2_reg_873[3]_i_1 
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(PTR_WIDTH_min_last_N_reg_782_reg[0]),
        .I2(sel0[3]),
        .O(bits_to_add_2_fu_316_p2[3]));
  FDRE \bits_to_add_2_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(sel0[0]),
        .Q(bits_to_add_2_reg_873[0]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[10] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[10]),
        .Q(bits_to_add_2_reg_873[10]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[11] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[11]),
        .Q(bits_to_add_2_reg_873[11]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[12] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[12]),
        .Q(bits_to_add_2_reg_873[12]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[13] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[13]),
        .Q(bits_to_add_2_reg_873[13]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[14] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[14]),
        .Q(bits_to_add_2_reg_873[14]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[15] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[15]),
        .Q(bits_to_add_2_reg_873[15]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[16] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[16]),
        .Q(bits_to_add_2_reg_873[16]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[17] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[17]),
        .Q(bits_to_add_2_reg_873[17]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[18] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[18]),
        .Q(bits_to_add_2_reg_873[18]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[19] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[19]),
        .Q(bits_to_add_2_reg_873[19]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[1] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(sel0[1]),
        .Q(bits_to_add_2_reg_873[1]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[20] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[20]),
        .Q(bits_to_add_2_reg_873[20]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[21] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[21]),
        .Q(bits_to_add_2_reg_873[21]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[22] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[22]),
        .Q(bits_to_add_2_reg_873[22]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[23] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[23]),
        .Q(bits_to_add_2_reg_873[23]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[24] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[24]),
        .Q(bits_to_add_2_reg_873[24]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[25] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[25]),
        .Q(bits_to_add_2_reg_873[25]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[26] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[26]),
        .Q(bits_to_add_2_reg_873[26]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[27] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[27]),
        .Q(bits_to_add_2_reg_873[27]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[28] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[28]),
        .Q(bits_to_add_2_reg_873[28]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[29] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[29]),
        .Q(bits_to_add_2_reg_873[29]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[2] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(sel0[2]),
        .Q(bits_to_add_2_reg_873[2]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[30] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[30]),
        .Q(bits_to_add_2_reg_873[30]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[31] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[31]),
        .Q(bits_to_add_2_reg_873[31]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[3]),
        .Q(bits_to_add_2_reg_873[3]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[4] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[4]),
        .Q(bits_to_add_2_reg_873[4]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[5] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[5]),
        .Q(bits_to_add_2_reg_873[5]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[6] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[6]),
        .Q(bits_to_add_2_reg_873[6]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[7] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[7]),
        .Q(bits_to_add_2_reg_873[7]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[8] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[8]),
        .Q(bits_to_add_2_reg_873[8]),
        .R(1'b0));
  FDRE \bits_to_add_2_reg_873_reg[9] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(bits_to_add_2_fu_316_p2[9]),
        .Q(bits_to_add_2_reg_873[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[0]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[0]),
        .I4(bits_to_add_1_reg_889[0]),
        .O(\bits_to_add_fu_102[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[10]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[10]),
        .I4(bits_to_add_1_reg_889[10]),
        .O(\bits_to_add_fu_102[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[11]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[11]),
        .I4(bits_to_add_1_reg_889[11]),
        .O(\bits_to_add_fu_102[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[12]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[12]),
        .I4(bits_to_add_1_reg_889[12]),
        .O(\bits_to_add_fu_102[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[13]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[13]),
        .I4(bits_to_add_1_reg_889[13]),
        .O(\bits_to_add_fu_102[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[14]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[14]),
        .I4(bits_to_add_1_reg_889[14]),
        .O(\bits_to_add_fu_102[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[15]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[15]),
        .I4(bits_to_add_1_reg_889[15]),
        .O(\bits_to_add_fu_102[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[16]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[16]),
        .I4(bits_to_add_1_reg_889[16]),
        .O(\bits_to_add_fu_102[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[17]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[17]),
        .I4(bits_to_add_1_reg_889[17]),
        .O(\bits_to_add_fu_102[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[18]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[18]),
        .I4(bits_to_add_1_reg_889[18]),
        .O(\bits_to_add_fu_102[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[19]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[19]),
        .I4(bits_to_add_1_reg_889[19]),
        .O(\bits_to_add_fu_102[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[1]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[1]),
        .I4(bits_to_add_1_reg_889[1]),
        .O(\bits_to_add_fu_102[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[20]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[20]),
        .I4(bits_to_add_1_reg_889[20]),
        .O(\bits_to_add_fu_102[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[21]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[21]),
        .I4(bits_to_add_1_reg_889[21]),
        .O(\bits_to_add_fu_102[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[22]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[22]),
        .I4(bits_to_add_1_reg_889[22]),
        .O(\bits_to_add_fu_102[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[23]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[23]),
        .I4(bits_to_add_1_reg_889[23]),
        .O(\bits_to_add_fu_102[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[24]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[24]),
        .I4(bits_to_add_1_reg_889[24]),
        .O(\bits_to_add_fu_102[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[25]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[25]),
        .I4(bits_to_add_1_reg_889[25]),
        .O(\bits_to_add_fu_102[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[26]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[26]),
        .I4(bits_to_add_1_reg_889[26]),
        .O(\bits_to_add_fu_102[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[27]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[27]),
        .I4(bits_to_add_1_reg_889[27]),
        .O(\bits_to_add_fu_102[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[28]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[28]),
        .I4(bits_to_add_1_reg_889[28]),
        .O(\bits_to_add_fu_102[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[29]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[29]),
        .I4(bits_to_add_1_reg_889[29]),
        .O(\bits_to_add_fu_102[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[2]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[2]),
        .I4(bits_to_add_1_reg_889[2]),
        .O(\bits_to_add_fu_102[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[30]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[30]),
        .I4(bits_to_add_1_reg_889[30]),
        .O(\bits_to_add_fu_102[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bits_to_add_fu_102[31]_i_1 
       (.I0(icmp_ln390_reg_773),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hC8C8C8C8C800C8C8)) 
    \bits_to_add_fu_102[31]_i_2 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(strm_full_n),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\bits_to_add_fu_102[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[31]_i_3 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[31]),
        .I4(bits_to_add_1_reg_889[31]),
        .O(\bits_to_add_fu_102[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[3]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[3]),
        .I4(bits_to_add_1_reg_889[3]),
        .O(\bits_to_add_fu_102[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[4]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[4]),
        .I4(bits_to_add_1_reg_889[4]),
        .O(\bits_to_add_fu_102[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[5]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[5]),
        .I4(bits_to_add_1_reg_889[5]),
        .O(\bits_to_add_fu_102[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[6]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[6]),
        .I4(bits_to_add_1_reg_889[6]),
        .O(\bits_to_add_fu_102[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[7]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[7]),
        .I4(bits_to_add_1_reg_889[7]),
        .O(\bits_to_add_fu_102[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[8]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[8]),
        .I4(bits_to_add_1_reg_889[8]),
        .O(\bits_to_add_fu_102[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF20DF00)) 
    \bits_to_add_fu_102[9]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_2_reg_873[9]),
        .I4(bits_to_add_1_reg_889[9]),
        .O(\bits_to_add_fu_102[9]_i_1_n_0 ));
  FDRE \bits_to_add_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[0]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[0]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[10]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[10]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[11]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[11]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[12]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[12]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[13]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[13]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[14]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[14]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[15]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[15]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[16] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[16]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[16]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[17] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[17]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[17]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[18] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[18]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[18]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[19] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[19]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[19]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[1]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[1]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[20] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[20]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[20]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[21] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[21]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[21]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[22] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[22]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[22]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[23] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[23]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[23]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[24] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[24]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[24]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[25] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[25]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[25]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[26] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[26]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[26]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[27] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[27]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[27]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[28] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[28]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[28]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[29] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[29]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[29]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[2]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[2]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[30] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[30]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[30]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[31] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[31]_i_3_n_0 ),
        .Q(bits_to_add_fu_102[31]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[3]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[3]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[4]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[4]),
        .R(ap_NS_fsm1));
  FDSE \bits_to_add_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[5]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[5]),
        .S(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[6]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[6]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[7]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[7]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[8]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[8]),
        .R(ap_NS_fsm1));
  FDRE \bits_to_add_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(\bits_to_add_fu_102[31]_i_2_n_0 ),
        .D(\bits_to_add_fu_102[9]_i_1_n_0 ),
        .Q(bits_to_add_fu_102[9]),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[10]_i_1 
       (.I0(bits_to_add_fu_102[10]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[10]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[10]),
        .O(sel0[10]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[11]_i_1 
       (.I0(bits_to_add_fu_102[11]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[11]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[11]),
        .O(sel0[11]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[12]_i_1 
       (.I0(bits_to_add_fu_102[12]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[12]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[12]),
        .O(sel0[12]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[13]_i_1 
       (.I0(bits_to_add_fu_102[13]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[13]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[13]),
        .O(sel0[13]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[14]_i_1 
       (.I0(bits_to_add_fu_102[14]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[14]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[14]),
        .O(sel0[14]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[15]_i_1 
       (.I0(bits_to_add_fu_102[15]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[15]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[15]),
        .O(sel0[15]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[16]_i_1 
       (.I0(bits_to_add_fu_102[16]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[16]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[16]),
        .O(sel0[16]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[17]_i_1 
       (.I0(bits_to_add_fu_102[17]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[17]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[17]),
        .O(sel0[17]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[18]_i_1 
       (.I0(bits_to_add_fu_102[18]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[18]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[18]),
        .O(sel0[18]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[19]_i_1 
       (.I0(bits_to_add_fu_102[19]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[19]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[19]),
        .O(sel0[19]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[20]_i_1 
       (.I0(bits_to_add_fu_102[20]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[20]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[20]),
        .O(sel0[20]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[21]_i_1 
       (.I0(bits_to_add_fu_102[21]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[21]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[21]),
        .O(sel0[21]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[22]_i_1 
       (.I0(bits_to_add_fu_102[22]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[22]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[22]),
        .O(sel0[22]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[23]_i_1 
       (.I0(bits_to_add_fu_102[23]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[23]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[23]),
        .O(sel0[23]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[24]_i_1 
       (.I0(bits_to_add_fu_102[24]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[24]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[24]),
        .O(sel0[24]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[25]_i_1 
       (.I0(bits_to_add_fu_102[25]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[25]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[25]),
        .O(sel0[25]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[26]_i_1 
       (.I0(bits_to_add_fu_102[26]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[26]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[26]),
        .O(sel0[26]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[27]_i_1 
       (.I0(bits_to_add_fu_102[27]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[27]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[27]),
        .O(sel0[27]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[28]_i_1 
       (.I0(bits_to_add_fu_102[28]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[28]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[28]),
        .O(sel0[28]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[29]_i_1 
       (.I0(bits_to_add_fu_102[29]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[29]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[29]),
        .O(sel0[29]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[30]_i_1 
       (.I0(bits_to_add_fu_102[30]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[30]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[30]),
        .O(sel0[30]));
  LUT4 #(
    .INIT(16'h0020)) 
    \bits_to_add_load_1_reg_833[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln390_1_reg_817),
        .O(bits_to_add_load_1_reg_8330));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[31]_i_2 
       (.I0(bits_to_add_fu_102[31]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[31]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[31]),
        .O(sel0[31]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[3]_i_1 
       (.I0(bits_to_add_fu_102[3]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[3]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[3]),
        .O(sel0[3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[4]_i_1 
       (.I0(bits_to_add_fu_102[4]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[4]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[4]),
        .O(sel0[4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[5]_i_1 
       (.I0(bits_to_add_fu_102[5]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[5]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[5]),
        .O(sel0[5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[6]_i_1 
       (.I0(bits_to_add_fu_102[6]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[6]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[6]),
        .O(sel0[6]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[7]_i_1 
       (.I0(bits_to_add_fu_102[7]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[7]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[7]),
        .O(sel0[7]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[8]_i_1 
       (.I0(bits_to_add_fu_102[8]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[8]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[8]),
        .O(sel0[8]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \bits_to_add_load_1_reg_833[9]_i_1 
       (.I0(bits_to_add_fu_102[9]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[9]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[9]),
        .O(sel0[9]));
  FDRE \bits_to_add_load_1_reg_833_reg[0] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[0]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[10] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[10]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[11] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[11]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[12] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[12]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[13] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[13]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[14] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[14]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[15] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[15]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[16] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[16]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[17] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[17]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[18] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[18]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[19] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[19]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[1] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[1]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[20] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[20]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[21] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[21]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[22] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[22]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[23] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[23]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[24] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[24]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[25] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[25]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[26] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[26]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[27] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[27]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[28] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[28]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[29] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[29]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[2] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[2]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[30] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[30]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[31] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[31]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[3] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[3]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[4] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[4]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[5] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[5]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[6] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[6]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[7] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[7]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[8] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[8]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bits_to_add_load_1_reg_833_reg[9] 
       (.C(ap_clk),
        .CE(bits_to_add_load_1_reg_8330),
        .D(sel0[9]),
        .Q(\bits_to_add_load_1_reg_833_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \clk_cnt_reg_148[0]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(icmp_ln390_reg_773),
        .I2(clk_cnt_reg_1480),
        .I3(icmp_ln398_fu_235_p2_carry__1_n_1),
        .O(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_7 ),
        .Q(clk_cnt_reg_148_reg[0]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_5 ),
        .Q(clk_cnt_reg_148_reg[10]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_4 ),
        .Q(clk_cnt_reg_148_reg[11]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_7 ),
        .Q(clk_cnt_reg_148_reg[12]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_6 ),
        .Q(clk_cnt_reg_148_reg[13]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_5 ),
        .Q(clk_cnt_reg_148_reg[14]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__2_n_4 ),
        .Q(clk_cnt_reg_148_reg[15]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_7 ),
        .Q(clk_cnt_reg_148_reg[16]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_6 ),
        .Q(clk_cnt_reg_148_reg[17]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_5 ),
        .Q(clk_cnt_reg_148_reg[18]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__3_n_4 ),
        .Q(clk_cnt_reg_148_reg[19]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_6 ),
        .Q(clk_cnt_reg_148_reg[1]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_7 ),
        .Q(clk_cnt_reg_148_reg[20]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_6 ),
        .Q(clk_cnt_reg_148_reg[21]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_5 ),
        .Q(clk_cnt_reg_148_reg[22]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__4_n_4 ),
        .Q(clk_cnt_reg_148_reg[23]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_7 ),
        .Q(clk_cnt_reg_148_reg[24]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_6 ),
        .Q(clk_cnt_reg_148_reg[25]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_5 ),
        .Q(clk_cnt_reg_148_reg[26]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__5_n_4 ),
        .Q(clk_cnt_reg_148_reg[27]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_7 ),
        .Q(clk_cnt_reg_148_reg[28]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_6 ),
        .Q(clk_cnt_reg_148_reg[29]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_5 ),
        .Q(clk_cnt_reg_148_reg[2]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_5 ),
        .Q(clk_cnt_reg_148_reg[30]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[31] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__6_n_4 ),
        .Q(clk_cnt_reg_148_reg[31]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry_n_4 ),
        .Q(clk_cnt_reg_148_reg[3]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_7 ),
        .Q(clk_cnt_reg_148_reg[4]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_6 ),
        .Q(clk_cnt_reg_148_reg[5]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_5 ),
        .Q(clk_cnt_reg_148_reg[6]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__0_n_4 ),
        .Q(clk_cnt_reg_148_reg[7]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_7 ),
        .Q(clk_cnt_reg_148_reg[8]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \clk_cnt_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i___60_carry__1_n_6 ),
        .Q(clk_cnt_reg_148_reg[9]),
        .R(\clk_cnt_reg_148[0]_i_1_n_0 ));
  FDRE \cols_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [0]),
        .Q(\cols_reg_751_reg[28]_0 [0]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [10]),
        .Q(\cols_reg_751_reg[28]_0 [10]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [11]),
        .Q(\cols_reg_751_reg[28]_0 [11]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [12]),
        .Q(\cols_reg_751_reg[28]_0 [12]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [13]),
        .Q(\cols_reg_751_reg[28]_0 [13]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [14]),
        .Q(\cols_reg_751_reg[28]_0 [14]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [15]),
        .Q(\cols_reg_751_reg[28]_0 [15]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [16]),
        .Q(\cols_reg_751_reg[28]_0 [16]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [17]),
        .Q(\cols_reg_751_reg[28]_0 [17]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [18]),
        .Q(\cols_reg_751_reg[28]_0 [18]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [19]),
        .Q(\cols_reg_751_reg[28]_0 [19]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [1]),
        .Q(\cols_reg_751_reg[28]_0 [1]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [20]),
        .Q(\cols_reg_751_reg[28]_0 [20]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [21]),
        .Q(\cols_reg_751_reg[28]_0 [21]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [22]),
        .Q(\cols_reg_751_reg[28]_0 [22]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [23]),
        .Q(\cols_reg_751_reg[28]_0 [23]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [24]),
        .Q(\cols_reg_751_reg[28]_0 [24]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [25]),
        .Q(\cols_reg_751_reg[28]_0 [25]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [26]),
        .Q(\cols_reg_751_reg[28]_0 [26]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [27]),
        .Q(\cols_reg_751_reg[28]_0 [27]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [28]),
        .Q(\cols_reg_751_reg[28]_0 [28]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [2]),
        .Q(\cols_reg_751_reg[28]_0 [2]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [3]),
        .Q(\cols_reg_751_reg[28]_0 [3]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [4]),
        .Q(\cols_reg_751_reg[28]_0 [4]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [5]),
        .Q(\cols_reg_751_reg[28]_0 [5]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [6]),
        .Q(\cols_reg_751_reg[28]_0 [6]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [7]),
        .Q(\cols_reg_751_reg[28]_0 [7]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [8]),
        .Q(\cols_reg_751_reg[28]_0 [8]),
        .R(1'b0));
  FDRE \cols_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_751_reg[28]_1 [9]),
        .Q(\cols_reg_751_reg[28]_0 [9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry 
       (.CI(1'b0),
        .CO({\i_/i_/i___60_carry_n_0 ,\i_/i_/i___60_carry_n_1 ,\i_/i_/i___60_carry_n_2 ,\i_/i_/i___60_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___60_carry_n_4 ,\i_/i_/i___60_carry_n_5 ,\i_/i_/i___60_carry_n_6 ,\i_/i_/i___60_carry_n_7 }),
        .S({clk_cnt_reg_148_reg[3:1],i___60_carry_i_1_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__0 
       (.CI(\i_/i_/i___60_carry_n_0 ),
        .CO({\i_/i_/i___60_carry__0_n_0 ,\i_/i_/i___60_carry__0_n_1 ,\i_/i_/i___60_carry__0_n_2 ,\i_/i_/i___60_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__0_n_4 ,\i_/i_/i___60_carry__0_n_5 ,\i_/i_/i___60_carry__0_n_6 ,\i_/i_/i___60_carry__0_n_7 }),
        .S(clk_cnt_reg_148_reg[7:4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__1 
       (.CI(\i_/i_/i___60_carry__0_n_0 ),
        .CO({\i_/i_/i___60_carry__1_n_0 ,\i_/i_/i___60_carry__1_n_1 ,\i_/i_/i___60_carry__1_n_2 ,\i_/i_/i___60_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__1_n_4 ,\i_/i_/i___60_carry__1_n_5 ,\i_/i_/i___60_carry__1_n_6 ,\i_/i_/i___60_carry__1_n_7 }),
        .S(clk_cnt_reg_148_reg[11:8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__2 
       (.CI(\i_/i_/i___60_carry__1_n_0 ),
        .CO({\i_/i_/i___60_carry__2_n_0 ,\i_/i_/i___60_carry__2_n_1 ,\i_/i_/i___60_carry__2_n_2 ,\i_/i_/i___60_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__2_n_4 ,\i_/i_/i___60_carry__2_n_5 ,\i_/i_/i___60_carry__2_n_6 ,\i_/i_/i___60_carry__2_n_7 }),
        .S(clk_cnt_reg_148_reg[15:12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__3 
       (.CI(\i_/i_/i___60_carry__2_n_0 ),
        .CO({\i_/i_/i___60_carry__3_n_0 ,\i_/i_/i___60_carry__3_n_1 ,\i_/i_/i___60_carry__3_n_2 ,\i_/i_/i___60_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__3_n_4 ,\i_/i_/i___60_carry__3_n_5 ,\i_/i_/i___60_carry__3_n_6 ,\i_/i_/i___60_carry__3_n_7 }),
        .S(clk_cnt_reg_148_reg[19:16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__4 
       (.CI(\i_/i_/i___60_carry__3_n_0 ),
        .CO({\i_/i_/i___60_carry__4_n_0 ,\i_/i_/i___60_carry__4_n_1 ,\i_/i_/i___60_carry__4_n_2 ,\i_/i_/i___60_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__4_n_4 ,\i_/i_/i___60_carry__4_n_5 ,\i_/i_/i___60_carry__4_n_6 ,\i_/i_/i___60_carry__4_n_7 }),
        .S(clk_cnt_reg_148_reg[23:20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__5 
       (.CI(\i_/i_/i___60_carry__4_n_0 ),
        .CO({\i_/i_/i___60_carry__5_n_0 ,\i_/i_/i___60_carry__5_n_1 ,\i_/i_/i___60_carry__5_n_2 ,\i_/i_/i___60_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__5_n_4 ,\i_/i_/i___60_carry__5_n_5 ,\i_/i_/i___60_carry__5_n_6 ,\i_/i_/i___60_carry__5_n_7 }),
        .S(clk_cnt_reg_148_reg[27:24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i___60_carry__6 
       (.CI(\i_/i_/i___60_carry__5_n_0 ),
        .CO({\NLW_i_/i_/i___60_carry__6_CO_UNCONNECTED [3],\i_/i_/i___60_carry__6_n_1 ,\i_/i_/i___60_carry__6_n_2 ,\i_/i_/i___60_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___60_carry__6_n_4 ,\i_/i_/i___60_carry__6_n_5 ,\i_/i_/i___60_carry__6_n_6 ,\i_/i_/i___60_carry__6_n_7 }),
        .S(clk_cnt_reg_148_reg[31:28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({i_reg_137_reg[3:1],i__carry_i_1__0_n_0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S(i_reg_137_reg[7:4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\i_/i_/i__carry__1_n_0 ,\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S(i_reg_137_reg[11:8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_0 ),
        .CO({\i_/i_/i__carry__2_n_0 ,\i_/i_/i__carry__2_n_1 ,\i_/i_/i__carry__2_n_2 ,\i_/i_/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .S(i_reg_137_reg[15:12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__3 
       (.CI(\i_/i_/i__carry__2_n_0 ),
        .CO({\i_/i_/i__carry__3_n_0 ,\i_/i_/i__carry__3_n_1 ,\i_/i_/i__carry__3_n_2 ,\i_/i_/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__3_n_4 ,\i_/i_/i__carry__3_n_5 ,\i_/i_/i__carry__3_n_6 ,\i_/i_/i__carry__3_n_7 }),
        .S(i_reg_137_reg[19:16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__4 
       (.CI(\i_/i_/i__carry__3_n_0 ),
        .CO({\i_/i_/i__carry__4_n_0 ,\i_/i_/i__carry__4_n_1 ,\i_/i_/i__carry__4_n_2 ,\i_/i_/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__4_n_4 ,\i_/i_/i__carry__4_n_5 ,\i_/i_/i__carry__4_n_6 ,\i_/i_/i__carry__4_n_7 }),
        .S(i_reg_137_reg[23:20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__5 
       (.CI(\i_/i_/i__carry__4_n_0 ),
        .CO({\i_/i_/i__carry__5_n_0 ,\i_/i_/i__carry__5_n_1 ,\i_/i_/i__carry__5_n_2 ,\i_/i_/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__5_n_4 ,\i_/i_/i__carry__5_n_5 ,\i_/i_/i__carry__5_n_6 ,\i_/i_/i__carry__5_n_7 }),
        .S(i_reg_137_reg[27:24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__6 
       (.CI(\i_/i_/i__carry__5_n_0 ),
        .CO({\NLW_i_/i_/i__carry__6_CO_UNCONNECTED [3:2],\i_/i_/i__carry__6_n_2 ,\i_/i_/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i__carry__6_O_UNCONNECTED [3],\i_/i_/i__carry__6_n_5 ,\i_/i_/i__carry__6_n_6 ,\i_/i_/i__carry__6_n_7 }),
        .S({1'b0,i_reg_137_reg[30:28]}));
  LUT1 #(
    .INIT(2'h1)) 
    i___60_carry_i_1
       (.I0(clk_cnt_reg_148_reg[0]),
        .O(i___60_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(i_reg_137_reg[0]),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \i_reg_137[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state11),
        .O(clk_cnt_reg_1480));
  FDRE \i_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(i_reg_137_reg[0]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(i_reg_137_reg[10]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(i_reg_137_reg[11]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_7 ),
        .Q(i_reg_137_reg[12]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_6 ),
        .Q(i_reg_137_reg[13]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_5 ),
        .Q(i_reg_137_reg[14]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__2_n_4 ),
        .Q(i_reg_137_reg[15]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_7 ),
        .Q(i_reg_137_reg[16]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_6 ),
        .Q(i_reg_137_reg[17]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_5 ),
        .Q(i_reg_137_reg[18]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__3_n_4 ),
        .Q(i_reg_137_reg[19]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(i_reg_137_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_7 ),
        .Q(i_reg_137_reg[20]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_6 ),
        .Q(i_reg_137_reg[21]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[22] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_5 ),
        .Q(i_reg_137_reg[22]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[23] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__4_n_4 ),
        .Q(i_reg_137_reg[23]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[24] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_7 ),
        .Q(i_reg_137_reg[24]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[25] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_6 ),
        .Q(i_reg_137_reg[25]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[26] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_5 ),
        .Q(i_reg_137_reg[26]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[27] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__5_n_4 ),
        .Q(i_reg_137_reg[27]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[28] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__6_n_7 ),
        .Q(i_reg_137_reg[28]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[29] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__6_n_6 ),
        .Q(i_reg_137_reg[29]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(i_reg_137_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[30] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__6_n_5 ),
        .Q(i_reg_137_reg[30]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(i_reg_137_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(i_reg_137_reg[4]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(i_reg_137_reg[5]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(i_reg_137_reg[6]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(i_reg_137_reg[7]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(i_reg_137_reg[8]),
        .R(ap_NS_fsm1));
  FDRE \i_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(clk_cnt_reg_1480),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(i_reg_137_reg[9]),
        .R(ap_NS_fsm1));
  CARRY4 icmp_ln390_1_fu_230_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln390_1_fu_230_p2_carry_n_0,icmp_ln390_1_fu_230_p2_carry_n_1,icmp_ln390_1_fu_230_p2_carry_n_2,icmp_ln390_1_fu_230_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln390_1_fu_230_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_1_fu_230_p2_carry_i_1_n_0,icmp_ln390_1_fu_230_p2_carry_i_2_n_0,icmp_ln390_1_fu_230_p2_carry_i_3_n_0,icmp_ln390_1_fu_230_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln390_1_fu_230_p2_carry__0
       (.CI(icmp_ln390_1_fu_230_p2_carry_n_0),
        .CO({icmp_ln390_1_fu_230_p2_carry__0_n_0,icmp_ln390_1_fu_230_p2_carry__0_n_1,icmp_ln390_1_fu_230_p2_carry__0_n_2,icmp_ln390_1_fu_230_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln390_1_fu_230_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_1_fu_230_p2_carry__0_i_1_n_0,icmp_ln390_1_fu_230_p2_carry__0_i_2_n_0,icmp_ln390_1_fu_230_p2_carry__0_i_3_n_0,icmp_ln390_1_fu_230_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_1
       (.I0(loop_count_reg_767[23]),
        .I1(i_reg_137_reg[23]),
        .I2(loop_count_reg_767[21]),
        .I3(i_reg_137_reg[21]),
        .I4(i_reg_137_reg[22]),
        .I5(loop_count_reg_767[22]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_2
       (.I0(loop_count_reg_767[20]),
        .I1(i_reg_137_reg[20]),
        .I2(loop_count_reg_767[18]),
        .I3(i_reg_137_reg[18]),
        .I4(i_reg_137_reg[19]),
        .I5(loop_count_reg_767[19]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_3
       (.I0(loop_count_reg_767[17]),
        .I1(i_reg_137_reg[17]),
        .I2(loop_count_reg_767[15]),
        .I3(i_reg_137_reg[15]),
        .I4(i_reg_137_reg[16]),
        .I5(loop_count_reg_767[16]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__0_i_4
       (.I0(loop_count_reg_767[14]),
        .I1(i_reg_137_reg[14]),
        .I2(loop_count_reg_767[12]),
        .I3(i_reg_137_reg[12]),
        .I4(i_reg_137_reg[13]),
        .I5(loop_count_reg_767[13]),
        .O(icmp_ln390_1_fu_230_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln390_1_fu_230_p2_carry__1
       (.CI(icmp_ln390_1_fu_230_p2_carry__0_n_0),
        .CO({NLW_icmp_ln390_1_fu_230_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state11,icmp_ln390_1_fu_230_p2_carry__1_n_2,icmp_ln390_1_fu_230_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln390_1_fu_230_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln390_1_fu_230_p2_carry__1_i_1_n_0,icmp_ln390_1_fu_230_p2_carry__1_i_2_n_0,icmp_ln390_1_fu_230_p2_carry__1_i_3_n_0}));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln390_1_fu_230_p2_carry__1_i_1
       (.I0(loop_count_reg_767[31]),
        .I1(i_reg_137_reg[30]),
        .I2(loop_count_reg_767[30]),
        .O(icmp_ln390_1_fu_230_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__1_i_2
       (.I0(loop_count_reg_767[29]),
        .I1(i_reg_137_reg[29]),
        .I2(loop_count_reg_767[27]),
        .I3(i_reg_137_reg[27]),
        .I4(i_reg_137_reg[28]),
        .I5(loop_count_reg_767[28]),
        .O(icmp_ln390_1_fu_230_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry__1_i_3
       (.I0(loop_count_reg_767[26]),
        .I1(i_reg_137_reg[26]),
        .I2(loop_count_reg_767[24]),
        .I3(i_reg_137_reg[24]),
        .I4(i_reg_137_reg[25]),
        .I5(loop_count_reg_767[25]),
        .O(icmp_ln390_1_fu_230_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_1
       (.I0(loop_count_reg_767[11]),
        .I1(i_reg_137_reg[11]),
        .I2(loop_count_reg_767[9]),
        .I3(i_reg_137_reg[9]),
        .I4(i_reg_137_reg[10]),
        .I5(loop_count_reg_767[10]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_2
       (.I0(loop_count_reg_767[8]),
        .I1(i_reg_137_reg[8]),
        .I2(loop_count_reg_767[6]),
        .I3(i_reg_137_reg[6]),
        .I4(i_reg_137_reg[7]),
        .I5(loop_count_reg_767[7]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_3
       (.I0(loop_count_reg_767[5]),
        .I1(i_reg_137_reg[5]),
        .I2(loop_count_reg_767[3]),
        .I3(i_reg_137_reg[3]),
        .I4(i_reg_137_reg[4]),
        .I5(loop_count_reg_767[4]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln390_1_fu_230_p2_carry_i_4
       (.I0(loop_count_reg_767[2]),
        .I1(i_reg_137_reg[2]),
        .I2(loop_count_reg_767[0]),
        .I3(i_reg_137_reg[0]),
        .I4(i_reg_137_reg[1]),
        .I5(loop_count_reg_767[1]),
        .O(icmp_ln390_1_fu_230_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln390_1_reg_817[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state11),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I3(icmp_ln390_1_reg_817),
        .O(\icmp_ln390_1_reg_817[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln390_1_reg_817_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln390_1_reg_817),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I3(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .O(\icmp_ln390_1_reg_817_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln390_1_reg_817_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln390_1_reg_817_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln390_1_reg_817_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .Q(icmp_ln390_1_reg_817_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln390_1_reg_817_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln390_1_reg_817_pp0_iter2_reg),
        .Q(icmp_ln390_1_reg_817_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln390_1_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln390_1_reg_817[0]_i_1_n_0 ),
        .Q(icmp_ln390_1_reg_817),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln390_fu_180_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln390_fu_180_p2_carry_n_0,icmp_ln390_fu_180_p2_carry_n_1,icmp_ln390_fu_180_p2_carry_n_2,icmp_ln390_fu_180_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_180_p2_carry_i_1_n_0,icmp_ln390_fu_180_p2_carry_i_2_n_0,icmp_ln390_fu_180_p2_carry_i_3_n_0,icmp_ln390_fu_180_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln390_fu_180_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_180_p2_carry_i_5_n_0,icmp_ln390_fu_180_p2_carry_i_6_n_0,icmp_ln390_fu_180_p2_carry_i_7_n_0,icmp_ln390_fu_180_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln390_fu_180_p2_carry__0
       (.CI(icmp_ln390_fu_180_p2_carry_n_0),
        .CO({icmp_ln390_fu_180_p2_carry__0_n_0,icmp_ln390_fu_180_p2_carry__0_n_1,icmp_ln390_fu_180_p2_carry__0_n_2,icmp_ln390_fu_180_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_180_p2_carry__0_i_1_n_0,icmp_ln390_fu_180_p2_carry__0_i_2_n_0,icmp_ln390_fu_180_p2_carry__0_i_3_n_0,icmp_ln390_fu_180_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln390_fu_180_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_180_p2_carry__0_i_5_n_0,icmp_ln390_fu_180_p2_carry__0_i_6_n_0,icmp_ln390_fu_180_p2_carry__0_i_7_n_0,icmp_ln390_fu_180_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__0_i_1
       (.I0(loop_count_reg_767[15]),
        .I1(loop_count_reg_767[14]),
        .O(icmp_ln390_fu_180_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__0_i_2
       (.I0(loop_count_reg_767[13]),
        .I1(loop_count_reg_767[12]),
        .O(icmp_ln390_fu_180_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__0_i_3
       (.I0(loop_count_reg_767[11]),
        .I1(loop_count_reg_767[10]),
        .O(icmp_ln390_fu_180_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__0_i_4
       (.I0(loop_count_reg_767[9]),
        .I1(loop_count_reg_767[8]),
        .O(icmp_ln390_fu_180_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__0_i_5
       (.I0(loop_count_reg_767[14]),
        .I1(loop_count_reg_767[15]),
        .O(icmp_ln390_fu_180_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__0_i_6
       (.I0(loop_count_reg_767[12]),
        .I1(loop_count_reg_767[13]),
        .O(icmp_ln390_fu_180_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__0_i_7
       (.I0(loop_count_reg_767[10]),
        .I1(loop_count_reg_767[11]),
        .O(icmp_ln390_fu_180_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__0_i_8
       (.I0(loop_count_reg_767[8]),
        .I1(loop_count_reg_767[9]),
        .O(icmp_ln390_fu_180_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln390_fu_180_p2_carry__1
       (.CI(icmp_ln390_fu_180_p2_carry__0_n_0),
        .CO({icmp_ln390_fu_180_p2_carry__1_n_0,icmp_ln390_fu_180_p2_carry__1_n_1,icmp_ln390_fu_180_p2_carry__1_n_2,icmp_ln390_fu_180_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_180_p2_carry__1_i_1_n_0,icmp_ln390_fu_180_p2_carry__1_i_2_n_0,icmp_ln390_fu_180_p2_carry__1_i_3_n_0,icmp_ln390_fu_180_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln390_fu_180_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_180_p2_carry__1_i_5_n_0,icmp_ln390_fu_180_p2_carry__1_i_6_n_0,icmp_ln390_fu_180_p2_carry__1_i_7_n_0,icmp_ln390_fu_180_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__1_i_1
       (.I0(loop_count_reg_767[23]),
        .I1(loop_count_reg_767[22]),
        .O(icmp_ln390_fu_180_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__1_i_2
       (.I0(loop_count_reg_767[21]),
        .I1(loop_count_reg_767[20]),
        .O(icmp_ln390_fu_180_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__1_i_3
       (.I0(loop_count_reg_767[19]),
        .I1(loop_count_reg_767[18]),
        .O(icmp_ln390_fu_180_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__1_i_4
       (.I0(loop_count_reg_767[17]),
        .I1(loop_count_reg_767[16]),
        .O(icmp_ln390_fu_180_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__1_i_5
       (.I0(loop_count_reg_767[22]),
        .I1(loop_count_reg_767[23]),
        .O(icmp_ln390_fu_180_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__1_i_6
       (.I0(loop_count_reg_767[20]),
        .I1(loop_count_reg_767[21]),
        .O(icmp_ln390_fu_180_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__1_i_7
       (.I0(loop_count_reg_767[18]),
        .I1(loop_count_reg_767[19]),
        .O(icmp_ln390_fu_180_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__1_i_8
       (.I0(loop_count_reg_767[16]),
        .I1(loop_count_reg_767[17]),
        .O(icmp_ln390_fu_180_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln390_fu_180_p2_carry__2
       (.CI(icmp_ln390_fu_180_p2_carry__1_n_0),
        .CO({icmp_ln390_fu_180_p2,icmp_ln390_fu_180_p2_carry__2_n_1,icmp_ln390_fu_180_p2_carry__2_n_2,icmp_ln390_fu_180_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln390_fu_180_p2_carry__2_i_1_n_0,icmp_ln390_fu_180_p2_carry__2_i_2_n_0,icmp_ln390_fu_180_p2_carry__2_i_3_n_0,icmp_ln390_fu_180_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln390_fu_180_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln390_fu_180_p2_carry__2_i_5_n_0,icmp_ln390_fu_180_p2_carry__2_i_6_n_0,icmp_ln390_fu_180_p2_carry__2_i_7_n_0,icmp_ln390_fu_180_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln390_fu_180_p2_carry__2_i_1
       (.I0(loop_count_reg_767[30]),
        .I1(loop_count_reg_767[31]),
        .O(icmp_ln390_fu_180_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__2_i_2
       (.I0(loop_count_reg_767[29]),
        .I1(loop_count_reg_767[28]),
        .O(icmp_ln390_fu_180_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__2_i_3
       (.I0(loop_count_reg_767[27]),
        .I1(loop_count_reg_767[26]),
        .O(icmp_ln390_fu_180_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry__2_i_4
       (.I0(loop_count_reg_767[25]),
        .I1(loop_count_reg_767[24]),
        .O(icmp_ln390_fu_180_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__2_i_5
       (.I0(loop_count_reg_767[30]),
        .I1(loop_count_reg_767[31]),
        .O(icmp_ln390_fu_180_p2_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__2_i_6
       (.I0(loop_count_reg_767[28]),
        .I1(loop_count_reg_767[29]),
        .O(icmp_ln390_fu_180_p2_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__2_i_7
       (.I0(loop_count_reg_767[26]),
        .I1(loop_count_reg_767[27]),
        .O(icmp_ln390_fu_180_p2_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry__2_i_8
       (.I0(loop_count_reg_767[24]),
        .I1(loop_count_reg_767[25]),
        .O(icmp_ln390_fu_180_p2_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry_i_1
       (.I0(loop_count_reg_767[7]),
        .I1(loop_count_reg_767[6]),
        .O(icmp_ln390_fu_180_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry_i_2
       (.I0(loop_count_reg_767[5]),
        .I1(loop_count_reg_767[4]),
        .O(icmp_ln390_fu_180_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry_i_3
       (.I0(loop_count_reg_767[3]),
        .I1(loop_count_reg_767[2]),
        .O(icmp_ln390_fu_180_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln390_fu_180_p2_carry_i_4
       (.I0(loop_count_reg_767[1]),
        .I1(loop_count_reg_767[0]),
        .O(icmp_ln390_fu_180_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry_i_5
       (.I0(loop_count_reg_767[6]),
        .I1(loop_count_reg_767[7]),
        .O(icmp_ln390_fu_180_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry_i_6
       (.I0(loop_count_reg_767[4]),
        .I1(loop_count_reg_767[5]),
        .O(icmp_ln390_fu_180_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry_i_7
       (.I0(loop_count_reg_767[2]),
        .I1(loop_count_reg_767[3]),
        .O(icmp_ln390_fu_180_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln390_fu_180_p2_carry_i_8
       (.I0(loop_count_reg_767[0]),
        .I1(loop_count_reg_767[1]),
        .O(icmp_ln390_fu_180_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln390_reg_773[0]_i_1 
       (.I0(icmp_ln390_fu_180_p2),
        .I1(ap_CS_fsm_state9),
        .I2(icmp_ln390_reg_773),
        .O(\icmp_ln390_reg_773[0]_i_1_n_0 ));
  FDRE \icmp_ln390_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln390_reg_773[0]_i_1_n_0 ),
        .Q(icmp_ln390_reg_773),
        .R(1'b0));
  CARRY4 icmp_ln398_fu_235_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln398_fu_235_p2_carry_n_0,icmp_ln398_fu_235_p2_carry_n_1,icmp_ln398_fu_235_p2_carry_n_2,icmp_ln398_fu_235_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln398_fu_235_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln398_fu_235_p2_carry_i_1_n_0,icmp_ln398_fu_235_p2_carry_i_2_n_0,icmp_ln398_fu_235_p2_carry_i_3_n_0,icmp_ln398_fu_235_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln398_fu_235_p2_carry__0
       (.CI(icmp_ln398_fu_235_p2_carry_n_0),
        .CO({icmp_ln398_fu_235_p2_carry__0_n_0,icmp_ln398_fu_235_p2_carry__0_n_1,icmp_ln398_fu_235_p2_carry__0_n_2,icmp_ln398_fu_235_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln398_fu_235_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln398_fu_235_p2_carry__0_i_1_n_0,icmp_ln398_fu_235_p2_carry__0_i_2_n_0,icmp_ln398_fu_235_p2_carry__0_i_3_n_0,icmp_ln398_fu_235_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_1
       (.I0(clk_cnt_reg_148_reg[21]),
        .I1(sub13_i_i_reg_792[21]),
        .I2(clk_cnt_reg_148_reg[22]),
        .I3(sub13_i_i_reg_792[22]),
        .I4(sub13_i_i_reg_792[23]),
        .I5(clk_cnt_reg_148_reg[23]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_2
       (.I0(clk_cnt_reg_148_reg[18]),
        .I1(sub13_i_i_reg_792[18]),
        .I2(clk_cnt_reg_148_reg[19]),
        .I3(sub13_i_i_reg_792[19]),
        .I4(sub13_i_i_reg_792[20]),
        .I5(clk_cnt_reg_148_reg[20]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_3
       (.I0(clk_cnt_reg_148_reg[17]),
        .I1(sub13_i_i_reg_792[17]),
        .I2(clk_cnt_reg_148_reg[15]),
        .I3(sub13_i_i_reg_792[15]),
        .I4(sub13_i_i_reg_792[16]),
        .I5(clk_cnt_reg_148_reg[16]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__0_i_4
       (.I0(clk_cnt_reg_148_reg[14]),
        .I1(sub13_i_i_reg_792[14]),
        .I2(clk_cnt_reg_148_reg[12]),
        .I3(sub13_i_i_reg_792[12]),
        .I4(sub13_i_i_reg_792[13]),
        .I5(clk_cnt_reg_148_reg[13]),
        .O(icmp_ln398_fu_235_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln398_fu_235_p2_carry__1
       (.CI(icmp_ln398_fu_235_p2_carry__0_n_0),
        .CO({NLW_icmp_ln398_fu_235_p2_carry__1_CO_UNCONNECTED[3],icmp_ln398_fu_235_p2_carry__1_n_1,icmp_ln398_fu_235_p2_carry__1_n_2,icmp_ln398_fu_235_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln398_fu_235_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln398_fu_235_p2_carry__1_i_1_n_0,icmp_ln398_fu_235_p2_carry__1_i_2_n_0,icmp_ln398_fu_235_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln398_fu_235_p2_carry__1_i_1
       (.I0(sub13_i_i_reg_792[31]),
        .I1(clk_cnt_reg_148_reg[31]),
        .I2(sub13_i_i_reg_792[30]),
        .I3(clk_cnt_reg_148_reg[30]),
        .O(icmp_ln398_fu_235_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__1_i_2
       (.I0(clk_cnt_reg_148_reg[27]),
        .I1(sub13_i_i_reg_792[27]),
        .I2(clk_cnt_reg_148_reg[28]),
        .I3(sub13_i_i_reg_792[28]),
        .I4(sub13_i_i_reg_792[29]),
        .I5(clk_cnt_reg_148_reg[29]),
        .O(icmp_ln398_fu_235_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry__1_i_3
       (.I0(clk_cnt_reg_148_reg[25]),
        .I1(sub13_i_i_reg_792[25]),
        .I2(clk_cnt_reg_148_reg[24]),
        .I3(sub13_i_i_reg_792[24]),
        .I4(sub13_i_i_reg_792[26]),
        .I5(clk_cnt_reg_148_reg[26]),
        .O(icmp_ln398_fu_235_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_1
       (.I0(clk_cnt_reg_148_reg[9]),
        .I1(sub13_i_i_reg_792[9]),
        .I2(clk_cnt_reg_148_reg[10]),
        .I3(sub13_i_i_reg_792[10]),
        .I4(sub13_i_i_reg_792[11]),
        .I5(clk_cnt_reg_148_reg[11]),
        .O(icmp_ln398_fu_235_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_2
       (.I0(clk_cnt_reg_148_reg[6]),
        .I1(sub13_i_i_reg_792[6]),
        .I2(clk_cnt_reg_148_reg[7]),
        .I3(sub13_i_i_reg_792[7]),
        .I4(sub13_i_i_reg_792[8]),
        .I5(clk_cnt_reg_148_reg[8]),
        .O(icmp_ln398_fu_235_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_3
       (.I0(clk_cnt_reg_148_reg[4]),
        .I1(sub13_i_i_reg_792[4]),
        .I2(clk_cnt_reg_148_reg[3]),
        .I3(sub13_i_i_reg_792[3]),
        .I4(sub13_i_i_reg_792[5]),
        .I5(clk_cnt_reg_148_reg[5]),
        .O(icmp_ln398_fu_235_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln398_fu_235_p2_carry_i_4
       (.I0(clk_cnt_reg_148_reg[0]),
        .I1(sub13_i_i_reg_792[0]),
        .I2(clk_cnt_reg_148_reg[1]),
        .I3(sub13_i_i_reg_792[1]),
        .I4(sub13_i_i_reg_792[2]),
        .I5(clk_cnt_reg_148_reg[2]),
        .O(icmp_ln398_fu_235_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \icmp_ln398_reg_821[0]_i_1 
       (.I0(icmp_ln398_reg_821),
        .I1(ap_condition_pp0_exit_iter0_state11),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I4(icmp_ln398_fu_235_p2_carry__1_n_1),
        .O(\icmp_ln398_reg_821[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \icmp_ln398_reg_821[0]_rep_i_1 
       (.I0(icmp_ln398_reg_821),
        .I1(ap_condition_pp0_exit_iter0_state11),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I4(icmp_ln398_fu_235_p2_carry__1_n_1),
        .O(\icmp_ln398_reg_821[0]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "icmp_ln398_reg_821_reg[0]" *) 
  FDRE \icmp_ln398_reg_821_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln398_reg_821[0]_i_1_n_0 ),
        .Q(icmp_ln398_reg_821),
        .R(1'b0));
  (* ORIG_CELL_NAME = "icmp_ln398_reg_821_reg[0]" *) 
  FDRE \icmp_ln398_reg_821_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln398_reg_821[0]_rep_i_1_n_0 ),
        .Q(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln412_fu_272_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln412_fu_272_p2_carry_n_0,icmp_ln412_fu_272_p2_carry_n_1,icmp_ln412_fu_272_p2_carry_n_2,icmp_ln412_fu_272_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln412_fu_272_p2_carry_i_1_n_0,icmp_ln412_fu_272_p2_carry_i_2_n_0,icmp_ln412_fu_272_p2_carry_i_3_n_0,icmp_ln412_fu_272_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln412_fu_272_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln412_fu_272_p2_carry_i_5_n_0,icmp_ln412_fu_272_p2_carry_i_6_n_0,icmp_ln412_fu_272_p2_carry_i_7_n_0,icmp_ln412_fu_272_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln412_fu_272_p2_carry__0
       (.CI(icmp_ln412_fu_272_p2_carry_n_0),
        .CO({icmp_ln412_fu_272_p2_carry__0_n_0,icmp_ln412_fu_272_p2_carry__0_n_1,icmp_ln412_fu_272_p2_carry__0_n_2,icmp_ln412_fu_272_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln412_fu_272_p2_carry__0_i_1_n_0,icmp_ln412_fu_272_p2_carry__0_i_2_n_0,icmp_ln412_fu_272_p2_carry__0_i_3_n_0,icmp_ln412_fu_272_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln412_fu_272_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln412_fu_272_p2_carry__0_i_5_n_0,icmp_ln412_fu_272_p2_carry__0_i_6_n_0,icmp_ln412_fu_272_p2_carry__0_i_7_n_0,icmp_ln412_fu_272_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h7570F770)) 
    icmp_ln412_fu_272_p2_carry__0_i_1
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[15] ),
        .I2(sel0[15]),
        .I3(sel0[14]),
        .I4(\last_N_size_reg_777_reg_n_0_[14] ),
        .O(icmp_ln412_fu_272_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2_carry__0_i_2
       (.I0(sel0[13]),
        .I1(\last_N_size_reg_777_reg_n_0_[13] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(sel0[12]),
        .I4(\last_N_size_reg_777_reg_n_0_[12] ),
        .O(icmp_ln412_fu_272_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h7570F770)) 
    icmp_ln412_fu_272_p2_carry__0_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[11] ),
        .I2(sel0[11]),
        .I3(sel0[10]),
        .I4(\last_N_size_reg_777_reg_n_0_[10] ),
        .O(icmp_ln412_fu_272_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h7570F770)) 
    icmp_ln412_fu_272_p2_carry__0_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[9] ),
        .I2(sel0[9]),
        .I3(sel0[8]),
        .I4(\last_N_size_reg_777_reg_n_0_[8] ),
        .O(icmp_ln412_fu_272_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h90090505)) 
    icmp_ln412_fu_272_p2_carry__0_i_5
       (.I0(sel0[15]),
        .I1(\last_N_size_reg_777_reg_n_0_[15] ),
        .I2(sel0[14]),
        .I3(\last_N_size_reg_777_reg_n_0_[14] ),
        .I4(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln412_fu_272_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h90090303)) 
    icmp_ln412_fu_272_p2_carry__0_i_6
       (.I0(\last_N_size_reg_777_reg_n_0_[13] ),
        .I1(sel0[13]),
        .I2(sel0[12]),
        .I3(\last_N_size_reg_777_reg_n_0_[12] ),
        .I4(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln412_fu_272_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h82000587)) 
    icmp_ln412_fu_272_p2_carry__0_i_7
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[10] ),
        .I2(sel0[10]),
        .I3(\last_N_size_reg_777_reg_n_0_[11] ),
        .I4(sel0[11]),
        .O(icmp_ln412_fu_272_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h90090505)) 
    icmp_ln412_fu_272_p2_carry__0_i_8
       (.I0(sel0[9]),
        .I1(\last_N_size_reg_777_reg_n_0_[9] ),
        .I2(sel0[8]),
        .I3(\last_N_size_reg_777_reg_n_0_[8] ),
        .I4(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln412_fu_272_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln412_fu_272_p2_carry__1
       (.CI(icmp_ln412_fu_272_p2_carry__0_n_0),
        .CO({icmp_ln412_fu_272_p2_carry__1_n_0,icmp_ln412_fu_272_p2_carry__1_n_1,icmp_ln412_fu_272_p2_carry__1_n_2,icmp_ln412_fu_272_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln412_fu_272_p2_carry__1_i_1_n_0,icmp_ln412_fu_272_p2_carry__1_i_2_n_0,icmp_ln412_fu_272_p2_carry__1_i_3_n_0,icmp_ln412_fu_272_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln412_fu_272_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln412_fu_272_p2_carry__1_i_5_n_0,icmp_ln412_fu_272_p2_carry__1_i_6_n_0,icmp_ln412_fu_272_p2_carry__1_i_7_n_0,icmp_ln412_fu_272_p2_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'h7570F770)) 
    icmp_ln412_fu_272_p2_carry__1_i_1
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[23] ),
        .I2(sel0[23]),
        .I3(sel0[22]),
        .I4(\last_N_size_reg_777_reg_n_0_[22] ),
        .O(icmp_ln412_fu_272_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'h7570F770)) 
    icmp_ln412_fu_272_p2_carry__1_i_2
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[21] ),
        .I2(sel0[21]),
        .I3(sel0[20]),
        .I4(\last_N_size_reg_777_reg_n_0_[20] ),
        .O(icmp_ln412_fu_272_p2_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2_carry__1_i_3
       (.I0(sel0[19]),
        .I1(\last_N_size_reg_777_reg_n_0_[19] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(sel0[18]),
        .I4(\last_N_size_reg_777_reg_n_0_[18] ),
        .O(icmp_ln412_fu_272_p2_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h7570F770)) 
    icmp_ln412_fu_272_p2_carry__1_i_4
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[17] ),
        .I2(sel0[17]),
        .I3(sel0[16]),
        .I4(\last_N_size_reg_777_reg_n_0_[16] ),
        .O(icmp_ln412_fu_272_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h82000587)) 
    icmp_ln412_fu_272_p2_carry__1_i_5
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[22] ),
        .I2(sel0[22]),
        .I3(\last_N_size_reg_777_reg_n_0_[23] ),
        .I4(sel0[23]),
        .O(icmp_ln412_fu_272_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h90090505)) 
    icmp_ln412_fu_272_p2_carry__1_i_6
       (.I0(sel0[21]),
        .I1(\last_N_size_reg_777_reg_n_0_[21] ),
        .I2(sel0[20]),
        .I3(\last_N_size_reg_777_reg_n_0_[20] ),
        .I4(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln412_fu_272_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h90090303)) 
    icmp_ln412_fu_272_p2_carry__1_i_7
       (.I0(\last_N_size_reg_777_reg_n_0_[19] ),
        .I1(sel0[19]),
        .I2(sel0[18]),
        .I3(\last_N_size_reg_777_reg_n_0_[18] ),
        .I4(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln412_fu_272_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h82000587)) 
    icmp_ln412_fu_272_p2_carry__1_i_8
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[16] ),
        .I2(sel0[16]),
        .I3(\last_N_size_reg_777_reg_n_0_[17] ),
        .I4(sel0[17]),
        .O(icmp_ln412_fu_272_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln412_fu_272_p2_carry__2
       (.CI(icmp_ln412_fu_272_p2_carry__1_n_0),
        .CO({icmp_ln412_fu_272_p2,icmp_ln412_fu_272_p2_carry__2_n_1,icmp_ln412_fu_272_p2_carry__2_n_2,icmp_ln412_fu_272_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln412_fu_272_p2_carry__2_i_1_n_0,icmp_ln412_fu_272_p2_carry__2_i_2_n_0,icmp_ln412_fu_272_p2_carry__2_i_3_n_0,icmp_ln412_fu_272_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln412_fu_272_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln412_fu_272_p2_carry__2_i_5_n_0,icmp_ln412_fu_272_p2_carry__2_i_6_n_0,icmp_ln412_fu_272_p2_carry__2_i_7_n_0,icmp_ln412_fu_272_p2_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'h40FC0070)) 
    icmp_ln412_fu_272_p2_carry__2_i_1
       (.I0(\last_N_size_reg_777_reg_n_0_[30] ),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\last_N_size_reg_777_reg_n_0_[31] ),
        .O(icmp_ln412_fu_272_p2_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2_carry__2_i_2
       (.I0(sel0[29]),
        .I1(\last_N_size_reg_777_reg_n_0_[29] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(sel0[28]),
        .I4(\last_N_size_reg_777_reg_n_0_[28] ),
        .O(icmp_ln412_fu_272_p2_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2_carry__2_i_3
       (.I0(sel0[27]),
        .I1(\last_N_size_reg_777_reg_n_0_[27] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(sel0[26]),
        .I4(\last_N_size_reg_777_reg_n_0_[26] ),
        .O(icmp_ln412_fu_272_p2_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2_carry__2_i_4
       (.I0(sel0[25]),
        .I1(\last_N_size_reg_777_reg_n_0_[25] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(sel0[24]),
        .I4(\last_N_size_reg_777_reg_n_0_[24] ),
        .O(icmp_ln412_fu_272_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2_carry__2_i_5
       (.I0(\last_N_size_reg_777_reg_n_0_[31] ),
        .I1(sel0[31]),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_777_reg_n_0_[30] ),
        .I4(sel0[30]),
        .O(icmp_ln412_fu_272_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h90050095)) 
    icmp_ln412_fu_272_p2_carry__2_i_6
       (.I0(sel0[28]),
        .I1(\last_N_size_reg_777_reg_n_0_[28] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(sel0[29]),
        .I4(\last_N_size_reg_777_reg_n_0_[29] ),
        .O(icmp_ln412_fu_272_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2_carry__2_i_7
       (.I0(\last_N_size_reg_777_reg_n_0_[27] ),
        .I1(sel0[27]),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_777_reg_n_0_[26] ),
        .I4(sel0[26]),
        .O(icmp_ln412_fu_272_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln412_fu_272_p2_carry__2_i_8
       (.I0(\last_N_size_reg_777_reg_n_0_[25] ),
        .I1(sel0[25]),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_777_reg_n_0_[24] ),
        .I4(sel0[24]),
        .O(icmp_ln412_fu_272_p2_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'h2F2ABF2A)) 
    icmp_ln412_fu_272_p2_carry_i_1
       (.I0(sel0[7]),
        .I1(\last_N_size_reg_777_reg_n_0_[7] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(sel0[6]),
        .I4(\last_N_size_reg_777_reg_n_0_[6] ),
        .O(icmp_ln412_fu_272_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h7570F770)) 
    icmp_ln412_fu_272_p2_carry_i_2
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[5] ),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(\last_N_size_reg_777_reg_n_0_[4] ),
        .O(icmp_ln412_fu_272_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hF220)) 
    icmp_ln412_fu_272_p2_carry_i_3
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[3] ),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(icmp_ln412_fu_272_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFEAEFEFEFEAEAEA)) 
    icmp_ln412_fu_272_p2_carry_i_4
       (.I0(sel0[0]),
        .I1(bits_to_add_fu_102[1]),
        .I2(icmp_ln412_fu_272_p2_carry_i_9_n_0),
        .I3(bits_to_add_1_reg_889[1]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[1]),
        .O(icmp_ln412_fu_272_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h90090303)) 
    icmp_ln412_fu_272_p2_carry_i_5
       (.I0(\last_N_size_reg_777_reg_n_0_[7] ),
        .I1(sel0[7]),
        .I2(sel0[6]),
        .I3(\last_N_size_reg_777_reg_n_0_[6] ),
        .I4(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln412_fu_272_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h84000387)) 
    icmp_ln412_fu_272_p2_carry_i_6
       (.I0(\last_N_size_reg_777_reg_n_0_[4] ),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(sel0[4]),
        .I3(\last_N_size_reg_777_reg_n_0_[5] ),
        .I4(sel0[5]),
        .O(icmp_ln412_fu_272_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h4144)) 
    icmp_ln412_fu_272_p2_carry_i_7
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(\last_N_size_reg_777_reg_n_0_[3] ),
        .I3(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln412_fu_272_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    icmp_ln412_fu_272_p2_carry_i_8
       (.I0(bits_to_add_2_reg_873[1]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[1]),
        .I3(icmp_ln412_fu_272_p2_carry_i_9_n_0),
        .I4(bits_to_add_fu_102[1]),
        .I5(sel0[0]),
        .O(icmp_ln412_fu_272_p2_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln412_fu_272_p2_carry_i_9
       (.I0(ap_CS_fsm_state17),
        .I1(ap_enable_reg_pp0_iter2),
        .O(icmp_ln412_fu_272_p2_carry_i_9_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln412_reg_840[0]_i_1 
       (.I0(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln390_1_reg_817),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    \icmp_ln412_reg_840_pp0_iter2_reg[0]_i_1 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(strm_full_n),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0] ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln412_reg_840_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln412_reg_840),
        .Q(icmp_ln412_reg_840_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln412_reg_840_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln412_reg_840_pp0_iter2_reg),
        .Q(\icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln412_reg_840_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0] ),
        .Q(icmp_ln412_reg_840_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln412_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(icmp_ln412_fu_272_p2),
        .Q(icmp_ln412_reg_840),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln414_1_reg_907[0]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .O(\icmp_ln414_1_reg_907[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln414_1_reg_907[0]_i_2 
       (.I0(\icmp_ln414_1_reg_907[0]_i_3_n_0 ),
        .I1(\icmp_ln414_1_reg_907[0]_i_4_n_0 ),
        .I2(\icmp_ln414_1_reg_907[0]_i_5_n_0 ),
        .I3(\icmp_ln414_1_reg_907[0]_i_6_n_0 ),
        .I4(\icmp_ln414_1_reg_907[0]_i_7_n_0 ),
        .O(icmp_ln414_1_fu_362_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln414_1_reg_907[0]_i_3 
       (.I0(\sub_ln421_reg_844_reg_n_0_[24] ),
        .I1(\sub_ln421_reg_844_reg_n_0_[25] ),
        .I2(\sub_ln421_reg_844_reg_n_0_[22] ),
        .I3(\sub_ln421_reg_844_reg_n_0_[23] ),
        .I4(\sub_ln421_reg_844_reg_n_0_[21] ),
        .I5(\sub_ln421_reg_844_reg_n_0_[20] ),
        .O(\icmp_ln414_1_reg_907[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln414_1_reg_907[0]_i_4 
       (.I0(\sub_ln421_reg_844_reg_n_0_[30] ),
        .I1(\sub_ln421_reg_844_reg_n_0_[31] ),
        .I2(\sub_ln421_reg_844_reg_n_0_[28] ),
        .I3(\sub_ln421_reg_844_reg_n_0_[29] ),
        .I4(\sub_ln421_reg_844_reg_n_0_[27] ),
        .I5(\sub_ln421_reg_844_reg_n_0_[26] ),
        .O(\icmp_ln414_1_reg_907[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln414_1_reg_907[0]_i_5 
       (.I0(\sub_ln421_reg_844_reg_n_0_[7] ),
        .I1(\sub_ln421_reg_844_reg_n_0_[6] ),
        .I2(\sub_ln421_reg_844_reg_n_0_[5] ),
        .O(\icmp_ln414_1_reg_907[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln414_1_reg_907[0]_i_6 
       (.I0(\sub_ln421_reg_844_reg_n_0_[18] ),
        .I1(\sub_ln421_reg_844_reg_n_0_[19] ),
        .I2(\sub_ln421_reg_844_reg_n_0_[16] ),
        .I3(\sub_ln421_reg_844_reg_n_0_[17] ),
        .I4(\sub_ln421_reg_844_reg_n_0_[15] ),
        .I5(\sub_ln421_reg_844_reg_n_0_[14] ),
        .O(\icmp_ln414_1_reg_907[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln414_1_reg_907[0]_i_7 
       (.I0(\sub_ln421_reg_844_reg_n_0_[12] ),
        .I1(\sub_ln421_reg_844_reg_n_0_[13] ),
        .I2(\sub_ln421_reg_844_reg_n_0_[10] ),
        .I3(\sub_ln421_reg_844_reg_n_0_[11] ),
        .I4(\sub_ln421_reg_844_reg_n_0_[9] ),
        .I5(\sub_ln421_reg_844_reg_n_0_[8] ),
        .O(\icmp_ln414_1_reg_907[0]_i_7_n_0 ));
  FDRE \icmp_ln414_1_reg_907_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_1_reg_907),
        .Q(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln414_1_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(icmp_ln414_1_fu_362_p2),
        .Q(icmp_ln414_1_reg_907),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_405_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln414_fu_405_p2_carry_n_0,icmp_ln414_fu_405_p2_carry_n_1,icmp_ln414_fu_405_p2_carry_n_2,icmp_ln414_fu_405_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_405_p2_carry_i_1_n_0,icmp_ln414_fu_405_p2_carry_i_2_n_0,icmp_ln414_fu_405_p2_carry_i_3_n_0,icmp_ln414_fu_405_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_405_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_405_p2_carry_i_5_n_0,icmp_ln414_fu_405_p2_carry_i_6_n_0,icmp_ln414_fu_405_p2_carry_i_7_n_0,icmp_ln414_fu_405_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_405_p2_carry__0
       (.CI(icmp_ln414_fu_405_p2_carry_n_0),
        .CO({icmp_ln414_fu_405_p2_carry__0_n_0,icmp_ln414_fu_405_p2_carry__0_n_1,icmp_ln414_fu_405_p2_carry__0_n_2,icmp_ln414_fu_405_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_405_p2_carry__0_i_1_n_0,icmp_ln414_fu_405_p2_carry__0_i_2_n_0,icmp_ln414_fu_405_p2_carry__0_i_3_n_0,icmp_ln414_fu_405_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_405_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_405_p2_carry__0_i_5_n_0,icmp_ln414_fu_405_p2_carry__0_i_6_n_0,icmp_ln414_fu_405_p2_carry__0_i_7_n_0,icmp_ln414_fu_405_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__0_i_1
       (.I0(\sub_ln421_reg_844_reg_n_0_[15] ),
        .I1(add_ln421_reg_878[15]),
        .I2(\sub_ln421_reg_844_reg_n_0_[14] ),
        .I3(add_ln421_reg_878[14]),
        .O(icmp_ln414_fu_405_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__0_i_2
       (.I0(\sub_ln421_reg_844_reg_n_0_[13] ),
        .I1(add_ln421_reg_878[13]),
        .I2(\sub_ln421_reg_844_reg_n_0_[12] ),
        .I3(add_ln421_reg_878[12]),
        .O(icmp_ln414_fu_405_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__0_i_3
       (.I0(\sub_ln421_reg_844_reg_n_0_[11] ),
        .I1(add_ln421_reg_878[11]),
        .I2(\sub_ln421_reg_844_reg_n_0_[10] ),
        .I3(add_ln421_reg_878[10]),
        .O(icmp_ln414_fu_405_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__0_i_4
       (.I0(\sub_ln421_reg_844_reg_n_0_[9] ),
        .I1(add_ln421_reg_878[9]),
        .I2(\sub_ln421_reg_844_reg_n_0_[8] ),
        .I3(add_ln421_reg_878[8]),
        .O(icmp_ln414_fu_405_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__0_i_5
       (.I0(add_ln421_reg_878[15]),
        .I1(\sub_ln421_reg_844_reg_n_0_[15] ),
        .I2(add_ln421_reg_878[14]),
        .I3(\sub_ln421_reg_844_reg_n_0_[14] ),
        .O(icmp_ln414_fu_405_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__0_i_6
       (.I0(add_ln421_reg_878[13]),
        .I1(\sub_ln421_reg_844_reg_n_0_[13] ),
        .I2(add_ln421_reg_878[12]),
        .I3(\sub_ln421_reg_844_reg_n_0_[12] ),
        .O(icmp_ln414_fu_405_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__0_i_7
       (.I0(add_ln421_reg_878[11]),
        .I1(\sub_ln421_reg_844_reg_n_0_[11] ),
        .I2(add_ln421_reg_878[10]),
        .I3(\sub_ln421_reg_844_reg_n_0_[10] ),
        .O(icmp_ln414_fu_405_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__0_i_8
       (.I0(add_ln421_reg_878[9]),
        .I1(\sub_ln421_reg_844_reg_n_0_[9] ),
        .I2(add_ln421_reg_878[8]),
        .I3(\sub_ln421_reg_844_reg_n_0_[8] ),
        .O(icmp_ln414_fu_405_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_405_p2_carry__1
       (.CI(icmp_ln414_fu_405_p2_carry__0_n_0),
        .CO({icmp_ln414_fu_405_p2_carry__1_n_0,icmp_ln414_fu_405_p2_carry__1_n_1,icmp_ln414_fu_405_p2_carry__1_n_2,icmp_ln414_fu_405_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_405_p2_carry__1_i_1_n_0,icmp_ln414_fu_405_p2_carry__1_i_2_n_0,icmp_ln414_fu_405_p2_carry__1_i_3_n_0,icmp_ln414_fu_405_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_405_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_405_p2_carry__1_i_5_n_0,icmp_ln414_fu_405_p2_carry__1_i_6_n_0,icmp_ln414_fu_405_p2_carry__1_i_7_n_0,icmp_ln414_fu_405_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__1_i_1
       (.I0(\sub_ln421_reg_844_reg_n_0_[23] ),
        .I1(add_ln421_reg_878[23]),
        .I2(\sub_ln421_reg_844_reg_n_0_[22] ),
        .I3(add_ln421_reg_878[22]),
        .O(icmp_ln414_fu_405_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__1_i_2
       (.I0(\sub_ln421_reg_844_reg_n_0_[21] ),
        .I1(add_ln421_reg_878[21]),
        .I2(\sub_ln421_reg_844_reg_n_0_[20] ),
        .I3(add_ln421_reg_878[20]),
        .O(icmp_ln414_fu_405_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__1_i_3
       (.I0(\sub_ln421_reg_844_reg_n_0_[19] ),
        .I1(add_ln421_reg_878[19]),
        .I2(\sub_ln421_reg_844_reg_n_0_[18] ),
        .I3(add_ln421_reg_878[18]),
        .O(icmp_ln414_fu_405_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__1_i_4
       (.I0(\sub_ln421_reg_844_reg_n_0_[17] ),
        .I1(add_ln421_reg_878[17]),
        .I2(\sub_ln421_reg_844_reg_n_0_[16] ),
        .I3(add_ln421_reg_878[16]),
        .O(icmp_ln414_fu_405_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__1_i_5
       (.I0(add_ln421_reg_878[23]),
        .I1(\sub_ln421_reg_844_reg_n_0_[23] ),
        .I2(add_ln421_reg_878[22]),
        .I3(\sub_ln421_reg_844_reg_n_0_[22] ),
        .O(icmp_ln414_fu_405_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__1_i_6
       (.I0(add_ln421_reg_878[21]),
        .I1(\sub_ln421_reg_844_reg_n_0_[21] ),
        .I2(add_ln421_reg_878[20]),
        .I3(\sub_ln421_reg_844_reg_n_0_[20] ),
        .O(icmp_ln414_fu_405_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__1_i_7
       (.I0(add_ln421_reg_878[19]),
        .I1(\sub_ln421_reg_844_reg_n_0_[19] ),
        .I2(add_ln421_reg_878[18]),
        .I3(\sub_ln421_reg_844_reg_n_0_[18] ),
        .O(icmp_ln414_fu_405_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__1_i_8
       (.I0(add_ln421_reg_878[17]),
        .I1(\sub_ln421_reg_844_reg_n_0_[17] ),
        .I2(add_ln421_reg_878[16]),
        .I3(\sub_ln421_reg_844_reg_n_0_[16] ),
        .O(icmp_ln414_fu_405_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_405_p2_carry__2
       (.CI(icmp_ln414_fu_405_p2_carry__1_n_0),
        .CO({icmp_ln414_fu_405_p2,icmp_ln414_fu_405_p2_carry__2_n_1,icmp_ln414_fu_405_p2_carry__2_n_2,icmp_ln414_fu_405_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_405_p2_carry__2_i_1_n_0,icmp_ln414_fu_405_p2_carry__2_i_2_n_0,icmp_ln414_fu_405_p2_carry__2_i_3_n_0,icmp_ln414_fu_405_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_405_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_405_p2_carry__2_i_5_n_0,icmp_ln414_fu_405_p2_carry__2_i_6_n_0,icmp_ln414_fu_405_p2_carry__2_i_7_n_0,icmp_ln414_fu_405_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__2_i_1
       (.I0(\sub_ln421_reg_844_reg_n_0_[31] ),
        .I1(add_ln421_reg_878[31]),
        .I2(\sub_ln421_reg_844_reg_n_0_[30] ),
        .I3(add_ln421_reg_878[30]),
        .O(icmp_ln414_fu_405_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__2_i_2
       (.I0(\sub_ln421_reg_844_reg_n_0_[29] ),
        .I1(add_ln421_reg_878[29]),
        .I2(\sub_ln421_reg_844_reg_n_0_[28] ),
        .I3(add_ln421_reg_878[28]),
        .O(icmp_ln414_fu_405_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__2_i_3
       (.I0(\sub_ln421_reg_844_reg_n_0_[27] ),
        .I1(add_ln421_reg_878[27]),
        .I2(\sub_ln421_reg_844_reg_n_0_[26] ),
        .I3(add_ln421_reg_878[26]),
        .O(icmp_ln414_fu_405_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry__2_i_4
       (.I0(\sub_ln421_reg_844_reg_n_0_[25] ),
        .I1(add_ln421_reg_878[25]),
        .I2(\sub_ln421_reg_844_reg_n_0_[24] ),
        .I3(add_ln421_reg_878[24]),
        .O(icmp_ln414_fu_405_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__2_i_5
       (.I0(add_ln421_reg_878[31]),
        .I1(\sub_ln421_reg_844_reg_n_0_[31] ),
        .I2(add_ln421_reg_878[30]),
        .I3(\sub_ln421_reg_844_reg_n_0_[30] ),
        .O(icmp_ln414_fu_405_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__2_i_6
       (.I0(add_ln421_reg_878[29]),
        .I1(\sub_ln421_reg_844_reg_n_0_[29] ),
        .I2(add_ln421_reg_878[28]),
        .I3(\sub_ln421_reg_844_reg_n_0_[28] ),
        .O(icmp_ln414_fu_405_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__2_i_7
       (.I0(add_ln421_reg_878[27]),
        .I1(\sub_ln421_reg_844_reg_n_0_[27] ),
        .I2(add_ln421_reg_878[26]),
        .I3(\sub_ln421_reg_844_reg_n_0_[26] ),
        .O(icmp_ln414_fu_405_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry__2_i_8
       (.I0(add_ln421_reg_878[25]),
        .I1(\sub_ln421_reg_844_reg_n_0_[25] ),
        .I2(add_ln421_reg_878[24]),
        .I3(\sub_ln421_reg_844_reg_n_0_[24] ),
        .O(icmp_ln414_fu_405_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry_i_1
       (.I0(\sub_ln421_reg_844_reg_n_0_[7] ),
        .I1(add_ln421_reg_878[7]),
        .I2(\sub_ln421_reg_844_reg_n_0_[6] ),
        .I3(add_ln421_reg_878[6]),
        .O(icmp_ln414_fu_405_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry_i_2
       (.I0(\sub_ln421_reg_844_reg_n_0_[5] ),
        .I1(add_ln421_reg_878[5]),
        .I2(\sub_ln421_reg_844_reg_n_0_[4] ),
        .I3(add_ln421_reg_878[4]),
        .O(icmp_ln414_fu_405_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry_i_3
       (.I0(\sub_ln421_reg_844_reg_n_0_[3] ),
        .I1(add_ln421_reg_878[3]),
        .I2(\sub_ln421_reg_844_reg_n_0_[2] ),
        .I3(add_ln421_reg_878[2]),
        .O(icmp_ln414_fu_405_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln414_fu_405_p2_carry_i_4
       (.I0(\sub_ln421_reg_844_reg_n_0_[1] ),
        .I1(add_ln421_reg_878[1]),
        .I2(\sub_ln421_reg_844_reg_n_0_[0] ),
        .I3(add_ln421_reg_878[0]),
        .O(icmp_ln414_fu_405_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry_i_5
       (.I0(add_ln421_reg_878[7]),
        .I1(\sub_ln421_reg_844_reg_n_0_[7] ),
        .I2(add_ln421_reg_878[6]),
        .I3(\sub_ln421_reg_844_reg_n_0_[6] ),
        .O(icmp_ln414_fu_405_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry_i_6
       (.I0(add_ln421_reg_878[5]),
        .I1(\sub_ln421_reg_844_reg_n_0_[5] ),
        .I2(add_ln421_reg_878[4]),
        .I3(\sub_ln421_reg_844_reg_n_0_[4] ),
        .O(icmp_ln414_fu_405_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry_i_7
       (.I0(add_ln421_reg_878[3]),
        .I1(\sub_ln421_reg_844_reg_n_0_[3] ),
        .I2(add_ln421_reg_878[2]),
        .I3(\sub_ln421_reg_844_reg_n_0_[2] ),
        .O(icmp_ln414_fu_405_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln414_fu_405_p2_carry_i_8
       (.I0(add_ln421_reg_878[1]),
        .I1(\sub_ln421_reg_844_reg_n_0_[1] ),
        .I2(add_ln421_reg_878[0]),
        .I3(\sub_ln421_reg_844_reg_n_0_[0] ),
        .O(icmp_ln414_fu_405_p2_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln414_reg_955[0]_i_1 
       (.I0(icmp_ln412_reg_840),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .O(p_15_in));
  FDRE \icmp_ln414_reg_955_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_955),
        .Q(icmp_ln414_reg_955_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_955_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_955_pp0_iter3_reg),
        .Q(icmp_ln414_reg_955_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(icmp_ln414_fu_405_p2),
        .Q(icmp_ln414_reg_955),
        .R(1'b0));
  CARRY4 icmp_ln416_fu_284_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln416_fu_284_p2_carry_n_0,icmp_ln416_fu_284_p2_carry_n_1,icmp_ln416_fu_284_p2_carry_n_2,icmp_ln416_fu_284_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln416_fu_284_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln416_fu_284_p2_carry_i_1_n_0,icmp_ln416_fu_284_p2_carry_i_2_n_0,icmp_ln416_fu_284_p2_carry_i_3_n_0,icmp_ln416_fu_284_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln416_fu_284_p2_carry__0
       (.CI(icmp_ln416_fu_284_p2_carry_n_0),
        .CO({icmp_ln416_fu_284_p2_carry__0_n_0,icmp_ln416_fu_284_p2_carry__0_n_1,icmp_ln416_fu_284_p2_carry__0_n_2,icmp_ln416_fu_284_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln416_fu_284_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln416_fu_284_p2_carry__0_i_1_n_0,icmp_ln416_fu_284_p2_carry__0_i_2_n_0,icmp_ln416_fu_284_p2_carry__0_i_3_n_0,icmp_ln416_fu_284_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h4004000000114015)) 
    icmp_ln416_fu_284_p2_carry__0_i_1
       (.I0(icmp_ln416_fu_284_p2_carry__0_i_5_n_0),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(\last_N_size_reg_777_reg_n_0_[22] ),
        .I3(sel0[22]),
        .I4(\last_N_size_reg_777_reg_n_0_[23] ),
        .I5(sel0[23]),
        .O(icmp_ln416_fu_284_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9000009000300030)) 
    icmp_ln416_fu_284_p2_carry__0_i_2
       (.I0(\last_N_size_reg_777_reg_n_0_[18] ),
        .I1(sel0[18]),
        .I2(icmp_ln416_fu_284_p2_carry__0_i_6_n_0),
        .I3(sel0[20]),
        .I4(\last_N_size_reg_777_reg_n_0_[20] ),
        .I5(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_284_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h4004000000114015)) 
    icmp_ln416_fu_284_p2_carry__0_i_3
       (.I0(icmp_ln416_fu_284_p2_carry__0_i_7_n_0),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(\last_N_size_reg_777_reg_n_0_[16] ),
        .I3(sel0[16]),
        .I4(\last_N_size_reg_777_reg_n_0_[17] ),
        .I5(sel0[17]),
        .O(icmp_ln416_fu_284_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9000009000300030)) 
    icmp_ln416_fu_284_p2_carry__0_i_4
       (.I0(\last_N_size_reg_777_reg_n_0_[12] ),
        .I1(sel0[12]),
        .I2(icmp_ln416_fu_284_p2_carry__0_i_8_n_0),
        .I3(sel0[14]),
        .I4(\last_N_size_reg_777_reg_n_0_[14] ),
        .I5(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_284_p2_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    icmp_ln416_fu_284_p2_carry__0_i_5
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[21] ),
        .I2(sel0[21]),
        .O(icmp_ln416_fu_284_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    icmp_ln416_fu_284_p2_carry__0_i_6
       (.I0(sel0[19]),
        .I1(\last_N_size_reg_777_reg_n_0_[19] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_284_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    icmp_ln416_fu_284_p2_carry__0_i_7
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[15] ),
        .I2(sel0[15]),
        .O(icmp_ln416_fu_284_p2_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    icmp_ln416_fu_284_p2_carry__0_i_8
       (.I0(sel0[13]),
        .I1(\last_N_size_reg_777_reg_n_0_[13] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_284_p2_carry__0_i_8_n_0));
  CARRY4 icmp_ln416_fu_284_p2_carry__1
       (.CI(icmp_ln416_fu_284_p2_carry__0_n_0),
        .CO({NLW_icmp_ln416_fu_284_p2_carry__1_CO_UNCONNECTED[3],icmp_ln416_fu_284_p2,icmp_ln416_fu_284_p2_carry__1_n_2,icmp_ln416_fu_284_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln416_fu_284_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln416_fu_284_p2_carry__1_i_1_n_0,icmp_ln416_fu_284_p2_carry__1_i_2_n_0,icmp_ln416_fu_284_p2_carry__1_i_3_n_0}));
  LUT5 #(
    .INIT(32'h90000393)) 
    icmp_ln416_fu_284_p2_carry__1_i_1
       (.I0(\last_N_size_reg_777_reg_n_0_[31] ),
        .I1(sel0[31]),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(\last_N_size_reg_777_reg_n_0_[30] ),
        .I4(sel0[30]),
        .O(icmp_ln416_fu_284_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h4100001100004111)) 
    icmp_ln416_fu_284_p2_carry__1_i_2
       (.I0(icmp_ln416_fu_284_p2_carry__1_i_4_n_0),
        .I1(sel0[28]),
        .I2(\last_N_size_reg_777_reg_n_0_[28] ),
        .I3(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I4(sel0[29]),
        .I5(\last_N_size_reg_777_reg_n_0_[29] ),
        .O(icmp_ln416_fu_284_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000090050095)) 
    icmp_ln416_fu_284_p2_carry__1_i_3
       (.I0(sel0[24]),
        .I1(\last_N_size_reg_777_reg_n_0_[24] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I3(sel0[25]),
        .I4(\last_N_size_reg_777_reg_n_0_[25] ),
        .I5(icmp_ln416_fu_284_p2_carry__1_i_5_n_0),
        .O(icmp_ln416_fu_284_p2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln416_fu_284_p2_carry__1_i_4
       (.I0(sel0[27]),
        .I1(\last_N_size_reg_777_reg_n_0_[27] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_284_p2_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    icmp_ln416_fu_284_p2_carry__1_i_5
       (.I0(sel0[26]),
        .I1(\last_N_size_reg_777_reg_n_0_[26] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_284_p2_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h4004000000114015)) 
    icmp_ln416_fu_284_p2_carry_i_1
       (.I0(icmp_ln416_fu_284_p2_carry_i_5_n_0),
        .I1(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I2(\last_N_size_reg_777_reg_n_0_[10] ),
        .I3(sel0[10]),
        .I4(\last_N_size_reg_777_reg_n_0_[11] ),
        .I5(sel0[11]),
        .O(icmp_ln416_fu_284_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9000009000300030)) 
    icmp_ln416_fu_284_p2_carry_i_2
       (.I0(\last_N_size_reg_777_reg_n_0_[6] ),
        .I1(sel0[6]),
        .I2(icmp_ln416_fu_284_p2_carry_i_6_n_0),
        .I3(sel0[8]),
        .I4(\last_N_size_reg_777_reg_n_0_[8] ),
        .I5(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_284_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h900009AA00000000)) 
    icmp_ln416_fu_284_p2_carry_i_3
       (.I0(sel0[3]),
        .I1(\last_N_size_reg_777_reg_n_0_[3] ),
        .I2(\last_N_size_reg_777_reg_n_0_[4] ),
        .I3(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I4(sel0[4]),
        .I5(icmp_ln416_fu_284_p2_carry_i_7_n_0),
        .O(icmp_ln416_fu_284_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    icmp_ln416_fu_284_p2_carry_i_4
       (.I0(icmp_ln416_fu_284_p2_carry_i_8_n_0),
        .I1(bits_to_add_2_reg_873[2]),
        .I2(icmp_ln412_reg_840),
        .I3(bits_to_add_1_reg_889[2]),
        .I4(icmp_ln412_fu_272_p2_carry_i_9_n_0),
        .I5(bits_to_add_fu_102[2]),
        .O(icmp_ln416_fu_284_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    icmp_ln416_fu_284_p2_carry_i_5
       (.I0(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .I1(\last_N_size_reg_777_reg_n_0_[9] ),
        .I2(sel0[9]),
        .O(icmp_ln416_fu_284_p2_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    icmp_ln416_fu_284_p2_carry_i_6
       (.I0(sel0[7]),
        .I1(\last_N_size_reg_777_reg_n_0_[7] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_284_p2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    icmp_ln416_fu_284_p2_carry_i_7
       (.I0(sel0[5]),
        .I1(\last_N_size_reg_777_reg_n_0_[5] ),
        .I2(\icmp_ln398_reg_821_reg[0]_rep_n_0 ),
        .O(icmp_ln416_fu_284_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    icmp_ln416_fu_284_p2_carry_i_8
       (.I0(bits_to_add_2_reg_873[1]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[1]),
        .I3(icmp_ln412_fu_272_p2_carry_i_9_n_0),
        .I4(bits_to_add_fu_102[1]),
        .I5(sel0[0]),
        .O(icmp_ln416_fu_284_p2_carry_i_8_n_0));
  FDRE \icmp_ln416_reg_852_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln416_reg_852),
        .Q(icmp_ln416_reg_852_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln416_reg_852_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln416_reg_852_pp0_iter2_reg),
        .Q(icmp_ln416_reg_852_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln416_reg_852_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln416_reg_852_pp0_iter3_reg),
        .Q(icmp_ln416_reg_852_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln416_reg_852_reg[0] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(icmp_ln416_fu_284_p2),
        .Q(icmp_ln416_reg_852),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \icmp_ln426_reg_1036[0]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(\icmp_ln426_reg_1036[0]_i_2_n_0 ),
        .I3(\icmp_ln426_reg_1036[0]_i_3_n_0 ),
        .I4(\icmp_ln426_reg_1036[0]_i_4_n_0 ),
        .O(\icmp_ln426_reg_1036[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \icmp_ln426_reg_1036[0]_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(sel0[3]),
        .I2(sel0[30]),
        .I3(sel0[11]),
        .I4(sel0[8]),
        .I5(sel0[5]),
        .O(\icmp_ln426_reg_1036[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln426_reg_1036[0]_i_3 
       (.I0(\icmp_ln426_reg_1036[0]_i_5_n_0 ),
        .I1(sel0[14]),
        .I2(sel0[16]),
        .I3(sel0[13]),
        .I4(sel0[18]),
        .I5(\icmp_ln426_reg_1036[0]_i_6_n_0 ),
        .O(\icmp_ln426_reg_1036[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln426_reg_1036[0]_i_4 
       (.I0(\icmp_ln426_reg_1036[0]_i_7_n_0 ),
        .I1(\icmp_ln426_reg_1036[0]_i_8_n_0 ),
        .I2(sel0[24]),
        .I3(sel0[29]),
        .I4(sel0[7]),
        .I5(sel0[20]),
        .O(\icmp_ln426_reg_1036[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln426_reg_1036[0]_i_5 
       (.I0(sel0[4]),
        .I1(sel0[27]),
        .I2(sel0[12]),
        .I3(sel0[19]),
        .O(\icmp_ln426_reg_1036[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln426_reg_1036[0]_i_6 
       (.I0(sel0[22]),
        .I1(sel0[9]),
        .I2(sel0[31]),
        .I3(sel0[28]),
        .I4(\icmp_ln426_reg_1036[0]_i_9_n_0 ),
        .O(\icmp_ln426_reg_1036[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \icmp_ln426_reg_1036[0]_i_7 
       (.I0(icmp_ln416_fu_284_p2_carry_i_8_n_0),
        .I1(bits_to_add_2_reg_873[2]),
        .I2(icmp_ln412_reg_840),
        .I3(bits_to_add_1_reg_889[2]),
        .I4(icmp_ln412_fu_272_p2_carry_i_9_n_0),
        .I5(bits_to_add_fu_102[2]),
        .O(\icmp_ln426_reg_1036[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln426_reg_1036[0]_i_8 
       (.I0(sel0[6]),
        .I1(sel0[21]),
        .I2(sel0[15]),
        .I3(sel0[23]),
        .O(\icmp_ln426_reg_1036[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln426_reg_1036[0]_i_9 
       (.I0(sel0[10]),
        .I1(sel0[26]),
        .I2(sel0[17]),
        .I3(sel0[25]),
        .O(\icmp_ln426_reg_1036[0]_i_9_n_0 ));
  FDRE \icmp_ln426_reg_1036_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln426_reg_1036[0]_i_1_n_0 ),
        .Q(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_fu_383_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln674_fu_383_p2_carry_n_0,icmp_ln674_fu_383_p2_carry_n_1,icmp_ln674_fu_383_p2_carry_n_2,icmp_ln674_fu_383_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_fu_383_p2_carry_i_1_n_0,icmp_ln674_fu_383_p2_carry_i_2_n_0,icmp_ln674_fu_383_p2_carry_i_3_n_0,icmp_ln674_fu_383_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln674_fu_383_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_fu_383_p2_carry_i_5_n_0,icmp_ln674_fu_383_p2_carry_i_6_n_0,icmp_ln674_fu_383_p2_carry_i_7_n_0,icmp_ln674_fu_383_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_fu_383_p2_carry__0
       (.CI(icmp_ln674_fu_383_p2_carry_n_0),
        .CO({icmp_ln674_fu_383_p2_carry__0_n_0,icmp_ln674_fu_383_p2_carry__0_n_1,icmp_ln674_fu_383_p2_carry__0_n_2,icmp_ln674_fu_383_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_fu_383_p2_carry__0_i_1_n_0,icmp_ln674_fu_383_p2_carry__0_i_2_n_0,icmp_ln674_fu_383_p2_carry__0_i_3_n_0,icmp_ln674_fu_383_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln674_fu_383_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_fu_383_p2_carry__0_i_5_n_0,icmp_ln674_fu_383_p2_carry__0_i_6_n_0,icmp_ln674_fu_383_p2_carry__0_i_7_n_0,icmp_ln674_fu_383_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__0_i_1
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[16] ),
        .I1(\add_ln417_reg_857_reg_n_0_[16] ),
        .I2(\add_ln417_reg_857_reg_n_0_[17] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[17] ),
        .O(icmp_ln674_fu_383_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__0_i_2
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[14] ),
        .I1(\add_ln417_reg_857_reg_n_0_[14] ),
        .I2(\add_ln417_reg_857_reg_n_0_[15] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[15] ),
        .O(icmp_ln674_fu_383_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__0_i_3
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[12] ),
        .I1(\add_ln417_reg_857_reg_n_0_[12] ),
        .I2(\add_ln417_reg_857_reg_n_0_[13] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[13] ),
        .O(icmp_ln674_fu_383_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__0_i_4
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[10] ),
        .I1(\add_ln417_reg_857_reg_n_0_[10] ),
        .I2(\add_ln417_reg_857_reg_n_0_[11] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[11] ),
        .O(icmp_ln674_fu_383_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__0_i_5
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[16] ),
        .I1(\add_ln417_reg_857_reg_n_0_[16] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[17] ),
        .I3(\add_ln417_reg_857_reg_n_0_[17] ),
        .O(icmp_ln674_fu_383_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__0_i_6
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[14] ),
        .I1(\add_ln417_reg_857_reg_n_0_[14] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[15] ),
        .I3(\add_ln417_reg_857_reg_n_0_[15] ),
        .O(icmp_ln674_fu_383_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__0_i_7
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[12] ),
        .I1(\add_ln417_reg_857_reg_n_0_[12] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[13] ),
        .I3(\add_ln417_reg_857_reg_n_0_[13] ),
        .O(icmp_ln674_fu_383_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__0_i_8
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[10] ),
        .I1(\add_ln417_reg_857_reg_n_0_[10] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[11] ),
        .I3(\add_ln417_reg_857_reg_n_0_[11] ),
        .O(icmp_ln674_fu_383_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_fu_383_p2_carry__1
       (.CI(icmp_ln674_fu_383_p2_carry__0_n_0),
        .CO({icmp_ln674_fu_383_p2_carry__1_n_0,icmp_ln674_fu_383_p2_carry__1_n_1,icmp_ln674_fu_383_p2_carry__1_n_2,icmp_ln674_fu_383_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_fu_383_p2_carry__1_i_1_n_0,icmp_ln674_fu_383_p2_carry__1_i_2_n_0,icmp_ln674_fu_383_p2_carry__1_i_3_n_0,icmp_ln674_fu_383_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln674_fu_383_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_fu_383_p2_carry__1_i_5_n_0,icmp_ln674_fu_383_p2_carry__1_i_6_n_0,icmp_ln674_fu_383_p2_carry__1_i_7_n_0,icmp_ln674_fu_383_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__1_i_1
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[24] ),
        .I1(\add_ln417_reg_857_reg_n_0_[24] ),
        .I2(\add_ln417_reg_857_reg_n_0_[25] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[25] ),
        .O(icmp_ln674_fu_383_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__1_i_2
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[22] ),
        .I1(\add_ln417_reg_857_reg_n_0_[22] ),
        .I2(\add_ln417_reg_857_reg_n_0_[23] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[23] ),
        .O(icmp_ln674_fu_383_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__1_i_3
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[20] ),
        .I1(\add_ln417_reg_857_reg_n_0_[20] ),
        .I2(\add_ln417_reg_857_reg_n_0_[21] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[21] ),
        .O(icmp_ln674_fu_383_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__1_i_4
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[18] ),
        .I1(\add_ln417_reg_857_reg_n_0_[18] ),
        .I2(\add_ln417_reg_857_reg_n_0_[19] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[19] ),
        .O(icmp_ln674_fu_383_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__1_i_5
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[24] ),
        .I1(\add_ln417_reg_857_reg_n_0_[24] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[25] ),
        .I3(\add_ln417_reg_857_reg_n_0_[25] ),
        .O(icmp_ln674_fu_383_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__1_i_6
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[22] ),
        .I1(\add_ln417_reg_857_reg_n_0_[22] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[23] ),
        .I3(\add_ln417_reg_857_reg_n_0_[23] ),
        .O(icmp_ln674_fu_383_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__1_i_7
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[20] ),
        .I1(\add_ln417_reg_857_reg_n_0_[20] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[21] ),
        .I3(\add_ln417_reg_857_reg_n_0_[21] ),
        .O(icmp_ln674_fu_383_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__1_i_8
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[18] ),
        .I1(\add_ln417_reg_857_reg_n_0_[18] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[19] ),
        .I3(\add_ln417_reg_857_reg_n_0_[19] ),
        .O(icmp_ln674_fu_383_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_fu_383_p2_carry__2
       (.CI(icmp_ln674_fu_383_p2_carry__1_n_0),
        .CO({NLW_icmp_ln674_fu_383_p2_carry__2_CO_UNCONNECTED[3],icmp_ln674_fu_383_p2,icmp_ln674_fu_383_p2_carry__2_n_2,icmp_ln674_fu_383_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln674_fu_383_p2_carry__2_i_1_n_0,icmp_ln674_fu_383_p2_carry__2_i_2_n_0,icmp_ln674_fu_383_p2_carry__2_i_3_n_0}),
        .O(NLW_icmp_ln674_fu_383_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln674_fu_383_p2_carry__2_i_4_n_0,icmp_ln674_fu_383_p2_carry__2_i_5_n_0,icmp_ln674_fu_383_p2_carry__2_i_6_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__2_i_1
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[30] ),
        .I1(\add_ln417_reg_857_reg_n_0_[30] ),
        .I2(\add_ln417_reg_857_reg_n_0_[31] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[31] ),
        .O(icmp_ln674_fu_383_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__2_i_2
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[28] ),
        .I1(\add_ln417_reg_857_reg_n_0_[28] ),
        .I2(\add_ln417_reg_857_reg_n_0_[29] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[29] ),
        .O(icmp_ln674_fu_383_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry__2_i_3
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[26] ),
        .I1(\add_ln417_reg_857_reg_n_0_[26] ),
        .I2(\add_ln417_reg_857_reg_n_0_[27] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[27] ),
        .O(icmp_ln674_fu_383_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__2_i_4
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[30] ),
        .I1(\add_ln417_reg_857_reg_n_0_[30] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[31] ),
        .I3(\add_ln417_reg_857_reg_n_0_[31] ),
        .O(icmp_ln674_fu_383_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__2_i_5
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[28] ),
        .I1(\add_ln417_reg_857_reg_n_0_[28] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[29] ),
        .I3(\add_ln417_reg_857_reg_n_0_[29] ),
        .O(icmp_ln674_fu_383_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry__2_i_6
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[26] ),
        .I1(\add_ln417_reg_857_reg_n_0_[26] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[27] ),
        .I3(\add_ln417_reg_857_reg_n_0_[27] ),
        .O(icmp_ln674_fu_383_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry_i_1
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[8] ),
        .I1(\add_ln417_reg_857_reg_n_0_[8] ),
        .I2(\add_ln417_reg_857_reg_n_0_[9] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[9] ),
        .O(icmp_ln674_fu_383_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry_i_2
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[6] ),
        .I1(\add_ln417_reg_857_reg_n_0_[6] ),
        .I2(\add_ln417_reg_857_reg_n_0_[7] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[7] ),
        .O(icmp_ln674_fu_383_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln674_fu_383_p2_carry_i_3
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[4] ),
        .I1(\add_ln417_reg_857_reg_n_0_[4] ),
        .I2(\add_ln417_reg_857_reg_n_0_[5] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[5] ),
        .O(icmp_ln674_fu_383_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln674_fu_383_p2_carry_i_4
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[3] ),
        .I1(\add_ln417_reg_857_reg_n_0_[3] ),
        .O(icmp_ln674_fu_383_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry_i_5
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[8] ),
        .I1(\add_ln417_reg_857_reg_n_0_[8] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[9] ),
        .I3(\add_ln417_reg_857_reg_n_0_[9] ),
        .O(icmp_ln674_fu_383_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry_i_6
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[6] ),
        .I1(\add_ln417_reg_857_reg_n_0_[6] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[7] ),
        .I3(\add_ln417_reg_857_reg_n_0_[7] ),
        .O(icmp_ln674_fu_383_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_fu_383_p2_carry_i_7
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[4] ),
        .I1(\add_ln417_reg_857_reg_n_0_[4] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[5] ),
        .I3(\add_ln417_reg_857_reg_n_0_[5] ),
        .O(icmp_ln674_fu_383_p2_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    icmp_ln674_fu_383_p2_carry_i_8
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[2] ),
        .I1(\bits_to_add_load_1_reg_833_reg_n_0_[3] ),
        .I2(\add_ln417_reg_857_reg_n_0_[3] ),
        .O(icmp_ln674_fu_383_p2_carry_i_8_n_0));
  FDRE \icmp_ln674_reg_931_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(icmp_ln674_fu_383_p2),
        .Q(icmp_ln674_reg_931),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \last_N_size_reg_777[5]_i_2 
       (.I0(shl_ln_fu_185_p3[3]),
        .O(\last_N_size_reg_777[5]_i_2_n_0 ));
  FDRE \last_N_size_reg_777_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[7]),
        .Q(\last_N_size_reg_777_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[8]),
        .Q(\last_N_size_reg_777_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[9]),
        .Q(\last_N_size_reg_777_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[10]),
        .Q(\last_N_size_reg_777_reg_n_0_[13] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_777_reg[13]_i_1 
       (.CI(\last_N_size_reg_777_reg[9]_i_1_n_0 ),
        .CO({\last_N_size_reg_777_reg[13]_i_1_n_0 ,\last_N_size_reg_777_reg[13]_i_1_n_1 ,\last_N_size_reg_777_reg[13]_i_1_n_2 ,\last_N_size_reg_777_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[10:7]),
        .S(shl_ln_fu_185_p3[13:10]));
  FDRE \last_N_size_reg_777_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[11]),
        .Q(\last_N_size_reg_777_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[12]),
        .Q(\last_N_size_reg_777_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[13]),
        .Q(\last_N_size_reg_777_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[14]),
        .Q(\last_N_size_reg_777_reg_n_0_[17] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_777_reg[17]_i_1 
       (.CI(\last_N_size_reg_777_reg[13]_i_1_n_0 ),
        .CO({\last_N_size_reg_777_reg[17]_i_1_n_0 ,\last_N_size_reg_777_reg[17]_i_1_n_1 ,\last_N_size_reg_777_reg[17]_i_1_n_2 ,\last_N_size_reg_777_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[14:11]),
        .S(shl_ln_fu_185_p3[17:14]));
  FDRE \last_N_size_reg_777_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[15]),
        .Q(\last_N_size_reg_777_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[16]),
        .Q(\last_N_size_reg_777_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[17]),
        .Q(\last_N_size_reg_777_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[18]),
        .Q(\last_N_size_reg_777_reg_n_0_[21] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_777_reg[21]_i_1 
       (.CI(\last_N_size_reg_777_reg[17]_i_1_n_0 ),
        .CO({\last_N_size_reg_777_reg[21]_i_1_n_0 ,\last_N_size_reg_777_reg[21]_i_1_n_1 ,\last_N_size_reg_777_reg[21]_i_1_n_2 ,\last_N_size_reg_777_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[18:15]),
        .S(shl_ln_fu_185_p3[21:18]));
  FDRE \last_N_size_reg_777_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[19]),
        .Q(\last_N_size_reg_777_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[20]),
        .Q(\last_N_size_reg_777_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[21]),
        .Q(\last_N_size_reg_777_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[22]),
        .Q(\last_N_size_reg_777_reg_n_0_[25] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_777_reg[25]_i_1 
       (.CI(\last_N_size_reg_777_reg[21]_i_1_n_0 ),
        .CO({\last_N_size_reg_777_reg[25]_i_1_n_0 ,\last_N_size_reg_777_reg[25]_i_1_n_1 ,\last_N_size_reg_777_reg[25]_i_1_n_2 ,\last_N_size_reg_777_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[22:19]),
        .S(shl_ln_fu_185_p3[25:22]));
  FDRE \last_N_size_reg_777_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[23]),
        .Q(\last_N_size_reg_777_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[24]),
        .Q(\last_N_size_reg_777_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[25]),
        .Q(\last_N_size_reg_777_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[26]),
        .Q(\last_N_size_reg_777_reg_n_0_[29] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_777_reg[29]_i_1 
       (.CI(\last_N_size_reg_777_reg[25]_i_1_n_0 ),
        .CO({\last_N_size_reg_777_reg[29]_i_1_n_0 ,\last_N_size_reg_777_reg[29]_i_1_n_1 ,\last_N_size_reg_777_reg[29]_i_1_n_2 ,\last_N_size_reg_777_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[26:23]),
        .S(shl_ln_fu_185_p3[29:26]));
  FDRE \last_N_size_reg_777_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[27]),
        .Q(\last_N_size_reg_777_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[28]),
        .Q(\last_N_size_reg_777_reg_n_0_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_777_reg[31]_i_1 
       (.CI(\last_N_size_reg_777_reg[29]_i_1_n_0 ),
        .CO({\NLW_last_N_size_reg_777_reg[31]_i_1_CO_UNCONNECTED [3:1],\last_N_size_reg_777_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_last_N_size_reg_777_reg[31]_i_1_O_UNCONNECTED [3:2],p_0_in[28:27]}),
        .S({1'b0,1'b0,shl_ln_fu_185_p3[31:30]}));
  FDRE \last_N_size_reg_777_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[0]),
        .Q(\last_N_size_reg_777_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[1]),
        .Q(\last_N_size_reg_777_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[2]),
        .Q(\last_N_size_reg_777_reg_n_0_[5] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_777_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\last_N_size_reg_777_reg[5]_i_1_n_0 ,\last_N_size_reg_777_reg[5]_i_1_n_1 ,\last_N_size_reg_777_reg[5]_i_1_n_2 ,\last_N_size_reg_777_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,shl_ln_fu_185_p3[3],1'b0}),
        .O({p_0_in[2:0],\NLW_last_N_size_reg_777_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({shl_ln_fu_185_p3[5:4],\last_N_size_reg_777[5]_i_2_n_0 ,1'b0}));
  FDRE \last_N_size_reg_777_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[3]),
        .Q(\last_N_size_reg_777_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[4]),
        .Q(\last_N_size_reg_777_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[5]),
        .Q(\last_N_size_reg_777_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \last_N_size_reg_777_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(p_0_in[6]),
        .Q(\last_N_size_reg_777_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \last_N_size_reg_777_reg[9]_i_1 
       (.CI(\last_N_size_reg_777_reg[5]_i_1_n_0 ),
        .CO({\last_N_size_reg_777_reg[9]_i_1_n_0 ,\last_N_size_reg_777_reg[9]_i_1_n_1 ,\last_N_size_reg_777_reg[9]_i_1_n_2 ,\last_N_size_reg_777_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[6:3]),
        .S(shl_ln_fu_185_p3[9:6]));
  FDRE \loop_count_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [0]),
        .Q(loop_count_reg_767[0]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [10]),
        .Q(loop_count_reg_767[10]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [11]),
        .Q(loop_count_reg_767[11]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [12]),
        .Q(loop_count_reg_767[12]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [13]),
        .Q(loop_count_reg_767[13]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [14]),
        .Q(loop_count_reg_767[14]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [15]),
        .Q(loop_count_reg_767[15]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [16]),
        .Q(loop_count_reg_767[16]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [17]),
        .Q(loop_count_reg_767[17]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [18]),
        .Q(loop_count_reg_767[18]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [19]),
        .Q(loop_count_reg_767[19]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [1]),
        .Q(loop_count_reg_767[1]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [20]),
        .Q(loop_count_reg_767[20]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [21]),
        .Q(loop_count_reg_767[21]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [22]),
        .Q(loop_count_reg_767[22]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [23]),
        .Q(loop_count_reg_767[23]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [24]),
        .Q(loop_count_reg_767[24]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [25]),
        .Q(loop_count_reg_767[25]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [26]),
        .Q(loop_count_reg_767[26]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [27]),
        .Q(loop_count_reg_767[27]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [28]),
        .Q(loop_count_reg_767[28]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [29]),
        .Q(loop_count_reg_767[29]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [2]),
        .Q(loop_count_reg_767[2]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [30]),
        .Q(loop_count_reg_767[30]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [31]),
        .Q(loop_count_reg_767[31]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [3]),
        .Q(loop_count_reg_767[3]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [4]),
        .Q(loop_count_reg_767[4]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [5]),
        .Q(loop_count_reg_767[5]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [6]),
        .Q(loop_count_reg_767[6]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [7]),
        .Q(loop_count_reg_767[7]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [8]),
        .Q(loop_count_reg_767[8]),
        .R(1'b0));
  FDRE \loop_count_reg_767_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg [9]),
        .Q(loop_count_reg_767[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \lshr_ln414_2_reg_993[0]_i_1 
       (.I0(and_ln414_3_reg_9770),
        .I1(icmp_ln416_reg_852_pp0_iter2_reg),
        .O(lshr_ln414_2_reg_9930));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln414_2_reg_993[0]_i_2 
       (.I0(sub_ln414_4_reg_950[5]),
        .O(lshr_ln414_2_fu_541_p2));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0F7F)) 
    \lshr_ln414_2_reg_993[10]_i_1 
       (.I0(sub_ln414_4_reg_950[2]),
        .I1(sub_ln414_4_reg_950[1]),
        .I2(sub_ln414_4_reg_950[4]),
        .I3(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00FF37FF)) 
    \lshr_ln414_2_reg_993[11]_i_1 
       (.I0(sub_ln414_4_reg_950[0]),
        .I1(sub_ln414_4_reg_950[2]),
        .I2(sub_ln414_4_reg_950[1]),
        .I3(sub_ln414_4_reg_950[4]),
        .I4(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \lshr_ln414_2_reg_993[12]_i_1 
       (.I0(sub_ln414_4_reg_950[2]),
        .I1(sub_ln414_4_reg_950[4]),
        .I2(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00FF07FF)) 
    \lshr_ln414_2_reg_993[13]_i_1 
       (.I0(sub_ln414_4_reg_950[1]),
        .I1(sub_ln414_4_reg_950[0]),
        .I2(sub_ln414_4_reg_950[2]),
        .I3(sub_ln414_4_reg_950[4]),
        .I4(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0F1F)) 
    \lshr_ln414_2_reg_993[14]_i_1 
       (.I0(sub_ln414_4_reg_950[1]),
        .I1(sub_ln414_4_reg_950[2]),
        .I2(sub_ln414_4_reg_950[4]),
        .I3(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h00FF01FF)) 
    \lshr_ln414_2_reg_993[15]_i_1 
       (.I0(sub_ln414_4_reg_950[0]),
        .I1(sub_ln414_4_reg_950[1]),
        .I2(sub_ln414_4_reg_950[2]),
        .I3(sub_ln414_4_reg_950[4]),
        .I4(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lshr_ln414_2_reg_993[16]_i_1 
       (.I0(sub_ln414_4_reg_950[4]),
        .O(\lshr_ln414_2_reg_993[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \lshr_ln414_2_reg_993[17]_i_1 
       (.I0(sub_ln414_4_reg_950[3]),
        .I1(sub_ln414_4_reg_950[2]),
        .I2(sub_ln414_4_reg_950[1]),
        .I3(sub_ln414_4_reg_950[0]),
        .I4(sub_ln414_4_reg_950[4]),
        .O(\lshr_ln414_2_reg_993[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \lshr_ln414_2_reg_993[18]_i_1 
       (.I0(sub_ln414_4_reg_950[3]),
        .I1(sub_ln414_4_reg_950[2]),
        .I2(sub_ln414_4_reg_950[1]),
        .I3(sub_ln414_4_reg_950[4]),
        .O(\lshr_ln414_2_reg_993[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00003F7F)) 
    \lshr_ln414_2_reg_993[19]_i_1 
       (.I0(sub_ln414_4_reg_950[0]),
        .I1(sub_ln414_4_reg_950[3]),
        .I2(sub_ln414_4_reg_950[2]),
        .I3(sub_ln414_4_reg_950[1]),
        .I4(sub_ln414_4_reg_950[4]),
        .O(\lshr_ln414_2_reg_993[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \lshr_ln414_2_reg_993[1]_i_1 
       (.I0(sub_ln414_4_reg_950[1]),
        .I1(sub_ln414_4_reg_950[3]),
        .I2(sub_ln414_4_reg_950[4]),
        .I3(sub_ln414_4_reg_950[2]),
        .I4(sub_ln414_4_reg_950[0]),
        .O(\lshr_ln414_2_reg_993[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \lshr_ln414_2_reg_993[20]_i_1 
       (.I0(sub_ln414_4_reg_950[3]),
        .I1(sub_ln414_4_reg_950[2]),
        .I2(sub_ln414_4_reg_950[4]),
        .O(\lshr_ln414_2_reg_993[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h00000F7F)) 
    \lshr_ln414_2_reg_993[21]_i_1 
       (.I0(sub_ln414_4_reg_950[1]),
        .I1(sub_ln414_4_reg_950[0]),
        .I2(sub_ln414_4_reg_950[3]),
        .I3(sub_ln414_4_reg_950[2]),
        .I4(sub_ln414_4_reg_950[4]),
        .O(\lshr_ln414_2_reg_993[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \lshr_ln414_2_reg_993[22]_i_1 
       (.I0(sub_ln414_4_reg_950[1]),
        .I1(sub_ln414_4_reg_950[3]),
        .I2(sub_ln414_4_reg_950[2]),
        .I3(sub_ln414_4_reg_950[4]),
        .O(\lshr_ln414_2_reg_993[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h00000F1F)) 
    \lshr_ln414_2_reg_993[23]_i_1 
       (.I0(sub_ln414_4_reg_950[0]),
        .I1(sub_ln414_4_reg_950[1]),
        .I2(sub_ln414_4_reg_950[3]),
        .I3(sub_ln414_4_reg_950[2]),
        .I4(sub_ln414_4_reg_950[4]),
        .O(\lshr_ln414_2_reg_993[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \lshr_ln414_2_reg_993[24]_i_1 
       (.I0(sub_ln414_4_reg_950[4]),
        .I1(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h0000007F)) 
    \lshr_ln414_2_reg_993[25]_i_1 
       (.I0(sub_ln414_4_reg_950[2]),
        .I1(sub_ln414_4_reg_950[1]),
        .I2(sub_ln414_4_reg_950[0]),
        .I3(sub_ln414_4_reg_950[4]),
        .I4(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \lshr_ln414_2_reg_993[26]_i_1 
       (.I0(sub_ln414_4_reg_950[2]),
        .I1(sub_ln414_4_reg_950[1]),
        .I2(sub_ln414_4_reg_950[4]),
        .I3(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h00000037)) 
    \lshr_ln414_2_reg_993[27]_i_1 
       (.I0(sub_ln414_4_reg_950[0]),
        .I1(sub_ln414_4_reg_950[2]),
        .I2(sub_ln414_4_reg_950[1]),
        .I3(sub_ln414_4_reg_950[4]),
        .I4(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \lshr_ln414_2_reg_993[28]_i_1 
       (.I0(sub_ln414_4_reg_950[3]),
        .I1(sub_ln414_4_reg_950[4]),
        .I2(sub_ln414_4_reg_950[2]),
        .O(\lshr_ln414_2_reg_993[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h00000007)) 
    \lshr_ln414_2_reg_993[29]_i_1 
       (.I0(sub_ln414_4_reg_950[1]),
        .I1(sub_ln414_4_reg_950[0]),
        .I2(sub_ln414_4_reg_950[3]),
        .I3(sub_ln414_4_reg_950[4]),
        .I4(sub_ln414_4_reg_950[2]),
        .O(\lshr_ln414_2_reg_993[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \lshr_ln414_2_reg_993[2]_i_1 
       (.I0(sub_ln414_4_reg_950[2]),
        .I1(sub_ln414_4_reg_950[4]),
        .I2(sub_ln414_4_reg_950[3]),
        .I3(sub_ln414_4_reg_950[1]),
        .O(\lshr_ln414_2_reg_993[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \lshr_ln414_2_reg_993[30]_i_1 
       (.I0(sub_ln414_4_reg_950[2]),
        .I1(sub_ln414_4_reg_950[4]),
        .I2(sub_ln414_4_reg_950[3]),
        .I3(sub_ln414_4_reg_950[1]),
        .O(\lshr_ln414_2_reg_993[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \lshr_ln414_2_reg_993[31]_i_1 
       (.I0(sub_ln414_4_reg_950[5]),
        .I1(icmp_ln416_reg_852_pp0_iter2_reg),
        .I2(and_ln414_3_reg_9770),
        .O(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \lshr_ln414_2_reg_993[31]_i_2 
       (.I0(sub_ln414_4_reg_950[1]),
        .I1(sub_ln414_4_reg_950[3]),
        .I2(sub_ln414_4_reg_950[4]),
        .I3(sub_ln414_4_reg_950[2]),
        .I4(sub_ln414_4_reg_950[0]),
        .O(\lshr_ln414_2_reg_993[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h3FFF7FFF)) 
    \lshr_ln414_2_reg_993[3]_i_1 
       (.I0(sub_ln414_4_reg_950[0]),
        .I1(sub_ln414_4_reg_950[2]),
        .I2(sub_ln414_4_reg_950[4]),
        .I3(sub_ln414_4_reg_950[3]),
        .I4(sub_ln414_4_reg_950[1]),
        .O(\lshr_ln414_2_reg_993[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \lshr_ln414_2_reg_993[4]_i_1 
       (.I0(sub_ln414_4_reg_950[3]),
        .I1(sub_ln414_4_reg_950[4]),
        .I2(sub_ln414_4_reg_950[2]),
        .O(\lshr_ln414_2_reg_993[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h0FFF7FFF)) 
    \lshr_ln414_2_reg_993[5]_i_1 
       (.I0(sub_ln414_4_reg_950[1]),
        .I1(sub_ln414_4_reg_950[0]),
        .I2(sub_ln414_4_reg_950[3]),
        .I3(sub_ln414_4_reg_950[4]),
        .I4(sub_ln414_4_reg_950[2]),
        .O(\lshr_ln414_2_reg_993[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h3F7F)) 
    \lshr_ln414_2_reg_993[6]_i_1 
       (.I0(sub_ln414_4_reg_950[1]),
        .I1(sub_ln414_4_reg_950[3]),
        .I2(sub_ln414_4_reg_950[4]),
        .I3(sub_ln414_4_reg_950[2]),
        .O(\lshr_ln414_2_reg_993[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h0FFF1FFF)) 
    \lshr_ln414_2_reg_993[7]_i_1 
       (.I0(sub_ln414_4_reg_950[0]),
        .I1(sub_ln414_4_reg_950[1]),
        .I2(sub_ln414_4_reg_950[3]),
        .I3(sub_ln414_4_reg_950[4]),
        .I4(sub_ln414_4_reg_950[2]),
        .O(\lshr_ln414_2_reg_993[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \lshr_ln414_2_reg_993[8]_i_1 
       (.I0(sub_ln414_4_reg_950[4]),
        .I1(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00FF7FFF)) 
    \lshr_ln414_2_reg_993[9]_i_1 
       (.I0(sub_ln414_4_reg_950[2]),
        .I1(sub_ln414_4_reg_950[1]),
        .I2(sub_ln414_4_reg_950[0]),
        .I3(sub_ln414_4_reg_950[4]),
        .I4(sub_ln414_4_reg_950[3]),
        .O(\lshr_ln414_2_reg_993[9]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(lshr_ln414_2_fu_541_p2),
        .Q(lshr_ln414_2_reg_993[0]),
        .R(1'b0));
  FDRE \lshr_ln414_2_reg_993_reg[10] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[10]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[10]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[11] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[11]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[11]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[12] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[12]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[12]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[13] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[13]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[13]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[14] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[14]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[14]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[15] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[15]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[15]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[16] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[16]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[16]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[17] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[17]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[17]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[18] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[18]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[18]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[19] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[19]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[19]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[1]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[1]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[20] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[20]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[20]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[21] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[21]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[21]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[22] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[22]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[22]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[23] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[23]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[23]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[24] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[24]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[24]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[25] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[25]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[25]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[26] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[26]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[26]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[27] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[27]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[27]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[28] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[28]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[28]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[29] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[29]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[29]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[2]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[2]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[30] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[30]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[30]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[31] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[31]_i_2_n_0 ),
        .Q(lshr_ln414_2_reg_993[31]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[3]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[3]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[4]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[4]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[5]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[5]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[6]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[6]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[7]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[7]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[8] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[8]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[8]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  FDRE \lshr_ln414_2_reg_993_reg[9] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln414_2_reg_993[9]_i_1_n_0 ),
        .Q(lshr_ln414_2_reg_993[9]),
        .R(\lshr_ln414_2_reg_993[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \lshr_ln674_1_reg_988[0]_i_1 
       (.I0(\lshr_ln674_1_reg_988[0]_i_2_n_0 ),
        .I1(\lshr_ln674_1_reg_988[7]_i_2_n_0 ),
        .I2(\lshr_ln674_1_reg_988[0]_i_3_n_0 ),
        .I3(\lshr_ln674_1_reg_988[0]_i_4_n_0 ),
        .I4(\lshr_ln674_1_reg_988[1]_i_2_n_0 ),
        .I5(trunc_ln674_reg_938[3]),
        .O(lshr_ln674_1_fu_532_p2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_1_reg_988[0]_i_2 
       (.I0(tmp_V_reg_894[3]),
        .I1(tmp_V_reg_894[4]),
        .I2(\lshr_ln674_1_reg_988[7]_i_3_n_0 ),
        .I3(tmp_V_reg_894[7]),
        .I4(icmp_ln674_reg_931),
        .I5(tmp_V_reg_894[0]),
        .O(\lshr_ln674_1_reg_988[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_1_reg_988[0]_i_3 
       (.I0(tmp_V_reg_894[1]),
        .I1(tmp_V_reg_894[6]),
        .I2(\lshr_ln674_1_reg_988[7]_i_3_n_0 ),
        .I3(tmp_V_reg_894[5]),
        .I4(icmp_ln674_reg_931),
        .I5(tmp_V_reg_894[2]),
        .O(\lshr_ln674_1_reg_988[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_1_reg_988[0]_i_4 
       (.I0(sub_ln674_2_reg_945[0]),
        .I1(icmp_ln674_reg_931),
        .I2(trunc_ln674_reg_938[0]),
        .O(\lshr_ln674_1_reg_988[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEAE000002A2)) 
    \lshr_ln674_1_reg_988[1]_i_1 
       (.I0(\lshr_ln674_1_reg_988[1]_i_2_n_0 ),
        .I1(trunc_ln674_reg_938[0]),
        .I2(icmp_ln674_reg_931),
        .I3(sub_ln674_2_reg_945[0]),
        .I4(trunc_ln674_reg_938[3]),
        .I5(\lshr_ln674_1_reg_988[2]_i_2_n_0 ),
        .O(lshr_ln674_1_fu_532_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \lshr_ln674_1_reg_988[1]_i_2 
       (.I0(\lshr_ln674_1_reg_988[3]_i_3_n_0 ),
        .I1(sub_ln674_2_reg_945[1]),
        .I2(icmp_ln674_reg_931),
        .I3(trunc_ln674_reg_938[1]),
        .I4(\lshr_ln674_1_reg_988[1]_i_3_n_0 ),
        .O(\lshr_ln674_1_reg_988[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_1_reg_988[1]_i_3 
       (.I0(tmp_V_reg_894[2]),
        .I1(tmp_V_reg_894[5]),
        .I2(\lshr_ln674_1_reg_988[7]_i_3_n_0 ),
        .I3(tmp_V_reg_894[6]),
        .I4(icmp_ln674_reg_931),
        .I5(tmp_V_reg_894[1]),
        .O(\lshr_ln674_1_reg_988[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2223332322200020)) 
    \lshr_ln674_1_reg_988[2]_i_1 
       (.I0(\lshr_ln674_1_reg_988[3]_i_2_n_0 ),
        .I1(trunc_ln674_reg_938[3]),
        .I2(trunc_ln674_reg_938[0]),
        .I3(icmp_ln674_reg_931),
        .I4(sub_ln674_2_reg_945[0]),
        .I5(\lshr_ln674_1_reg_988[2]_i_2_n_0 ),
        .O(lshr_ln674_1_fu_532_p2[2]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \lshr_ln674_1_reg_988[2]_i_2 
       (.I0(tmp_V_reg_894[4]),
        .I1(icmp_ln674_reg_931),
        .I2(tmp_V_reg_894[3]),
        .I3(\lshr_ln674_1_reg_988[7]_i_3_n_0 ),
        .I4(\lshr_ln674_1_reg_988[7]_i_2_n_0 ),
        .I5(\lshr_ln674_1_reg_988[0]_i_3_n_0 ),
        .O(\lshr_ln674_1_reg_988[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1113331311100010)) 
    \lshr_ln674_1_reg_988[3]_i_1 
       (.I0(\lshr_ln674_1_reg_988[4]_i_2_n_0 ),
        .I1(trunc_ln674_reg_938[3]),
        .I2(trunc_ln674_reg_938[0]),
        .I3(icmp_ln674_reg_931),
        .I4(sub_ln674_2_reg_945[0]),
        .I5(\lshr_ln674_1_reg_988[3]_i_2_n_0 ),
        .O(lshr_ln674_1_fu_532_p2[3]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \lshr_ln674_1_reg_988[3]_i_2 
       (.I0(tmp_V_reg_894[5]),
        .I1(icmp_ln674_reg_931),
        .I2(tmp_V_reg_894[2]),
        .I3(\lshr_ln674_1_reg_988[7]_i_3_n_0 ),
        .I4(\lshr_ln674_1_reg_988[7]_i_2_n_0 ),
        .I5(\lshr_ln674_1_reg_988[3]_i_3_n_0 ),
        .O(\lshr_ln674_1_reg_988[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_1_reg_988[3]_i_3 
       (.I0(tmp_V_reg_894[0]),
        .I1(tmp_V_reg_894[7]),
        .I2(\lshr_ln674_1_reg_988[7]_i_3_n_0 ),
        .I3(tmp_V_reg_894[4]),
        .I4(icmp_ln674_reg_931),
        .I5(tmp_V_reg_894[3]),
        .O(\lshr_ln674_1_reg_988[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0505050303030503)) 
    \lshr_ln674_1_reg_988[4]_i_1 
       (.I0(\lshr_ln674_1_reg_988[5]_i_2_n_0 ),
        .I1(\lshr_ln674_1_reg_988[4]_i_2_n_0 ),
        .I2(trunc_ln674_reg_938[3]),
        .I3(trunc_ln674_reg_938[0]),
        .I4(icmp_ln674_reg_931),
        .I5(sub_ln674_2_reg_945[0]),
        .O(lshr_ln674_1_fu_532_p2[4]));
  LUT6 #(
    .INIT(64'hABFB0000ABFBFFFF)) 
    \lshr_ln674_1_reg_988[4]_i_2 
       (.I0(\lshr_ln674_1_reg_988[7]_i_3_n_0 ),
        .I1(tmp_V_reg_894[6]),
        .I2(icmp_ln674_reg_931),
        .I3(tmp_V_reg_894[1]),
        .I4(\lshr_ln674_1_reg_988[7]_i_2_n_0 ),
        .I5(\lshr_ln674_1_reg_988[4]_i_3_n_0 ),
        .O(\lshr_ln674_1_reg_988[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \lshr_ln674_1_reg_988[4]_i_3 
       (.I0(tmp_V_reg_894[4]),
        .I1(tmp_V_reg_894[3]),
        .I2(trunc_ln674_reg_938[2]),
        .I3(icmp_ln674_reg_931),
        .I4(sub_ln674_2_reg_945[2]),
        .O(\lshr_ln674_1_reg_988[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0505050303030503)) 
    \lshr_ln674_1_reg_988[5]_i_1 
       (.I0(\lshr_ln674_1_reg_988[6]_i_3_n_0 ),
        .I1(\lshr_ln674_1_reg_988[5]_i_2_n_0 ),
        .I2(trunc_ln674_reg_938[3]),
        .I3(trunc_ln674_reg_938[0]),
        .I4(icmp_ln674_reg_931),
        .I5(sub_ln674_2_reg_945[0]),
        .O(lshr_ln674_1_fu_532_p2[5]));
  LUT6 #(
    .INIT(64'hABFB0000ABFBFFFF)) 
    \lshr_ln674_1_reg_988[5]_i_2 
       (.I0(\lshr_ln674_1_reg_988[7]_i_3_n_0 ),
        .I1(tmp_V_reg_894[7]),
        .I2(icmp_ln674_reg_931),
        .I3(tmp_V_reg_894[0]),
        .I4(\lshr_ln674_1_reg_988[7]_i_2_n_0 ),
        .I5(\lshr_ln674_1_reg_988[5]_i_3_n_0 ),
        .O(\lshr_ln674_1_reg_988[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \lshr_ln674_1_reg_988[5]_i_3 
       (.I0(tmp_V_reg_894[5]),
        .I1(tmp_V_reg_894[2]),
        .I2(trunc_ln674_reg_938[2]),
        .I3(icmp_ln674_reg_931),
        .I4(sub_ln674_2_reg_945[2]),
        .O(\lshr_ln674_1_reg_988[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0303030A03)) 
    \lshr_ln674_1_reg_988[6]_i_1 
       (.I0(\lshr_ln674_1_reg_988[6]_i_2_n_0 ),
        .I1(\lshr_ln674_1_reg_988[6]_i_3_n_0 ),
        .I2(trunc_ln674_reg_938[3]),
        .I3(trunc_ln674_reg_938[0]),
        .I4(icmp_ln674_reg_931),
        .I5(sub_ln674_2_reg_945[0]),
        .O(lshr_ln674_1_fu_532_p2[6]));
  LUT6 #(
    .INIT(64'h00000000008830B8)) 
    \lshr_ln674_1_reg_988[6]_i_2 
       (.I0(tmp_V_reg_894[0]),
        .I1(icmp_ln674_reg_931),
        .I2(tmp_V_reg_894[7]),
        .I3(sub_ln674_2_reg_945[2]),
        .I4(trunc_ln674_reg_938[2]),
        .I5(\lshr_ln674_1_reg_988[7]_i_2_n_0 ),
        .O(\lshr_ln674_1_reg_988[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFBFFAFFBABF)) 
    \lshr_ln674_1_reg_988[6]_i_3 
       (.I0(\lshr_ln674_1_reg_988[7]_i_2_n_0 ),
        .I1(tmp_V_reg_894[1]),
        .I2(icmp_ln674_reg_931),
        .I3(tmp_V_reg_894[6]),
        .I4(sub_ln674_2_reg_945[2]),
        .I5(trunc_ln674_reg_938[2]),
        .O(\lshr_ln674_1_reg_988[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    \lshr_ln674_1_reg_988[7]_i_1 
       (.I0(\lshr_ln674_1_reg_988[7]_i_2_n_0 ),
        .I1(\lshr_ln674_1_reg_988[7]_i_3_n_0 ),
        .I2(tmp_V_reg_894[7]),
        .I3(icmp_ln674_reg_931),
        .I4(tmp_V_reg_894[0]),
        .I5(\lshr_ln674_1_reg_988[7]_i_4_n_0 ),
        .O(\lshr_ln674_1_reg_988[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_1_reg_988[7]_i_2 
       (.I0(sub_ln674_2_reg_945[1]),
        .I1(icmp_ln674_reg_931),
        .I2(trunc_ln674_reg_938[1]),
        .O(\lshr_ln674_1_reg_988[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_1_reg_988[7]_i_3 
       (.I0(sub_ln674_2_reg_945[2]),
        .I1(icmp_ln674_reg_931),
        .I2(trunc_ln674_reg_938[2]),
        .O(\lshr_ln674_1_reg_988[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \lshr_ln674_1_reg_988[7]_i_4 
       (.I0(trunc_ln674_reg_938[3]),
        .I1(trunc_ln674_reg_938[0]),
        .I2(icmp_ln674_reg_931),
        .I3(sub_ln674_2_reg_945[0]),
        .O(\lshr_ln674_1_reg_988[7]_i_4_n_0 ));
  FDRE \lshr_ln674_1_reg_988_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(lshr_ln674_1_fu_532_p2[0]),
        .Q(lshr_ln674_1_reg_988[0]),
        .R(1'b0));
  FDRE \lshr_ln674_1_reg_988_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(lshr_ln674_1_fu_532_p2[1]),
        .Q(lshr_ln674_1_reg_988[1]),
        .R(1'b0));
  FDRE \lshr_ln674_1_reg_988_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(lshr_ln674_1_fu_532_p2[2]),
        .Q(lshr_ln674_1_reg_988[2]),
        .R(1'b0));
  FDRE \lshr_ln674_1_reg_988_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(lshr_ln674_1_fu_532_p2[3]),
        .Q(lshr_ln674_1_reg_988[3]),
        .R(1'b0));
  FDRE \lshr_ln674_1_reg_988_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(lshr_ln674_1_fu_532_p2[4]),
        .Q(lshr_ln674_1_reg_988[4]),
        .R(1'b0));
  FDRE \lshr_ln674_1_reg_988_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(lshr_ln674_1_fu_532_p2[5]),
        .Q(lshr_ln674_1_reg_988[5]),
        .R(1'b0));
  FDRE \lshr_ln674_1_reg_988_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(lshr_ln674_1_fu_532_p2[6]),
        .Q(lshr_ln674_1_reg_988[6]),
        .R(1'b0));
  FDRE \lshr_ln674_1_reg_988_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(\lshr_ln674_1_reg_988[7]_i_1_n_0 ),
        .Q(lshr_ln674_1_reg_988[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr[0]_i_2__0_n_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h5555595555555555)) 
    \mOutPtr[0]_i_2__0 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I5(out_mat_data_empty_n),
        .O(\mOutPtr[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h88888088)) 
    \mOutPtr[1]_i_2__0 
       (.I0(xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start),
        .I1(ap_CS_fsm_state18),
        .I2(strm_full_n),
        .I3(icmp_ln390_reg_773),
        .I4(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I4(out_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(out_mat_data_empty_n),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(\mOutPtr_reg[1] ),
        .I3(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1 mul_32s_32s_32_7_1_U74
       (.D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ),
        .Q(Q),
        .\a_reg0_reg[31] (rows_reg_746),
        .ap_clk(ap_clk),
        .cols_loc_channel_dout(cols_loc_channel_dout),
        .srcMat_1_c_dout(srcMat_1_c_dout[16:0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[0]_i_1 
       (.I0(shl_ln414_2_reg_971[31]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[0]),
        .I3(and_ln414_3_reg_977[0]),
        .I4(grp_load_fu_162_p1[0]),
        .O(p_Result_1_fu_594_p2[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[10]_i_1 
       (.I0(shl_ln414_2_reg_971[21]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[10]),
        .I3(and_ln414_3_reg_977[10]),
        .I4(grp_load_fu_162_p1[10]),
        .O(p_Result_1_fu_594_p2[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[11]_i_1 
       (.I0(shl_ln414_2_reg_971[20]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[11]),
        .I3(and_ln414_3_reg_977[11]),
        .I4(grp_load_fu_162_p1[11]),
        .O(p_Result_1_fu_594_p2[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[12]_i_1 
       (.I0(shl_ln414_2_reg_971[19]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[12]),
        .I3(and_ln414_3_reg_977[12]),
        .I4(grp_load_fu_162_p1[12]),
        .O(p_Result_1_fu_594_p2[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[13]_i_1 
       (.I0(shl_ln414_2_reg_971[18]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[13]),
        .I3(and_ln414_3_reg_977[13]),
        .I4(grp_load_fu_162_p1[13]),
        .O(p_Result_1_fu_594_p2[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[14]_i_1 
       (.I0(shl_ln414_2_reg_971[17]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[14]),
        .I3(and_ln414_3_reg_977[14]),
        .I4(grp_load_fu_162_p1[14]),
        .O(p_Result_1_fu_594_p2[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[15]_i_1 
       (.I0(shl_ln414_2_reg_971[16]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[15]),
        .I3(and_ln414_3_reg_977[15]),
        .I4(grp_load_fu_162_p1[15]),
        .O(p_Result_1_fu_594_p2[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[16]_i_1 
       (.I0(shl_ln414_2_reg_971[15]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[16]),
        .I3(and_ln414_3_reg_977[16]),
        .I4(grp_load_fu_162_p1[16]),
        .O(p_Result_1_fu_594_p2[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[17]_i_1 
       (.I0(shl_ln414_2_reg_971[14]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[17]),
        .I3(and_ln414_3_reg_977[17]),
        .I4(grp_load_fu_162_p1[17]),
        .O(p_Result_1_fu_594_p2[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[18]_i_1 
       (.I0(shl_ln414_2_reg_971[13]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[18]),
        .I3(and_ln414_3_reg_977[18]),
        .I4(grp_load_fu_162_p1[18]),
        .O(p_Result_1_fu_594_p2[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[19]_i_1 
       (.I0(shl_ln414_2_reg_971[12]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[19]),
        .I3(and_ln414_3_reg_977[19]),
        .I4(grp_load_fu_162_p1[19]),
        .O(p_Result_1_fu_594_p2[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[1]_i_1 
       (.I0(shl_ln414_2_reg_971[30]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[1]),
        .I3(and_ln414_3_reg_977[1]),
        .I4(grp_load_fu_162_p1[1]),
        .O(p_Result_1_fu_594_p2[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[20]_i_1 
       (.I0(shl_ln414_2_reg_971[11]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[20]),
        .I3(and_ln414_3_reg_977[20]),
        .I4(grp_load_fu_162_p1[20]),
        .O(p_Result_1_fu_594_p2[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[21]_i_1 
       (.I0(shl_ln414_2_reg_971[10]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[21]),
        .I3(and_ln414_3_reg_977[21]),
        .I4(grp_load_fu_162_p1[21]),
        .O(p_Result_1_fu_594_p2[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[22]_i_1 
       (.I0(shl_ln414_2_reg_971[9]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[22]),
        .I3(and_ln414_3_reg_977[22]),
        .I4(grp_load_fu_162_p1[22]),
        .O(p_Result_1_fu_594_p2[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[23]_i_1 
       (.I0(shl_ln414_2_reg_971[8]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[23]),
        .I3(and_ln414_3_reg_977[23]),
        .I4(grp_load_fu_162_p1[23]),
        .O(p_Result_1_fu_594_p2[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[24]_i_1 
       (.I0(shl_ln414_2_reg_971[7]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[24]),
        .I3(and_ln414_3_reg_977[24]),
        .I4(grp_load_fu_162_p1[24]),
        .O(p_Result_1_fu_594_p2[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[25]_i_1 
       (.I0(shl_ln414_2_reg_971[6]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[25]),
        .I3(and_ln414_3_reg_977[25]),
        .I4(grp_load_fu_162_p1[25]),
        .O(p_Result_1_fu_594_p2[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[26]_i_1 
       (.I0(shl_ln414_2_reg_971[5]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[26]),
        .I3(and_ln414_3_reg_977[26]),
        .I4(grp_load_fu_162_p1[26]),
        .O(p_Result_1_fu_594_p2[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[27]_i_1 
       (.I0(shl_ln414_2_reg_971[4]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[27]),
        .I3(and_ln414_3_reg_977[27]),
        .I4(grp_load_fu_162_p1[27]),
        .O(p_Result_1_fu_594_p2[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[28]_i_1 
       (.I0(shl_ln414_2_reg_971[3]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[28]),
        .I3(and_ln414_3_reg_977[28]),
        .I4(grp_load_fu_162_p1[28]),
        .O(p_Result_1_fu_594_p2[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[29]_i_1 
       (.I0(shl_ln414_2_reg_971[2]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[29]),
        .I3(and_ln414_3_reg_977[29]),
        .I4(grp_load_fu_162_p1[29]),
        .O(p_Result_1_fu_594_p2[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[2]_i_1 
       (.I0(shl_ln414_2_reg_971[29]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[2]),
        .I3(and_ln414_3_reg_977[2]),
        .I4(grp_load_fu_162_p1[2]),
        .O(p_Result_1_fu_594_p2[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[30]_i_1 
       (.I0(shl_ln414_2_reg_971[1]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[30]),
        .I3(and_ln414_3_reg_977[30]),
        .I4(grp_load_fu_162_p1[30]),
        .O(p_Result_1_fu_594_p2[30]));
  LUT6 #(
    .INIT(64'h00000000FB00FBFB)) 
    \p_Result_1_reg_1014[31]_i_1 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(strm_full_n),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0] ),
        .O(p_Result_1_reg_10140));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[31]_i_2 
       (.I0(shl_ln414_2_reg_971[0]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[31]),
        .I3(and_ln414_3_reg_977[31]),
        .I4(grp_load_fu_162_p1[31]),
        .O(p_Result_1_fu_594_p2[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[3]_i_1 
       (.I0(shl_ln414_2_reg_971[28]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[3]),
        .I3(and_ln414_3_reg_977[3]),
        .I4(grp_load_fu_162_p1[3]),
        .O(p_Result_1_fu_594_p2[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[4]_i_1 
       (.I0(shl_ln414_2_reg_971[27]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[4]),
        .I3(and_ln414_3_reg_977[4]),
        .I4(grp_load_fu_162_p1[4]),
        .O(p_Result_1_fu_594_p2[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[5]_i_1 
       (.I0(shl_ln414_2_reg_971[26]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[5]),
        .I3(and_ln414_3_reg_977[5]),
        .I4(grp_load_fu_162_p1[5]),
        .O(p_Result_1_fu_594_p2[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[6]_i_1 
       (.I0(shl_ln414_2_reg_971[25]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[6]),
        .I3(and_ln414_3_reg_977[6]),
        .I4(grp_load_fu_162_p1[6]),
        .O(p_Result_1_fu_594_p2[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[7]_i_1 
       (.I0(shl_ln414_2_reg_971[24]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[7]),
        .I3(and_ln414_3_reg_977[7]),
        .I4(grp_load_fu_162_p1[7]),
        .O(p_Result_1_fu_594_p2[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[8]_i_1 
       (.I0(shl_ln414_2_reg_971[23]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[8]),
        .I3(and_ln414_3_reg_977[8]),
        .I4(grp_load_fu_162_p1[8]),
        .O(p_Result_1_fu_594_p2[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Result_1_reg_1014[9]_i_1 
       (.I0(shl_ln414_2_reg_971[22]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[9]),
        .I3(and_ln414_3_reg_977[9]),
        .I4(grp_load_fu_162_p1[9]),
        .O(p_Result_1_fu_594_p2[9]));
  FDRE \p_Result_1_reg_1014_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[0]),
        .Q(p_Result_1_reg_1014[0]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[10] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[10]),
        .Q(p_Result_1_reg_1014[10]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[11] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[11]),
        .Q(p_Result_1_reg_1014[11]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[12] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[12]),
        .Q(p_Result_1_reg_1014[12]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[13] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[13]),
        .Q(p_Result_1_reg_1014[13]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[14] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[14]),
        .Q(p_Result_1_reg_1014[14]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[15] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[15]),
        .Q(p_Result_1_reg_1014[15]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[16] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[16]),
        .Q(p_Result_1_reg_1014[16]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[17] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[17]),
        .Q(p_Result_1_reg_1014[17]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[18] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[18]),
        .Q(p_Result_1_reg_1014[18]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[19] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[19]),
        .Q(p_Result_1_reg_1014[19]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[1]),
        .Q(p_Result_1_reg_1014[1]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[20] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[20]),
        .Q(p_Result_1_reg_1014[20]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[21] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[21]),
        .Q(p_Result_1_reg_1014[21]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[22] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[22]),
        .Q(p_Result_1_reg_1014[22]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[23] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[23]),
        .Q(p_Result_1_reg_1014[23]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[24] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[24]),
        .Q(p_Result_1_reg_1014[24]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[25] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[25]),
        .Q(p_Result_1_reg_1014[25]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[26] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[26]),
        .Q(p_Result_1_reg_1014[26]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[27] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[27]),
        .Q(p_Result_1_reg_1014[27]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[28] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[28]),
        .Q(p_Result_1_reg_1014[28]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[29] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[29]),
        .Q(p_Result_1_reg_1014[29]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[2]),
        .Q(p_Result_1_reg_1014[2]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[30] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[30]),
        .Q(p_Result_1_reg_1014[30]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[31] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[31]),
        .Q(p_Result_1_reg_1014[31]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[3]),
        .Q(p_Result_1_reg_1014[3]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[4]),
        .Q(p_Result_1_reg_1014[4]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[5]),
        .Q(p_Result_1_reg_1014[5]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[6]),
        .Q(p_Result_1_reg_1014[6]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[7]),
        .Q(p_Result_1_reg_1014[7]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[8] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[8]),
        .Q(p_Result_1_reg_1014[8]),
        .R(1'b0));
  FDRE \p_Result_1_reg_1014_reg[9] 
       (.C(ap_clk),
        .CE(p_Result_1_reg_10140),
        .D(p_Result_1_fu_594_p2[9]),
        .Q(p_Result_1_reg_1014[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F20)) 
    \p_Result_3_reg_1019[0]_i_1 
       (.I0(lshr_ln674_1_reg_988[0]),
        .I1(sub_ln674_4_reg_983[3]),
        .I2(lshr_ln414_2_reg_993[0]),
        .I3(p_Result_1_fu_594_p2[0]),
        .O(p_Result_3_fu_635_p2[0]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[10]_i_1 
       (.I0(shl_ln414_2_reg_971[21]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[10]),
        .I3(and_ln414_3_reg_977[10]),
        .I4(grp_load_fu_162_p1[10]),
        .I5(lshr_ln414_2_reg_993[10]),
        .O(p_Result_3_fu_635_p2[10]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[11]_i_1 
       (.I0(shl_ln414_2_reg_971[20]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[11]),
        .I3(and_ln414_3_reg_977[11]),
        .I4(grp_load_fu_162_p1[11]),
        .I5(lshr_ln414_2_reg_993[11]),
        .O(p_Result_3_fu_635_p2[11]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[12]_i_1 
       (.I0(shl_ln414_2_reg_971[19]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[12]),
        .I3(and_ln414_3_reg_977[12]),
        .I4(grp_load_fu_162_p1[12]),
        .I5(lshr_ln414_2_reg_993[12]),
        .O(p_Result_3_fu_635_p2[12]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[13]_i_1 
       (.I0(shl_ln414_2_reg_971[18]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[13]),
        .I3(and_ln414_3_reg_977[13]),
        .I4(grp_load_fu_162_p1[13]),
        .I5(lshr_ln414_2_reg_993[13]),
        .O(p_Result_3_fu_635_p2[13]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[14]_i_1 
       (.I0(shl_ln414_2_reg_971[17]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[14]),
        .I3(and_ln414_3_reg_977[14]),
        .I4(grp_load_fu_162_p1[14]),
        .I5(lshr_ln414_2_reg_993[14]),
        .O(p_Result_3_fu_635_p2[14]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[15]_i_1 
       (.I0(shl_ln414_2_reg_971[16]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[15]),
        .I3(and_ln414_3_reg_977[15]),
        .I4(grp_load_fu_162_p1[15]),
        .I5(lshr_ln414_2_reg_993[15]),
        .O(p_Result_3_fu_635_p2[15]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[16]_i_1 
       (.I0(shl_ln414_2_reg_971[15]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[16]),
        .I3(and_ln414_3_reg_977[16]),
        .I4(grp_load_fu_162_p1[16]),
        .I5(lshr_ln414_2_reg_993[16]),
        .O(p_Result_3_fu_635_p2[16]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[17]_i_1 
       (.I0(shl_ln414_2_reg_971[14]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[17]),
        .I3(and_ln414_3_reg_977[17]),
        .I4(grp_load_fu_162_p1[17]),
        .I5(lshr_ln414_2_reg_993[17]),
        .O(p_Result_3_fu_635_p2[17]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[18]_i_1 
       (.I0(shl_ln414_2_reg_971[13]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[18]),
        .I3(and_ln414_3_reg_977[18]),
        .I4(grp_load_fu_162_p1[18]),
        .I5(lshr_ln414_2_reg_993[18]),
        .O(p_Result_3_fu_635_p2[18]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[19]_i_1 
       (.I0(shl_ln414_2_reg_971[12]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[19]),
        .I3(and_ln414_3_reg_977[19]),
        .I4(grp_load_fu_162_p1[19]),
        .I5(lshr_ln414_2_reg_993[19]),
        .O(p_Result_3_fu_635_p2[19]));
  LUT6 #(
    .INIT(64'h002AFFFF002A0000)) 
    \p_Result_3_reg_1019[1]_i_1 
       (.I0(lshr_ln674_1_reg_988[1]),
        .I1(sub_ln674_4_reg_983[0]),
        .I2(\p_Result_3_reg_1019[1]_i_2_n_0 ),
        .I3(sub_ln674_4_reg_983[3]),
        .I4(lshr_ln414_2_reg_993[1]),
        .I5(p_Result_1_fu_594_p2[1]),
        .O(p_Result_3_fu_635_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Result_3_reg_1019[1]_i_2 
       (.I0(sub_ln674_4_reg_983[2]),
        .I1(sub_ln674_4_reg_983[1]),
        .O(\p_Result_3_reg_1019[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[20]_i_1 
       (.I0(shl_ln414_2_reg_971[11]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[20]),
        .I3(and_ln414_3_reg_977[20]),
        .I4(grp_load_fu_162_p1[20]),
        .I5(lshr_ln414_2_reg_993[20]),
        .O(p_Result_3_fu_635_p2[20]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[21]_i_1 
       (.I0(shl_ln414_2_reg_971[10]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[21]),
        .I3(and_ln414_3_reg_977[21]),
        .I4(grp_load_fu_162_p1[21]),
        .I5(lshr_ln414_2_reg_993[21]),
        .O(p_Result_3_fu_635_p2[21]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[22]_i_1 
       (.I0(shl_ln414_2_reg_971[9]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[22]),
        .I3(and_ln414_3_reg_977[22]),
        .I4(grp_load_fu_162_p1[22]),
        .I5(lshr_ln414_2_reg_993[22]),
        .O(p_Result_3_fu_635_p2[22]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[23]_i_1 
       (.I0(shl_ln414_2_reg_971[8]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[23]),
        .I3(and_ln414_3_reg_977[23]),
        .I4(grp_load_fu_162_p1[23]),
        .I5(lshr_ln414_2_reg_993[23]),
        .O(p_Result_3_fu_635_p2[23]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[24]_i_1 
       (.I0(shl_ln414_2_reg_971[7]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[24]),
        .I3(and_ln414_3_reg_977[24]),
        .I4(grp_load_fu_162_p1[24]),
        .I5(lshr_ln414_2_reg_993[24]),
        .O(p_Result_3_fu_635_p2[24]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[25]_i_1 
       (.I0(shl_ln414_2_reg_971[6]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[25]),
        .I3(and_ln414_3_reg_977[25]),
        .I4(grp_load_fu_162_p1[25]),
        .I5(lshr_ln414_2_reg_993[25]),
        .O(p_Result_3_fu_635_p2[25]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[26]_i_1 
       (.I0(shl_ln414_2_reg_971[5]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[26]),
        .I3(and_ln414_3_reg_977[26]),
        .I4(grp_load_fu_162_p1[26]),
        .I5(lshr_ln414_2_reg_993[26]),
        .O(p_Result_3_fu_635_p2[26]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[27]_i_1 
       (.I0(shl_ln414_2_reg_971[4]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[27]),
        .I3(and_ln414_3_reg_977[27]),
        .I4(grp_load_fu_162_p1[27]),
        .I5(lshr_ln414_2_reg_993[27]),
        .O(p_Result_3_fu_635_p2[27]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[28]_i_1 
       (.I0(shl_ln414_2_reg_971[3]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[28]),
        .I3(and_ln414_3_reg_977[28]),
        .I4(grp_load_fu_162_p1[28]),
        .I5(lshr_ln414_2_reg_993[28]),
        .O(p_Result_3_fu_635_p2[28]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[29]_i_1 
       (.I0(shl_ln414_2_reg_971[2]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[29]),
        .I3(and_ln414_3_reg_977[29]),
        .I4(grp_load_fu_162_p1[29]),
        .I5(lshr_ln414_2_reg_993[29]),
        .O(p_Result_3_fu_635_p2[29]));
  LUT6 #(
    .INIT(64'h002AFFFF002A0000)) 
    \p_Result_3_reg_1019[2]_i_1 
       (.I0(lshr_ln674_1_reg_988[2]),
        .I1(sub_ln674_4_reg_983[2]),
        .I2(sub_ln674_4_reg_983[1]),
        .I3(sub_ln674_4_reg_983[3]),
        .I4(lshr_ln414_2_reg_993[2]),
        .I5(p_Result_1_fu_594_p2[2]),
        .O(p_Result_3_fu_635_p2[2]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[30]_i_1 
       (.I0(shl_ln414_2_reg_971[1]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[30]),
        .I3(and_ln414_3_reg_977[30]),
        .I4(grp_load_fu_162_p1[30]),
        .I5(lshr_ln414_2_reg_993[30]),
        .O(p_Result_3_fu_635_p2[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_3_reg_1019[31]_i_1 
       (.I0(p_Result_1_reg_10140),
        .I1(icmp_ln416_reg_852_pp0_iter3_reg),
        .O(p_Result_3_reg_10190));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[31]_i_2 
       (.I0(shl_ln414_2_reg_971[0]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[31]),
        .I3(and_ln414_3_reg_977[31]),
        .I4(grp_load_fu_162_p1[31]),
        .I5(lshr_ln414_2_reg_993[31]),
        .O(p_Result_3_fu_635_p2[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_3_reg_1019[3]_i_1 
       (.I0(\p_Result_3_reg_1019[3]_i_2_n_0 ),
        .I1(lshr_ln414_2_reg_993[3]),
        .I2(p_Result_1_fu_594_p2[3]),
        .O(p_Result_3_fu_635_p2[3]));
  LUT5 #(
    .INIT(32'h00005700)) 
    \p_Result_3_reg_1019[3]_i_2 
       (.I0(sub_ln674_4_reg_983[2]),
        .I1(sub_ln674_4_reg_983[1]),
        .I2(sub_ln674_4_reg_983[0]),
        .I3(lshr_ln674_1_reg_988[3]),
        .I4(sub_ln674_4_reg_983[3]),
        .O(\p_Result_3_reg_1019[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \p_Result_3_reg_1019[4]_i_1 
       (.I0(lshr_ln674_1_reg_988[4]),
        .I1(sub_ln674_4_reg_983[3]),
        .I2(sub_ln674_4_reg_983[2]),
        .I3(lshr_ln414_2_reg_993[4]),
        .I4(p_Result_1_fu_594_p2[4]),
        .O(p_Result_3_fu_635_p2[4]));
  LUT6 #(
    .INIT(64'h2A00FFFF2A000000)) 
    \p_Result_3_reg_1019[5]_i_1 
       (.I0(\p_Result_3_reg_1019[5]_i_2_n_0 ),
        .I1(sub_ln674_4_reg_983[1]),
        .I2(sub_ln674_4_reg_983[0]),
        .I3(lshr_ln674_1_reg_988[5]),
        .I4(lshr_ln414_2_reg_993[5]),
        .I5(p_Result_1_fu_594_p2[5]),
        .O(p_Result_3_fu_635_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_Result_3_reg_1019[5]_i_2 
       (.I0(sub_ln674_4_reg_983[2]),
        .I1(sub_ln674_4_reg_983[3]),
        .O(\p_Result_3_reg_1019[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \p_Result_3_reg_1019[6]_i_1 
       (.I0(lshr_ln674_1_reg_988[6]),
        .I1(sub_ln674_4_reg_983[2]),
        .I2(sub_ln674_4_reg_983[3]),
        .I3(sub_ln674_4_reg_983[1]),
        .I4(lshr_ln414_2_reg_993[6]),
        .I5(p_Result_1_fu_594_p2[6]),
        .O(p_Result_3_fu_635_p2[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_3_reg_1019[7]_i_1 
       (.I0(\p_Result_3_reg_1019[7]_i_2_n_0 ),
        .I1(lshr_ln414_2_reg_993[7]),
        .I2(p_Result_1_fu_594_p2[7]),
        .O(p_Result_3_fu_635_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Result_3_reg_1019[7]_i_2 
       (.I0(lshr_ln674_1_reg_988[7]),
        .I1(sub_ln674_4_reg_983[0]),
        .I2(sub_ln674_4_reg_983[1]),
        .I3(sub_ln674_4_reg_983[2]),
        .I4(sub_ln674_4_reg_983[3]),
        .O(\p_Result_3_reg_1019[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[8]_i_1 
       (.I0(shl_ln414_2_reg_971[23]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[8]),
        .I3(and_ln414_3_reg_977[8]),
        .I4(grp_load_fu_162_p1[8]),
        .I5(lshr_ln414_2_reg_993[8]),
        .O(p_Result_3_fu_635_p2[8]));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \p_Result_3_reg_1019[9]_i_1 
       (.I0(shl_ln414_2_reg_971[22]),
        .I1(icmp_ln414_1_reg_907_pp0_iter3_reg),
        .I2(shl_ln414_2_reg_971[9]),
        .I3(and_ln414_3_reg_977[9]),
        .I4(grp_load_fu_162_p1[9]),
        .I5(lshr_ln414_2_reg_993[9]),
        .O(p_Result_3_fu_635_p2[9]));
  FDRE \p_Result_3_reg_1019_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[0]),
        .Q(p_Result_3_reg_1019[0]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[10] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[10]),
        .Q(p_Result_3_reg_1019[10]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[11] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[11]),
        .Q(p_Result_3_reg_1019[11]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[12] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[12]),
        .Q(p_Result_3_reg_1019[12]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[13] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[13]),
        .Q(p_Result_3_reg_1019[13]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[14] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[14]),
        .Q(p_Result_3_reg_1019[14]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[15] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[15]),
        .Q(p_Result_3_reg_1019[15]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[16] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[16]),
        .Q(p_Result_3_reg_1019[16]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[17] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[17]),
        .Q(p_Result_3_reg_1019[17]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[18] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[18]),
        .Q(p_Result_3_reg_1019[18]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[19] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[19]),
        .Q(p_Result_3_reg_1019[19]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[1]),
        .Q(p_Result_3_reg_1019[1]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[20] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[20]),
        .Q(p_Result_3_reg_1019[20]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[21] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[21]),
        .Q(p_Result_3_reg_1019[21]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[22] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[22]),
        .Q(p_Result_3_reg_1019[22]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[23] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[23]),
        .Q(p_Result_3_reg_1019[23]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[24] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[24]),
        .Q(p_Result_3_reg_1019[24]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[25] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[25]),
        .Q(p_Result_3_reg_1019[25]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[26] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[26]),
        .Q(p_Result_3_reg_1019[26]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[27] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[27]),
        .Q(p_Result_3_reg_1019[27]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[28] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[28]),
        .Q(p_Result_3_reg_1019[28]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[29] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[29]),
        .Q(p_Result_3_reg_1019[29]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[2]),
        .Q(p_Result_3_reg_1019[2]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[30] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[30]),
        .Q(p_Result_3_reg_1019[30]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[31] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[31]),
        .Q(p_Result_3_reg_1019[31]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[3]),
        .Q(p_Result_3_reg_1019[3]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[4]),
        .Q(p_Result_3_reg_1019[4]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[5]),
        .Q(p_Result_3_reg_1019[5]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[6]),
        .Q(p_Result_3_reg_1019[6]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[7]),
        .Q(p_Result_3_reg_1019[7]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[8] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[8]),
        .Q(p_Result_3_reg_1019[8]),
        .R(1'b0));
  FDRE \p_Result_3_reg_1019_reg[9] 
       (.C(ap_clk),
        .CE(p_Result_3_reg_10190),
        .D(p_Result_3_fu_635_p2[9]),
        .Q(p_Result_3_reg_1019[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[0]_i_1 
       (.I0(p_Val2_s_fu_98[0]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[0]),
        .O(grp_load_fu_162_p1[0]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[10]_i_1 
       (.I0(p_Val2_s_fu_98[10]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[10]),
        .O(grp_load_fu_162_p1[10]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[11]_i_1 
       (.I0(p_Val2_s_fu_98[11]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[11]),
        .O(grp_load_fu_162_p1[11]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[12]_i_1 
       (.I0(p_Val2_s_fu_98[12]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[12]),
        .O(grp_load_fu_162_p1[12]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[13]_i_1 
       (.I0(p_Val2_s_fu_98[13]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[13]),
        .O(grp_load_fu_162_p1[13]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[14]_i_1 
       (.I0(p_Val2_s_fu_98[14]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[14]),
        .O(grp_load_fu_162_p1[14]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[15]_i_1 
       (.I0(p_Val2_s_fu_98[15]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[15]),
        .O(grp_load_fu_162_p1[15]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[16]_i_1 
       (.I0(p_Val2_s_fu_98[16]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[16]),
        .O(grp_load_fu_162_p1[16]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[17]_i_1 
       (.I0(p_Val2_s_fu_98[17]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[17]),
        .O(grp_load_fu_162_p1[17]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[18]_i_1 
       (.I0(p_Val2_s_fu_98[18]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[18]),
        .O(grp_load_fu_162_p1[18]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[19]_i_1 
       (.I0(p_Val2_s_fu_98[19]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[19]),
        .O(grp_load_fu_162_p1[19]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[1]_i_1 
       (.I0(p_Val2_s_fu_98[1]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[1]),
        .O(grp_load_fu_162_p1[1]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[20]_i_1 
       (.I0(p_Val2_s_fu_98[20]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[20]),
        .O(grp_load_fu_162_p1[20]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[21]_i_1 
       (.I0(p_Val2_s_fu_98[21]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[21]),
        .O(grp_load_fu_162_p1[21]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[22]_i_1 
       (.I0(p_Val2_s_fu_98[22]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[22]),
        .O(grp_load_fu_162_p1[22]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[23]_i_1 
       (.I0(p_Val2_s_fu_98[23]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[23]),
        .O(grp_load_fu_162_p1[23]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[24]_i_1 
       (.I0(p_Val2_s_fu_98[24]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[24]),
        .O(grp_load_fu_162_p1[24]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[25]_i_1 
       (.I0(p_Val2_s_fu_98[25]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[25]),
        .O(grp_load_fu_162_p1[25]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[26]_i_1 
       (.I0(p_Val2_s_fu_98[26]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[26]),
        .O(grp_load_fu_162_p1[26]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[27]_i_1 
       (.I0(p_Val2_s_fu_98[27]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[27]),
        .O(grp_load_fu_162_p1[27]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[28]_i_1 
       (.I0(p_Val2_s_fu_98[28]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[28]),
        .O(grp_load_fu_162_p1[28]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[29]_i_1 
       (.I0(p_Val2_s_fu_98[29]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[29]),
        .O(grp_load_fu_162_p1[29]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[2]_i_1 
       (.I0(p_Val2_s_fu_98[2]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[2]),
        .O(grp_load_fu_162_p1[2]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[30]_i_1 
       (.I0(p_Val2_s_fu_98[30]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[30]),
        .O(grp_load_fu_162_p1[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \p_Val2_load_reg_1009[31]_i_1 
       (.I0(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln390_1_reg_817_pp0_iter3_reg),
        .O(p_Val2_load_reg_10090));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[31]_i_2 
       (.I0(p_Val2_s_fu_98[31]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[31]),
        .O(grp_load_fu_162_p1[31]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[3]_i_1 
       (.I0(p_Val2_s_fu_98[3]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[3]),
        .O(grp_load_fu_162_p1[3]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[4]_i_1 
       (.I0(p_Val2_s_fu_98[4]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[4]),
        .O(grp_load_fu_162_p1[4]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[5]_i_1 
       (.I0(p_Val2_s_fu_98[5]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[5]),
        .O(grp_load_fu_162_p1[5]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[6]_i_1 
       (.I0(p_Val2_s_fu_98[6]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[6]),
        .O(grp_load_fu_162_p1[6]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[7]_i_1 
       (.I0(p_Val2_s_fu_98[7]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[7]),
        .O(grp_load_fu_162_p1[7]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[8]_i_1 
       (.I0(p_Val2_s_fu_98[8]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[8]),
        .O(grp_load_fu_162_p1[8]));
  LUT6 #(
    .INIT(64'hEFFFAAAA2000AAAA)) 
    \p_Val2_load_reg_1009[9]_i_1 
       (.I0(p_Val2_s_fu_98[9]),
        .I1(\icmp_ln426_reg_1036_reg_n_0_[0] ),
        .I2(icmp_ln390_reg_773),
        .I3(ap_CS_fsm_state18),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_sig_allocacmp_p_Val2_load[9]),
        .O(grp_load_fu_162_p1[9]));
  FDRE \p_Val2_load_reg_1009_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[0]),
        .Q(p_Val2_load_reg_1009[0]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[10]),
        .Q(p_Val2_load_reg_1009[10]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[11]),
        .Q(p_Val2_load_reg_1009[11]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[12]),
        .Q(p_Val2_load_reg_1009[12]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[13]),
        .Q(p_Val2_load_reg_1009[13]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[14]),
        .Q(p_Val2_load_reg_1009[14]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[15]),
        .Q(p_Val2_load_reg_1009[15]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[16]),
        .Q(p_Val2_load_reg_1009[16]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[17]),
        .Q(p_Val2_load_reg_1009[17]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[18]),
        .Q(p_Val2_load_reg_1009[18]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[19]),
        .Q(p_Val2_load_reg_1009[19]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[1]),
        .Q(p_Val2_load_reg_1009[1]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[20]),
        .Q(p_Val2_load_reg_1009[20]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[21]),
        .Q(p_Val2_load_reg_1009[21]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[22]),
        .Q(p_Val2_load_reg_1009[22]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[23]),
        .Q(p_Val2_load_reg_1009[23]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[24]),
        .Q(p_Val2_load_reg_1009[24]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[25]),
        .Q(p_Val2_load_reg_1009[25]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[26]),
        .Q(p_Val2_load_reg_1009[26]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[27]),
        .Q(p_Val2_load_reg_1009[27]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[28]),
        .Q(p_Val2_load_reg_1009[28]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[29]),
        .Q(p_Val2_load_reg_1009[29]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[2]),
        .Q(p_Val2_load_reg_1009[2]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[30]),
        .Q(p_Val2_load_reg_1009[30]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[31]),
        .Q(p_Val2_load_reg_1009[31]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[3]),
        .Q(p_Val2_load_reg_1009[3]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[4]),
        .Q(p_Val2_load_reg_1009[4]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[5]),
        .Q(p_Val2_load_reg_1009[5]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[6]),
        .Q(p_Val2_load_reg_1009[6]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[7]),
        .Q(p_Val2_load_reg_1009[7]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[8]),
        .Q(p_Val2_load_reg_1009[8]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_1009_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_10090),
        .D(grp_load_fu_162_p1[9]),
        .Q(p_Val2_load_reg_1009[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[0]_i_1 
       (.I0(\p_Val2_s_fu_98[0]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[0]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[0]),
        .O(ap_sig_allocacmp_p_Val2_load[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[0]_i_2 
       (.I0(shl_ln414_reg_1024[31]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[0]),
        .I3(and_ln414_reg_1030[0]),
        .I4(p_Val2_load_reg_1009[0]),
        .O(\p_Val2_s_fu_98[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[10]_i_1 
       (.I0(\p_Val2_s_fu_98[10]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[10]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[10]),
        .O(ap_sig_allocacmp_p_Val2_load[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[10]_i_2 
       (.I0(shl_ln414_reg_1024[21]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[10]),
        .I3(and_ln414_reg_1030[10]),
        .I4(p_Val2_load_reg_1009[10]),
        .O(\p_Val2_s_fu_98[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[11]_i_1 
       (.I0(\p_Val2_s_fu_98[11]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[11]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[11]),
        .O(ap_sig_allocacmp_p_Val2_load[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[11]_i_2 
       (.I0(shl_ln414_reg_1024[20]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[11]),
        .I3(and_ln414_reg_1030[11]),
        .I4(p_Val2_load_reg_1009[11]),
        .O(\p_Val2_s_fu_98[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[12]_i_1 
       (.I0(\p_Val2_s_fu_98[12]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[12]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[12]),
        .O(ap_sig_allocacmp_p_Val2_load[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[12]_i_2 
       (.I0(shl_ln414_reg_1024[19]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[12]),
        .I3(and_ln414_reg_1030[12]),
        .I4(p_Val2_load_reg_1009[12]),
        .O(\p_Val2_s_fu_98[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[13]_i_1 
       (.I0(\p_Val2_s_fu_98[13]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[13]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[13]),
        .O(ap_sig_allocacmp_p_Val2_load[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[13]_i_2 
       (.I0(shl_ln414_reg_1024[18]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[13]),
        .I3(and_ln414_reg_1030[13]),
        .I4(p_Val2_load_reg_1009[13]),
        .O(\p_Val2_s_fu_98[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[14]_i_1 
       (.I0(\p_Val2_s_fu_98[14]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[14]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[14]),
        .O(ap_sig_allocacmp_p_Val2_load[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[14]_i_2 
       (.I0(shl_ln414_reg_1024[17]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[14]),
        .I3(and_ln414_reg_1030[14]),
        .I4(p_Val2_load_reg_1009[14]),
        .O(\p_Val2_s_fu_98[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[15]_i_1 
       (.I0(\p_Val2_s_fu_98[15]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[15]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[15]),
        .O(ap_sig_allocacmp_p_Val2_load[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[15]_i_2 
       (.I0(shl_ln414_reg_1024[16]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[15]),
        .I3(and_ln414_reg_1030[15]),
        .I4(p_Val2_load_reg_1009[15]),
        .O(\p_Val2_s_fu_98[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[16]_i_1 
       (.I0(\p_Val2_s_fu_98[16]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[16]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[16]),
        .O(ap_sig_allocacmp_p_Val2_load[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[16]_i_2 
       (.I0(shl_ln414_reg_1024[15]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[16]),
        .I3(and_ln414_reg_1030[16]),
        .I4(p_Val2_load_reg_1009[16]),
        .O(\p_Val2_s_fu_98[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[17]_i_1 
       (.I0(\p_Val2_s_fu_98[17]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[17]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[17]),
        .O(ap_sig_allocacmp_p_Val2_load[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[17]_i_2 
       (.I0(shl_ln414_reg_1024[14]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[17]),
        .I3(and_ln414_reg_1030[17]),
        .I4(p_Val2_load_reg_1009[17]),
        .O(\p_Val2_s_fu_98[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[18]_i_1 
       (.I0(\p_Val2_s_fu_98[18]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[18]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[18]),
        .O(ap_sig_allocacmp_p_Val2_load[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[18]_i_2 
       (.I0(shl_ln414_reg_1024[13]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[18]),
        .I3(and_ln414_reg_1030[18]),
        .I4(p_Val2_load_reg_1009[18]),
        .O(\p_Val2_s_fu_98[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[19]_i_1 
       (.I0(\p_Val2_s_fu_98[19]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[19]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[19]),
        .O(ap_sig_allocacmp_p_Val2_load[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[19]_i_2 
       (.I0(shl_ln414_reg_1024[12]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[19]),
        .I3(and_ln414_reg_1030[19]),
        .I4(p_Val2_load_reg_1009[19]),
        .O(\p_Val2_s_fu_98[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[1]_i_1 
       (.I0(\p_Val2_s_fu_98[1]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[1]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[1]),
        .O(ap_sig_allocacmp_p_Val2_load[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[1]_i_2 
       (.I0(shl_ln414_reg_1024[30]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[1]),
        .I3(and_ln414_reg_1030[1]),
        .I4(p_Val2_load_reg_1009[1]),
        .O(\p_Val2_s_fu_98[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[20]_i_1 
       (.I0(\p_Val2_s_fu_98[20]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[20]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[20]),
        .O(ap_sig_allocacmp_p_Val2_load[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[20]_i_2 
       (.I0(shl_ln414_reg_1024[11]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[20]),
        .I3(and_ln414_reg_1030[20]),
        .I4(p_Val2_load_reg_1009[20]),
        .O(\p_Val2_s_fu_98[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[21]_i_1 
       (.I0(\p_Val2_s_fu_98[21]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[21]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[21]),
        .O(ap_sig_allocacmp_p_Val2_load[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[21]_i_2 
       (.I0(shl_ln414_reg_1024[10]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[21]),
        .I3(and_ln414_reg_1030[21]),
        .I4(p_Val2_load_reg_1009[21]),
        .O(\p_Val2_s_fu_98[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[22]_i_1 
       (.I0(\p_Val2_s_fu_98[22]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[22]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[22]),
        .O(ap_sig_allocacmp_p_Val2_load[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[22]_i_2 
       (.I0(shl_ln414_reg_1024[9]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[22]),
        .I3(and_ln414_reg_1030[22]),
        .I4(p_Val2_load_reg_1009[22]),
        .O(\p_Val2_s_fu_98[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[23]_i_1 
       (.I0(\p_Val2_s_fu_98[23]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[23]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[23]),
        .O(ap_sig_allocacmp_p_Val2_load[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[23]_i_2 
       (.I0(shl_ln414_reg_1024[8]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[23]),
        .I3(and_ln414_reg_1030[23]),
        .I4(p_Val2_load_reg_1009[23]),
        .O(\p_Val2_s_fu_98[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[24]_i_1 
       (.I0(\p_Val2_s_fu_98[24]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[24]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[24]),
        .O(ap_sig_allocacmp_p_Val2_load[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[24]_i_2 
       (.I0(shl_ln414_reg_1024[7]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[24]),
        .I3(and_ln414_reg_1030[24]),
        .I4(p_Val2_load_reg_1009[24]),
        .O(\p_Val2_s_fu_98[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[25]_i_1 
       (.I0(\p_Val2_s_fu_98[25]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[25]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[25]),
        .O(ap_sig_allocacmp_p_Val2_load[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[25]_i_2 
       (.I0(shl_ln414_reg_1024[6]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[25]),
        .I3(and_ln414_reg_1030[25]),
        .I4(p_Val2_load_reg_1009[25]),
        .O(\p_Val2_s_fu_98[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[26]_i_1 
       (.I0(\p_Val2_s_fu_98[26]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[26]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[26]),
        .O(ap_sig_allocacmp_p_Val2_load[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[26]_i_2 
       (.I0(shl_ln414_reg_1024[5]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[26]),
        .I3(and_ln414_reg_1030[26]),
        .I4(p_Val2_load_reg_1009[26]),
        .O(\p_Val2_s_fu_98[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[27]_i_1 
       (.I0(\p_Val2_s_fu_98[27]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[27]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[27]),
        .O(ap_sig_allocacmp_p_Val2_load[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[27]_i_2 
       (.I0(shl_ln414_reg_1024[4]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[27]),
        .I3(and_ln414_reg_1030[27]),
        .I4(p_Val2_load_reg_1009[27]),
        .O(\p_Val2_s_fu_98[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[28]_i_1 
       (.I0(\p_Val2_s_fu_98[28]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[28]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[28]),
        .O(ap_sig_allocacmp_p_Val2_load[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[28]_i_2 
       (.I0(shl_ln414_reg_1024[3]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[28]),
        .I3(and_ln414_reg_1030[28]),
        .I4(p_Val2_load_reg_1009[28]),
        .O(\p_Val2_s_fu_98[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[29]_i_1 
       (.I0(\p_Val2_s_fu_98[29]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[29]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[29]),
        .O(ap_sig_allocacmp_p_Val2_load[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[29]_i_2 
       (.I0(shl_ln414_reg_1024[2]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[29]),
        .I3(and_ln414_reg_1030[29]),
        .I4(p_Val2_load_reg_1009[29]),
        .O(\p_Val2_s_fu_98[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[2]_i_1 
       (.I0(\p_Val2_s_fu_98[2]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[2]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[2]),
        .O(ap_sig_allocacmp_p_Val2_load[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[2]_i_2 
       (.I0(shl_ln414_reg_1024[29]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[2]),
        .I3(and_ln414_reg_1030[2]),
        .I4(p_Val2_load_reg_1009[2]),
        .O(\p_Val2_s_fu_98[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[30]_i_1 
       (.I0(\p_Val2_s_fu_98[30]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[30]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[30]),
        .O(ap_sig_allocacmp_p_Val2_load[30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[30]_i_2 
       (.I0(shl_ln414_reg_1024[1]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[30]),
        .I3(and_ln414_reg_1030[30]),
        .I4(p_Val2_load_reg_1009[30]),
        .O(\p_Val2_s_fu_98[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_fu_98[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter5_reg_n_0),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .O(p_Val2_s_fu_980));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[31]_i_2 
       (.I0(\p_Val2_s_fu_98[31]_i_3_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[31]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[31]),
        .O(ap_sig_allocacmp_p_Val2_load[31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[31]_i_3 
       (.I0(shl_ln414_reg_1024[0]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[31]),
        .I3(and_ln414_reg_1030[31]),
        .I4(p_Val2_load_reg_1009[31]),
        .O(\p_Val2_s_fu_98[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[3]_i_1 
       (.I0(\p_Val2_s_fu_98[3]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[3]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[3]),
        .O(ap_sig_allocacmp_p_Val2_load[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[3]_i_2 
       (.I0(shl_ln414_reg_1024[28]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[3]),
        .I3(and_ln414_reg_1030[3]),
        .I4(p_Val2_load_reg_1009[3]),
        .O(\p_Val2_s_fu_98[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[4]_i_1 
       (.I0(\p_Val2_s_fu_98[4]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[4]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[4]),
        .O(ap_sig_allocacmp_p_Val2_load[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[4]_i_2 
       (.I0(shl_ln414_reg_1024[27]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[4]),
        .I3(and_ln414_reg_1030[4]),
        .I4(p_Val2_load_reg_1009[4]),
        .O(\p_Val2_s_fu_98[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[5]_i_1 
       (.I0(\p_Val2_s_fu_98[5]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[5]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[5]),
        .O(ap_sig_allocacmp_p_Val2_load[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[5]_i_2 
       (.I0(shl_ln414_reg_1024[26]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[5]),
        .I3(and_ln414_reg_1030[5]),
        .I4(p_Val2_load_reg_1009[5]),
        .O(\p_Val2_s_fu_98[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[6]_i_1 
       (.I0(\p_Val2_s_fu_98[6]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[6]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[6]),
        .O(ap_sig_allocacmp_p_Val2_load[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[6]_i_2 
       (.I0(shl_ln414_reg_1024[25]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[6]),
        .I3(and_ln414_reg_1030[6]),
        .I4(p_Val2_load_reg_1009[6]),
        .O(\p_Val2_s_fu_98[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[7]_i_1 
       (.I0(\p_Val2_s_fu_98[7]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[7]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[7]),
        .O(ap_sig_allocacmp_p_Val2_load[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[7]_i_2 
       (.I0(shl_ln414_reg_1024[24]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[7]),
        .I3(and_ln414_reg_1030[7]),
        .I4(p_Val2_load_reg_1009[7]),
        .O(\p_Val2_s_fu_98[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[8]_i_1 
       (.I0(\p_Val2_s_fu_98[8]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[8]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[8]),
        .O(ap_sig_allocacmp_p_Val2_load[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[8]_i_2 
       (.I0(shl_ln414_reg_1024[23]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[8]),
        .I3(and_ln414_reg_1030[8]),
        .I4(p_Val2_load_reg_1009[8]),
        .O(\p_Val2_s_fu_98[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_s_fu_98[9]_i_1 
       (.I0(\p_Val2_s_fu_98[9]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840_pp0_iter4_reg),
        .I2(p_Result_1_reg_1014[9]),
        .I3(icmp_ln416_reg_852_pp0_iter4_reg),
        .I4(p_Result_3_reg_1019[9]),
        .O(ap_sig_allocacmp_p_Val2_load[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \p_Val2_s_fu_98[9]_i_2 
       (.I0(shl_ln414_reg_1024[22]),
        .I1(icmp_ln414_reg_955_pp0_iter4_reg),
        .I2(shl_ln414_reg_1024[9]),
        .I3(and_ln414_reg_1030[9]),
        .I4(p_Val2_load_reg_1009[9]),
        .O(\p_Val2_s_fu_98[9]_i_2_n_0 ));
  FDRE \p_Val2_s_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[0]),
        .Q(p_Val2_s_fu_98[0]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[10]),
        .Q(p_Val2_s_fu_98[10]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[11]),
        .Q(p_Val2_s_fu_98[11]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[12]),
        .Q(p_Val2_s_fu_98[12]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[13]),
        .Q(p_Val2_s_fu_98[13]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[14]),
        .Q(p_Val2_s_fu_98[14]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[15]),
        .Q(p_Val2_s_fu_98[15]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[16]),
        .Q(p_Val2_s_fu_98[16]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[17]),
        .Q(p_Val2_s_fu_98[17]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[18]),
        .Q(p_Val2_s_fu_98[18]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[19]),
        .Q(p_Val2_s_fu_98[19]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[1]),
        .Q(p_Val2_s_fu_98[1]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[20]),
        .Q(p_Val2_s_fu_98[20]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[21]),
        .Q(p_Val2_s_fu_98[21]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[22]),
        .Q(p_Val2_s_fu_98[22]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[23]),
        .Q(p_Val2_s_fu_98[23]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[24]),
        .Q(p_Val2_s_fu_98[24]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[25]),
        .Q(p_Val2_s_fu_98[25]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[26]),
        .Q(p_Val2_s_fu_98[26]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[27]),
        .Q(p_Val2_s_fu_98[27]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[28]),
        .Q(p_Val2_s_fu_98[28]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[29]),
        .Q(p_Val2_s_fu_98[29]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[2]),
        .Q(p_Val2_s_fu_98[2]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[30]),
        .Q(p_Val2_s_fu_98[30]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[31]),
        .Q(p_Val2_s_fu_98[31]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[3]),
        .Q(p_Val2_s_fu_98[3]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[4]),
        .Q(p_Val2_s_fu_98[4]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[5]),
        .Q(p_Val2_s_fu_98[5]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[6]),
        .Q(p_Val2_s_fu_98[6]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[7]),
        .Q(p_Val2_s_fu_98[7]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[8]),
        .Q(p_Val2_s_fu_98[8]),
        .R(1'b0));
  FDRE \p_Val2_s_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(ap_sig_allocacmp_p_Val2_load[9]),
        .Q(p_Val2_s_fu_98[9]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[17]),
        .Q(rows_reg_746[17]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[18]),
        .Q(rows_reg_746[18]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[19]),
        .Q(rows_reg_746[19]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[20]),
        .Q(rows_reg_746[20]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[21]),
        .Q(rows_reg_746[21]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[22]),
        .Q(rows_reg_746[22]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[23]),
        .Q(rows_reg_746[23]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[24]),
        .Q(rows_reg_746[24]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[25]),
        .Q(rows_reg_746[25]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[26]),
        .Q(rows_reg_746[26]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[27]),
        .Q(rows_reg_746[27]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[28]),
        .Q(rows_reg_746[28]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[29]),
        .Q(rows_reg_746[29]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[30]),
        .Q(rows_reg_746[30]),
        .R(1'b0));
  FDRE \rows_reg_746_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcMat_1_c_dout[31]),
        .Q(rows_reg_746[31]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \shl_ln414_2_reg_971[0]_i_1 
       (.I0(\shl_ln414_2_reg_971[0]_i_2_n_0 ),
        .I1(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I2(tmp_V_reg_894[0]),
        .I3(sub_ln414_3_reg_926[5]),
        .I4(sub_ln674_reg_902[3]),
        .I5(\shl_ln414_2_reg_971[0]_i_4_n_0 ),
        .O(\shl_ln414_2_reg_971[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \shl_ln414_2_reg_971[0]_i_2 
       (.I0(trunc_ln414_2_reg_915[1]),
        .I1(sub_ln414_3_reg_926[1]),
        .I2(icmp_ln414_1_reg_907),
        .O(\shl_ln414_2_reg_971[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \shl_ln414_2_reg_971[0]_i_3 
       (.I0(trunc_ln414_2_reg_915[0]),
        .I1(sub_ln414_3_reg_926[0]),
        .I2(icmp_ln414_1_reg_907),
        .O(\shl_ln414_2_reg_971[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln414_2_reg_971[0]_i_4 
       (.I0(sub_ln414_3_reg_926[2]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[2]),
        .O(\shl_ln414_2_reg_971[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB800)) 
    \shl_ln414_2_reg_971[14]_i_1 
       (.I0(sub_ln414_3_reg_926[4]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[4]),
        .I3(and_ln414_3_reg_9770),
        .O(\shl_ln414_2_reg_971[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000A0080808A80)) 
    \shl_ln414_2_reg_971[15]_i_1 
       (.I0(\shl_ln414_2_reg_971[7]_i_2_n_0 ),
        .I1(sub_ln414_3_reg_926[3]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[3]),
        .I4(trunc_ln414_2_reg_915[4]),
        .I5(sub_ln414_3_reg_926[4]),
        .O(shl_ln414_2_fu_463_p2[15]));
  LUT6 #(
    .INIT(64'h3433344404000444)) 
    \shl_ln414_2_reg_971[16]_i_1 
       (.I0(\shl_ln414_2_reg_971[16]_i_2_n_0 ),
        .I1(\shl_ln414_2_reg_971[22]_i_3_n_0 ),
        .I2(sub_ln414_3_reg_926[4]),
        .I3(icmp_ln414_1_reg_907),
        .I4(trunc_ln414_2_reg_915[4]),
        .I5(\shl_ln414_2_reg_971[0]_i_1_n_0 ),
        .O(shl_ln414_2_fu_463_p2[16]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \shl_ln414_2_reg_971[16]_i_2 
       (.I0(\shl_ln414_2_reg_971[20]_i_5_n_0 ),
        .I1(sub_ln414_3_reg_926[2]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[2]),
        .I4(\shl_ln414_2_reg_971[20]_i_6_n_0 ),
        .O(\shl_ln414_2_reg_971[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00004540303F4540)) 
    \shl_ln414_2_reg_971[17]_i_1 
       (.I0(\shl_ln414_2_reg_971[17]_i_2_n_0 ),
        .I1(sub_ln414_3_reg_926[4]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(\shl_ln414_2_reg_971[22]_i_3_n_0 ),
        .I5(\shl_ln414_2_reg_971[17]_i_3_n_0 ),
        .O(shl_ln414_2_fu_463_p2[17]));
  LUT6 #(
    .INIT(64'hFFFFFCFCFFFAFFFA)) 
    \shl_ln414_2_reg_971[17]_i_2 
       (.I0(trunc_ln414_2_reg_915[2]),
        .I1(sub_ln414_3_reg_926[2]),
        .I2(\shl_ln414_2_reg_971[17]_i_4_n_0 ),
        .I3(trunc_ln414_2_reg_915[1]),
        .I4(sub_ln414_3_reg_926[1]),
        .I5(icmp_ln414_1_reg_907),
        .O(\shl_ln414_2_reg_971[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \shl_ln414_2_reg_971[17]_i_3 
       (.I0(\shl_ln414_2_reg_971[21]_i_5_n_0 ),
        .I1(sub_ln414_3_reg_926[2]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[2]),
        .I4(\shl_ln414_2_reg_971[17]_i_5_n_0 ),
        .O(\shl_ln414_2_reg_971[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \shl_ln414_2_reg_971[17]_i_4 
       (.I0(sub_ln674_reg_902[3]),
        .I1(sub_ln414_3_reg_926[5]),
        .I2(tmp_V_reg_894[0]),
        .I3(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I4(\shl_ln414_2_reg_971[21]_i_7_n_0 ),
        .O(\shl_ln414_2_reg_971[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hAEBF)) 
    \shl_ln414_2_reg_971[17]_i_5 
       (.I0(\shl_ln414_2_reg_971[21]_i_6_n_0 ),
        .I1(icmp_ln414_1_reg_907),
        .I2(sub_ln414_3_reg_926[1]),
        .I3(trunc_ln414_2_reg_915[1]),
        .O(\shl_ln414_2_reg_971[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80303F8A80)) 
    \shl_ln414_2_reg_971[18]_i_1 
       (.I0(\shl_ln414_2_reg_971[2]_i_1_n_0 ),
        .I1(sub_ln414_3_reg_926[4]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(\shl_ln414_2_reg_971[22]_i_3_n_0 ),
        .I5(\shl_ln414_2_reg_971[18]_i_2_n_0 ),
        .O(shl_ln414_2_fu_463_p2[18]));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8BBBBBB)) 
    \shl_ln414_2_reg_971[18]_i_2 
       (.I0(\shl_ln414_2_reg_971[22]_i_5_n_0 ),
        .I1(\shl_ln414_2_reg_971[0]_i_4_n_0 ),
        .I2(\shl_ln414_2_reg_971[18]_i_3_n_0 ),
        .I3(icmp_ln414_1_reg_907),
        .I4(sub_ln414_3_reg_926[1]),
        .I5(trunc_ln414_2_reg_915[1]),
        .O(\shl_ln414_2_reg_971[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \shl_ln414_2_reg_971[18]_i_3 
       (.I0(sub_ln674_reg_902[1]),
        .I1(sub_ln674_reg_902[0]),
        .I2(\shl_ln414_2_reg_971[21]_i_8_n_0 ),
        .I3(tmp_V_reg_894[7]),
        .I4(sub_ln414_3_reg_926[5]),
        .I5(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .O(\shl_ln414_2_reg_971[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80303F8A80)) 
    \shl_ln414_2_reg_971[19]_i_1 
       (.I0(\shl_ln414_2_reg_971[3]_i_1_n_0 ),
        .I1(sub_ln414_3_reg_926[4]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(\shl_ln414_2_reg_971[22]_i_3_n_0 ),
        .I5(\shl_ln414_2_reg_971[19]_i_2_n_0 ),
        .O(shl_ln414_2_fu_463_p2[19]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    \shl_ln414_2_reg_971[19]_i_2 
       (.I0(trunc_ln414_2_reg_915[2]),
        .I1(icmp_ln414_1_reg_907),
        .I2(sub_ln414_3_reg_926[2]),
        .I3(\shl_ln414_2_reg_971[7]_i_4_n_0 ),
        .O(\shl_ln414_2_reg_971[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000034447)) 
    \shl_ln414_2_reg_971[1]_i_1 
       (.I0(sub_ln414_3_reg_926[3]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[3]),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(sub_ln414_3_reg_926[4]),
        .I5(\shl_ln414_2_reg_971[17]_i_2_n_0 ),
        .O(\shl_ln414_2_reg_971[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00004540303F4540)) 
    \shl_ln414_2_reg_971[20]_i_1 
       (.I0(\shl_ln414_2_reg_971[20]_i_2_n_0 ),
        .I1(sub_ln414_3_reg_926[4]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(\shl_ln414_2_reg_971[22]_i_3_n_0 ),
        .I5(\shl_ln414_2_reg_971[20]_i_3_n_0 ),
        .O(shl_ln414_2_fu_463_p2[20]));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \shl_ln414_2_reg_971[20]_i_2 
       (.I0(\shl_ln414_2_reg_971[0]_i_2_n_0 ),
        .I1(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I2(tmp_V_reg_894[0]),
        .I3(\shl_ln414_2_reg_971[20]_i_4_n_0 ),
        .I4(\shl_ln414_2_reg_971[0]_i_4_n_0 ),
        .I5(\shl_ln414_2_reg_971[20]_i_5_n_0 ),
        .O(\shl_ln414_2_reg_971[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \shl_ln414_2_reg_971[20]_i_3 
       (.I0(\shl_ln414_2_reg_971[20]_i_6_n_0 ),
        .I1(trunc_ln414_2_reg_915[2]),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[2]),
        .O(\shl_ln414_2_reg_971[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \shl_ln414_2_reg_971[20]_i_4 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(sub_ln674_reg_902[3]),
        .O(\shl_ln414_2_reg_971[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFBBA088)) 
    \shl_ln414_2_reg_971[20]_i_5 
       (.I0(\shl_ln414_2_reg_971[2]_i_3_n_0 ),
        .I1(trunc_ln414_2_reg_915[1]),
        .I2(sub_ln414_3_reg_926[1]),
        .I3(icmp_ln414_1_reg_907),
        .I4(\shl_ln414_2_reg_971[22]_i_7_n_0 ),
        .O(\shl_ln414_2_reg_971[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8BBBBBB)) 
    \shl_ln414_2_reg_971[20]_i_6 
       (.I0(\shl_ln414_2_reg_971[22]_i_8_n_0 ),
        .I1(\shl_ln414_2_reg_971[0]_i_2_n_0 ),
        .I2(\shl_ln414_2_reg_971[22]_i_6_n_0 ),
        .I3(icmp_ln414_1_reg_907),
        .I4(sub_ln414_3_reg_926[0]),
        .I5(trunc_ln414_2_reg_915[0]),
        .O(\shl_ln414_2_reg_971[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00004540303F4540)) 
    \shl_ln414_2_reg_971[21]_i_1 
       (.I0(\shl_ln414_2_reg_971[21]_i_2_n_0 ),
        .I1(sub_ln414_3_reg_926[4]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(\shl_ln414_2_reg_971[22]_i_3_n_0 ),
        .I5(\shl_ln414_2_reg_971[21]_i_3_n_0 ),
        .O(shl_ln414_2_fu_463_p2[21]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \shl_ln414_2_reg_971[21]_i_2 
       (.I0(\shl_ln414_2_reg_971[21]_i_4_n_0 ),
        .I1(sub_ln414_3_reg_926[2]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[2]),
        .I4(\shl_ln414_2_reg_971[21]_i_5_n_0 ),
        .O(\shl_ln414_2_reg_971[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF3F3F5FFFFFFF5FF)) 
    \shl_ln414_2_reg_971[21]_i_3 
       (.I0(trunc_ln414_2_reg_915[1]),
        .I1(sub_ln414_3_reg_926[1]),
        .I2(\shl_ln414_2_reg_971[21]_i_6_n_0 ),
        .I3(trunc_ln414_2_reg_915[2]),
        .I4(icmp_ln414_1_reg_907),
        .I5(sub_ln414_3_reg_926[2]),
        .O(\shl_ln414_2_reg_971[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEAEFE)) 
    \shl_ln414_2_reg_971[21]_i_4 
       (.I0(\shl_ln414_2_reg_971[0]_i_2_n_0 ),
        .I1(\shl_ln414_2_reg_971[21]_i_7_n_0 ),
        .I2(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I3(tmp_V_reg_894[0]),
        .I4(sub_ln414_3_reg_926[5]),
        .I5(sub_ln674_reg_902[3]),
        .O(\shl_ln414_2_reg_971[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFBBA088)) 
    \shl_ln414_2_reg_971[21]_i_5 
       (.I0(\shl_ln414_2_reg_971[7]_i_5_n_0 ),
        .I1(trunc_ln414_2_reg_915[1]),
        .I2(sub_ln414_3_reg_926[1]),
        .I3(icmp_ln414_1_reg_907),
        .I4(\shl_ln414_2_reg_971[7]_i_6_n_0 ),
        .O(\shl_ln414_2_reg_971[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \shl_ln414_2_reg_971[21]_i_6 
       (.I0(\shl_ln414_2_reg_971[21]_i_8_n_0 ),
        .I1(sub_ln414_3_reg_926[5]),
        .I2(tmp_V_reg_894[6]),
        .I3(sub_ln674_reg_902[1]),
        .I4(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I5(\shl_ln414_2_reg_971[22]_i_6_n_0 ),
        .O(\shl_ln414_2_reg_971[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFDFDFDFDFDFD)) 
    \shl_ln414_2_reg_971[21]_i_7 
       (.I0(tmp_V_reg_894[1]),
        .I1(sub_ln414_3_reg_926[5]),
        .I2(sub_ln674_reg_902[3]),
        .I3(sub_ln674_reg_902[0]),
        .I4(sub_ln674_reg_902[2]),
        .I5(sub_ln674_reg_902[1]),
        .O(\shl_ln414_2_reg_971[21]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \shl_ln414_2_reg_971[21]_i_8 
       (.I0(sub_ln674_reg_902[2]),
        .I1(sub_ln674_reg_902[3]),
        .O(\shl_ln414_2_reg_971[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00004540303F4540)) 
    \shl_ln414_2_reg_971[22]_i_1 
       (.I0(\shl_ln414_2_reg_971[22]_i_2_n_0 ),
        .I1(sub_ln414_3_reg_926[4]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(\shl_ln414_2_reg_971[22]_i_3_n_0 ),
        .I5(\shl_ln414_2_reg_971[22]_i_4_n_0 ),
        .O(shl_ln414_2_fu_463_p2[22]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \shl_ln414_2_reg_971[22]_i_2 
       (.I0(\shl_ln414_2_reg_971[2]_i_2_n_0 ),
        .I1(sub_ln414_3_reg_926[2]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[2]),
        .I4(\shl_ln414_2_reg_971[22]_i_5_n_0 ),
        .O(\shl_ln414_2_reg_971[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln414_2_reg_971[22]_i_3 
       (.I0(sub_ln414_3_reg_926[3]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[3]),
        .O(\shl_ln414_2_reg_971[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDFDDFFFFFFFFFFF)) 
    \shl_ln414_2_reg_971[22]_i_4 
       (.I0(\shl_ln414_2_reg_971[0]_i_2_n_0 ),
        .I1(\shl_ln414_2_reg_971[22]_i_6_n_0 ),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[0]),
        .I4(trunc_ln414_2_reg_915[0]),
        .I5(\shl_ln414_2_reg_971[0]_i_4_n_0 ),
        .O(\shl_ln414_2_reg_971[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFBBA088)) 
    \shl_ln414_2_reg_971[22]_i_5 
       (.I0(\shl_ln414_2_reg_971[22]_i_7_n_0 ),
        .I1(trunc_ln414_2_reg_915[1]),
        .I2(sub_ln414_3_reg_926[1]),
        .I3(icmp_ln414_1_reg_907),
        .I4(\shl_ln414_2_reg_971[22]_i_8_n_0 ),
        .O(\shl_ln414_2_reg_971[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \shl_ln414_2_reg_971[22]_i_6 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(tmp_V_reg_894[7]),
        .I2(sub_ln674_reg_902[2]),
        .I3(sub_ln674_reg_902[3]),
        .I4(sub_ln674_reg_902[0]),
        .I5(sub_ln674_reg_902[1]),
        .O(\shl_ln414_2_reg_971[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
    \shl_ln414_2_reg_971[22]_i_7 
       (.I0(\shl_ln414_2_reg_971[7]_i_7_n_0 ),
        .I1(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I2(sub_ln674_reg_902[3]),
        .I3(sub_ln674_reg_902[2]),
        .I4(tmp_V_reg_894[4]),
        .I5(sub_ln414_3_reg_926[5]),
        .O(\shl_ln414_2_reg_971[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
    \shl_ln414_2_reg_971[22]_i_8 
       (.I0(\shl_ln414_2_reg_971[7]_i_8_n_0 ),
        .I1(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I2(\shl_ln414_2_reg_971[21]_i_8_n_0 ),
        .I3(sub_ln414_3_reg_926[5]),
        .I4(tmp_V_reg_894[6]),
        .I5(sub_ln674_reg_902[1]),
        .O(\shl_ln414_2_reg_971[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0000808A808)) 
    \shl_ln414_2_reg_971[23]_i_1 
       (.I0(\shl_ln414_2_reg_971[7]_i_2_n_0 ),
        .I1(trunc_ln414_2_reg_915[4]),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[4]),
        .I4(sub_ln414_3_reg_926[3]),
        .I5(trunc_ln414_2_reg_915[3]),
        .O(shl_ln414_2_fu_463_p2[23]));
  LUT5 #(
    .INIT(32'hFD5D0151)) 
    \shl_ln414_2_reg_971[24]_i_1 
       (.I0(\shl_ln414_2_reg_971[16]_i_2_n_0 ),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[3]),
        .I4(\shl_ln414_2_reg_971[0]_i_1_n_0 ),
        .O(\shl_ln414_2_reg_971[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0151FD5D)) 
    \shl_ln414_2_reg_971[25]_i_1 
       (.I0(\shl_ln414_2_reg_971[17]_i_3_n_0 ),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[3]),
        .I4(\shl_ln414_2_reg_971[17]_i_2_n_0 ),
        .O(\shl_ln414_2_reg_971[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFD5D0151)) 
    \shl_ln414_2_reg_971[26]_i_1 
       (.I0(\shl_ln414_2_reg_971[18]_i_2_n_0 ),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[3]),
        .I4(\shl_ln414_2_reg_971[2]_i_1_n_0 ),
        .O(\shl_ln414_2_reg_971[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFD5D0151)) 
    \shl_ln414_2_reg_971[27]_i_1 
       (.I0(\shl_ln414_2_reg_971[19]_i_2_n_0 ),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[3]),
        .I4(\shl_ln414_2_reg_971[3]_i_1_n_0 ),
        .O(\shl_ln414_2_reg_971[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0151FD5D)) 
    \shl_ln414_2_reg_971[28]_i_1 
       (.I0(\shl_ln414_2_reg_971[20]_i_3_n_0 ),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[3]),
        .I4(\shl_ln414_2_reg_971[20]_i_2_n_0 ),
        .O(\shl_ln414_2_reg_971[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0151FD5D)) 
    \shl_ln414_2_reg_971[29]_i_1 
       (.I0(\shl_ln414_2_reg_971[21]_i_3_n_0 ),
        .I1(trunc_ln414_2_reg_915[3]),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[3]),
        .I4(\shl_ln414_2_reg_971[21]_i_2_n_0 ),
        .O(\shl_ln414_2_reg_971[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h001D)) 
    \shl_ln414_2_reg_971[2]_i_1 
       (.I0(trunc_ln414_2_reg_915[2]),
        .I1(icmp_ln414_1_reg_907),
        .I2(sub_ln414_3_reg_926[2]),
        .I3(\shl_ln414_2_reg_971[2]_i_2_n_0 ),
        .O(\shl_ln414_2_reg_971[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \shl_ln414_2_reg_971[2]_i_2 
       (.I0(sub_ln674_reg_902[3]),
        .I1(sub_ln414_3_reg_926[5]),
        .I2(tmp_V_reg_894[0]),
        .I3(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I4(\shl_ln414_2_reg_971[0]_i_2_n_0 ),
        .I5(\shl_ln414_2_reg_971[2]_i_3_n_0 ),
        .O(\shl_ln414_2_reg_971[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF505FFFFFDFDF)) 
    \shl_ln414_2_reg_971[2]_i_3 
       (.I0(tmp_V_reg_894[1]),
        .I1(sub_ln674_reg_902[0]),
        .I2(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I3(tmp_V_reg_894[2]),
        .I4(\shl_ln414_2_reg_971[20]_i_4_n_0 ),
        .I5(\shl_ln414_2_reg_971[2]_i_4_n_0 ),
        .O(\shl_ln414_2_reg_971[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \shl_ln414_2_reg_971[2]_i_4 
       (.I0(sub_ln674_reg_902[2]),
        .I1(sub_ln674_reg_902[1]),
        .O(\shl_ln414_2_reg_971[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h202A)) 
    \shl_ln414_2_reg_971[30]_i_1 
       (.I0(and_ln414_3_reg_9770),
        .I1(sub_ln414_3_reg_926[4]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[4]),
        .O(\shl_ln414_2_reg_971[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00022202FFF222F2)) 
    \shl_ln414_2_reg_971[30]_i_2 
       (.I0(\shl_ln414_2_reg_971[0]_i_4_n_0 ),
        .I1(\shl_ln414_2_reg_971[30]_i_3_n_0 ),
        .I2(trunc_ln414_2_reg_915[3]),
        .I3(icmp_ln414_1_reg_907),
        .I4(sub_ln414_3_reg_926[3]),
        .I5(\shl_ln414_2_reg_971[22]_i_2_n_0 ),
        .O(\shl_ln414_2_reg_971[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF3F5FFF5F3FFFFFF)) 
    \shl_ln414_2_reg_971[30]_i_3 
       (.I0(trunc_ln414_2_reg_915[0]),
        .I1(sub_ln414_3_reg_926[0]),
        .I2(\shl_ln414_2_reg_971[22]_i_6_n_0 ),
        .I3(icmp_ln414_1_reg_907),
        .I4(sub_ln414_3_reg_926[1]),
        .I5(trunc_ln414_2_reg_915[1]),
        .O(\shl_ln414_2_reg_971[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A8080800A000000)) 
    \shl_ln414_2_reg_971[31]_i_1 
       (.I0(\shl_ln414_2_reg_971[7]_i_2_n_0 ),
        .I1(sub_ln414_3_reg_926[3]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[3]),
        .I4(trunc_ln414_2_reg_915[4]),
        .I5(sub_ln414_3_reg_926[4]),
        .O(shl_ln414_2_fu_463_p2[31]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \shl_ln414_2_reg_971[3]_i_1 
       (.I0(\shl_ln414_2_reg_971[7]_i_3_n_0 ),
        .I1(trunc_ln414_2_reg_915[2]),
        .I2(icmp_ln414_1_reg_907),
        .I3(sub_ln414_3_reg_926[2]),
        .O(\shl_ln414_2_reg_971[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000034447)) 
    \shl_ln414_2_reg_971[4]_i_1 
       (.I0(sub_ln414_3_reg_926[3]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[3]),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(sub_ln414_3_reg_926[4]),
        .I5(\shl_ln414_2_reg_971[20]_i_2_n_0 ),
        .O(\shl_ln414_2_reg_971[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000034447)) 
    \shl_ln414_2_reg_971[5]_i_1 
       (.I0(sub_ln414_3_reg_926[3]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[3]),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(sub_ln414_3_reg_926[4]),
        .I5(\shl_ln414_2_reg_971[21]_i_2_n_0 ),
        .O(\shl_ln414_2_reg_971[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000034447)) 
    \shl_ln414_2_reg_971[6]_i_1 
       (.I0(sub_ln414_3_reg_926[3]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[3]),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(sub_ln414_3_reg_926[4]),
        .I5(\shl_ln414_2_reg_971[22]_i_2_n_0 ),
        .O(\shl_ln414_2_reg_971[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCBBB800000000)) 
    \shl_ln414_2_reg_971[7]_i_1 
       (.I0(sub_ln414_3_reg_926[3]),
        .I1(icmp_ln414_1_reg_907),
        .I2(trunc_ln414_2_reg_915[3]),
        .I3(trunc_ln414_2_reg_915[4]),
        .I4(sub_ln414_3_reg_926[4]),
        .I5(and_ln414_3_reg_9770),
        .O(\shl_ln414_2_reg_971[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \shl_ln414_2_reg_971[7]_i_2 
       (.I0(\shl_ln414_2_reg_971[7]_i_3_n_0 ),
        .I1(sub_ln414_3_reg_926[2]),
        .I2(icmp_ln414_1_reg_907),
        .I3(trunc_ln414_2_reg_915[2]),
        .I4(\shl_ln414_2_reg_971[7]_i_4_n_0 ),
        .O(\shl_ln414_2_reg_971[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h33553535)) 
    \shl_ln414_2_reg_971[7]_i_3 
       (.I0(\shl_ln414_2_reg_971[7]_i_5_n_0 ),
        .I1(\shl_ln414_2_reg_971[17]_i_4_n_0 ),
        .I2(trunc_ln414_2_reg_915[1]),
        .I3(sub_ln414_3_reg_926[1]),
        .I4(icmp_ln414_1_reg_907),
        .O(\shl_ln414_2_reg_971[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h33553535)) 
    \shl_ln414_2_reg_971[7]_i_4 
       (.I0(\shl_ln414_2_reg_971[21]_i_6_n_0 ),
        .I1(\shl_ln414_2_reg_971[7]_i_6_n_0 ),
        .I2(trunc_ln414_2_reg_915[1]),
        .I3(sub_ln414_3_reg_926[1]),
        .I4(icmp_ln414_1_reg_907),
        .O(\shl_ln414_2_reg_971[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDFFFFFDDD0000)) 
    \shl_ln414_2_reg_971[7]_i_5 
       (.I0(tmp_V_reg_894[2]),
        .I1(\shl_ln414_2_reg_971[20]_i_4_n_0 ),
        .I2(sub_ln674_reg_902[1]),
        .I3(sub_ln674_reg_902[2]),
        .I4(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I5(\shl_ln414_2_reg_971[7]_i_7_n_0 ),
        .O(\shl_ln414_2_reg_971[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \shl_ln414_2_reg_971[7]_i_6 
       (.I0(sub_ln674_reg_902[3]),
        .I1(sub_ln674_reg_902[2]),
        .I2(tmp_V_reg_894[4]),
        .I3(sub_ln414_3_reg_926[5]),
        .I4(\shl_ln414_2_reg_971[0]_i_3_n_0 ),
        .I5(\shl_ln414_2_reg_971[7]_i_8_n_0 ),
        .O(\shl_ln414_2_reg_971[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFDFDFD)) 
    \shl_ln414_2_reg_971[7]_i_7 
       (.I0(tmp_V_reg_894[3]),
        .I1(sub_ln414_3_reg_926[5]),
        .I2(sub_ln674_reg_902[3]),
        .I3(sub_ln674_reg_902[2]),
        .I4(sub_ln674_reg_902[1]),
        .I5(sub_ln674_reg_902[0]),
        .O(\shl_ln414_2_reg_971[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFBFFFB)) 
    \shl_ln414_2_reg_971[7]_i_8 
       (.I0(sub_ln414_3_reg_926[5]),
        .I1(tmp_V_reg_894[5]),
        .I2(sub_ln674_reg_902[2]),
        .I3(sub_ln674_reg_902[3]),
        .I4(sub_ln674_reg_902[0]),
        .I5(sub_ln674_reg_902[1]),
        .O(\shl_ln414_2_reg_971[7]_i_8_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[0] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[0]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[0]),
        .R(\shl_ln414_2_reg_971[7]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[10] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[26]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[10]),
        .R(\shl_ln414_2_reg_971[14]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[11] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[27]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[11]),
        .R(\shl_ln414_2_reg_971[14]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[12] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[28]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[12]),
        .R(\shl_ln414_2_reg_971[14]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[13] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[29]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[13]),
        .R(\shl_ln414_2_reg_971[14]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[14] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[30]_i_2_n_0 ),
        .Q(shl_ln414_2_reg_971[14]),
        .R(\shl_ln414_2_reg_971[14]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[15] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(shl_ln414_2_fu_463_p2[15]),
        .Q(shl_ln414_2_reg_971[15]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[16] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(shl_ln414_2_fu_463_p2[16]),
        .Q(shl_ln414_2_reg_971[16]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[17] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(shl_ln414_2_fu_463_p2[17]),
        .Q(shl_ln414_2_reg_971[17]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[18] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(shl_ln414_2_fu_463_p2[18]),
        .Q(shl_ln414_2_reg_971[18]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[19] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(shl_ln414_2_fu_463_p2[19]),
        .Q(shl_ln414_2_reg_971[19]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[1] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[1]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[1]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[20] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(shl_ln414_2_fu_463_p2[20]),
        .Q(shl_ln414_2_reg_971[20]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[21] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(shl_ln414_2_fu_463_p2[21]),
        .Q(shl_ln414_2_reg_971[21]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[22] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(shl_ln414_2_fu_463_p2[22]),
        .Q(shl_ln414_2_reg_971[22]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[23] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(shl_ln414_2_fu_463_p2[23]),
        .Q(shl_ln414_2_reg_971[23]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[24] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[24]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[24]),
        .R(\shl_ln414_2_reg_971[30]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[25] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[25]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[25]),
        .R(\shl_ln414_2_reg_971[30]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[26] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[26]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[26]),
        .R(\shl_ln414_2_reg_971[30]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[27] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[27]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[27]),
        .R(\shl_ln414_2_reg_971[30]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[28] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[28]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[28]),
        .R(\shl_ln414_2_reg_971[30]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[29] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[29]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[29]),
        .R(\shl_ln414_2_reg_971[30]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[2] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[2]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[2]),
        .R(\shl_ln414_2_reg_971[7]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[30] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[30]_i_2_n_0 ),
        .Q(shl_ln414_2_reg_971[30]),
        .R(\shl_ln414_2_reg_971[30]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[31] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(shl_ln414_2_fu_463_p2[31]),
        .Q(shl_ln414_2_reg_971[31]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[3] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[3]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[3]),
        .R(\shl_ln414_2_reg_971[7]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[4] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[4]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[4]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[5] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[5]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[5]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[6] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[6]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[6]),
        .R(1'b0));
  FDRE \shl_ln414_2_reg_971_reg[7] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[7]_i_2_n_0 ),
        .Q(shl_ln414_2_reg_971[7]),
        .R(\shl_ln414_2_reg_971[7]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[8] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[24]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[8]),
        .R(\shl_ln414_2_reg_971[14]_i_1_n_0 ));
  FDRE \shl_ln414_2_reg_971_reg[9] 
       (.C(ap_clk),
        .CE(and_ln414_3_reg_9770),
        .D(\shl_ln414_2_reg_971[25]_i_1_n_0 ),
        .Q(shl_ln414_2_reg_971[9]),
        .R(\shl_ln414_2_reg_971[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \shl_ln414_reg_1024[0]_i_1 
       (.I0(zext_ln414_fu_654_p1[2]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[0]),
        .I3(zext_ln414_fu_654_p1[5]),
        .I4(zext_ln414_fu_654_p1[1]),
        .I5(zext_ln414_fu_654_p1[3]),
        .O(\shl_ln414_reg_1024[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln414_reg_1024[0]_i_2 
       (.I0(sub_ln414_reg_999[2]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .O(zext_ln414_fu_654_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln414_reg_1024[0]_i_3 
       (.I0(sub_ln414_reg_999[0]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[0]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .O(zext_ln414_fu_654_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln414_reg_1024[0]_i_4 
       (.I0(sub_ln414_reg_999[5]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .O(zext_ln414_fu_654_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln414_reg_1024[0]_i_5 
       (.I0(sub_ln414_reg_999[1]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .O(zext_ln414_fu_654_p1[1]));
  LUT6 #(
    .INIT(64'h028AFFFF028A0000)) 
    \shl_ln414_reg_1024[10]_i_1 
       (.I0(\shl_ln414_reg_1024[10]_i_2_n_0 ),
        .I1(icmp_ln414_reg_955_pp0_iter3_reg),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I3(sub_ln414_reg_999[2]),
        .I4(zext_ln414_fu_654_p1[3]),
        .I5(\shl_ln414_reg_1024[18]_i_2_n_0 ),
        .O(\shl_ln414_reg_1024[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \shl_ln414_reg_1024[10]_i_2 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[0]),
        .I1(zext_ln414_fu_654_p1[1]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[1]),
        .I3(zext_ln414_fu_654_p1[0]),
        .I4(tmp_V_reg_894_pp0_iter3_reg[2]),
        .I5(zext_ln414_fu_654_p1[5]),
        .O(\shl_ln414_reg_1024[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3338838800088088)) 
    \shl_ln414_reg_1024[11]_i_1 
       (.I0(\shl_ln414_reg_1024[11]_i_2_n_0 ),
        .I1(zext_ln414_fu_654_p1[3]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I4(sub_ln414_reg_999[2]),
        .I5(\shl_ln414_reg_1024[11]_i_3_n_0 ),
        .O(\shl_ln414_reg_1024[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \shl_ln414_reg_1024[11]_i_2 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[0]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[1]),
        .I3(zext_ln414_fu_654_p1[5]),
        .I4(zext_ln414_fu_654_p1[1]),
        .I5(\shl_ln414_reg_1024[11]_i_4_n_0 ),
        .O(\shl_ln414_reg_1024[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \shl_ln414_reg_1024[11]_i_3 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[4]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[5]),
        .I3(zext_ln414_fu_654_p1[5]),
        .I4(zext_ln414_fu_654_p1[1]),
        .I5(\shl_ln414_reg_1024[17]_i_4_n_0 ),
        .O(\shl_ln414_reg_1024[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000B8B800B8B8)) 
    \shl_ln414_reg_1024[11]_i_4 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[2]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[3]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .I5(sub_ln414_reg_999[5]),
        .O(\shl_ln414_reg_1024[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8888888888)) 
    \shl_ln414_reg_1024[12]_i_1 
       (.I0(\shl_ln414_reg_1024[20]_i_2_n_0 ),
        .I1(zext_ln414_fu_654_p1[3]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I4(sub_ln414_reg_999[2]),
        .I5(\shl_ln414_reg_1024[12]_i_2_n_0 ),
        .O(\shl_ln414_reg_1024[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
    \shl_ln414_reg_1024[12]_i_2 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[5]),
        .I1(tmp_V_reg_894_pp0_iter3_reg[6]),
        .I2(zext_ln414_fu_654_p1[1]),
        .I3(zext_ln414_fu_654_p1[0]),
        .I4(zext_ln414_fu_654_p1[5]),
        .I5(tmp_V_reg_894_pp0_iter3_reg[7]),
        .O(\shl_ln414_reg_1024[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_1024[13]_i_1 
       (.I0(\shl_ln414_reg_1024[21]_i_2_n_0 ),
        .I1(sub_ln414_reg_999[3]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(\shl_ln414_reg_1024[21]_i_3_n_0 ),
        .O(\shl_ln414_reg_1024[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8888888888)) 
    \shl_ln414_reg_1024[14]_i_1 
       (.I0(\shl_ln414_reg_1024[22]_i_2_n_0 ),
        .I1(zext_ln414_fu_654_p1[3]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I4(sub_ln414_reg_999[2]),
        .I5(\shl_ln414_reg_1024[14]_i_2_n_0 ),
        .O(\shl_ln414_reg_1024[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008808800000000)) 
    \shl_ln414_reg_1024[14]_i_2 
       (.I0(zext_ln414_fu_654_p1[1]),
        .I1(tmp_V_reg_894_pp0_iter3_reg[7]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .I4(sub_ln414_reg_999[5]),
        .I5(zext_ln414_fu_654_p1[0]),
        .O(\shl_ln414_reg_1024[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE400)) 
    \shl_ln414_reg_1024[15]_i_1 
       (.I0(icmp_ln414_reg_955_pp0_iter3_reg),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I2(sub_ln414_reg_999[4]),
        .I3(and_ln414_reg_10300),
        .O(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hE400)) 
    \shl_ln414_reg_1024[15]_i_2 
       (.I0(icmp_ln414_reg_955_pp0_iter3_reg),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I2(sub_ln414_reg_999[3]),
        .I3(\shl_ln414_reg_1024[15]_i_3_n_0 ),
        .O(\shl_ln414_reg_1024[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_1024[15]_i_3 
       (.I0(\shl_ln414_reg_1024[11]_i_2_n_0 ),
        .I1(sub_ln414_reg_999[2]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(\shl_ln414_reg_1024[11]_i_3_n_0 ),
        .O(\shl_ln414_reg_1024[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h330F88A0000088A0)) 
    \shl_ln414_reg_1024[16]_i_1 
       (.I0(\shl_ln414_reg_1024[16]_i_2_n_0 ),
        .I1(sub_ln414_reg_999[4]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(zext_ln414_fu_654_p1[3]),
        .I5(\shl_ln414_reg_1024[16]_i_3_n_0 ),
        .O(shl_ln414_fu_665_p2[16]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \shl_ln414_reg_1024[16]_i_2 
       (.I0(zext_ln414_fu_654_p1[1]),
        .I1(zext_ln414_fu_654_p1[5]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[0]),
        .I3(zext_ln414_fu_654_p1[0]),
        .I4(zext_ln414_fu_654_p1[2]),
        .O(\shl_ln414_reg_1024[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_1024[16]_i_3 
       (.I0(\shl_ln414_reg_1024[20]_i_4_n_0 ),
        .I1(sub_ln414_reg_999[2]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(\shl_ln414_reg_1024[12]_i_2_n_0 ),
        .O(\shl_ln414_reg_1024[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h330F88A0000088A0)) 
    \shl_ln414_reg_1024[17]_i_1 
       (.I0(\shl_ln414_reg_1024[17]_i_2_n_0 ),
        .I1(sub_ln414_reg_999[4]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(zext_ln414_fu_654_p1[3]),
        .I5(\shl_ln414_reg_1024[17]_i_3_n_0 ),
        .O(shl_ln414_fu_665_p2[17]));
  LUT6 #(
    .INIT(64'h0000000000004540)) 
    \shl_ln414_reg_1024[17]_i_2 
       (.I0(zext_ln414_fu_654_p1[1]),
        .I1(tmp_V_reg_894_pp0_iter3_reg[0]),
        .I2(zext_ln414_fu_654_p1[0]),
        .I3(tmp_V_reg_894_pp0_iter3_reg[1]),
        .I4(zext_ln414_fu_654_p1[5]),
        .I5(zext_ln414_fu_654_p1[2]),
        .O(\shl_ln414_reg_1024[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8888888888)) 
    \shl_ln414_reg_1024[17]_i_3 
       (.I0(\shl_ln414_reg_1024[21]_i_5_n_0 ),
        .I1(zext_ln414_fu_654_p1[2]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I4(sub_ln414_reg_999[1]),
        .I5(\shl_ln414_reg_1024[17]_i_4_n_0 ),
        .O(\shl_ln414_reg_1024[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000B8B800B8B8)) 
    \shl_ln414_reg_1024[17]_i_4 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[6]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[7]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .I5(sub_ln414_reg_999[5]),
        .O(\shl_ln414_reg_1024[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBAF88A088A088A0)) 
    \shl_ln414_reg_1024[18]_i_1 
       (.I0(\shl_ln414_reg_1024[2]_i_1_n_0 ),
        .I1(sub_ln414_reg_999[4]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(zext_ln414_fu_654_p1[3]),
        .I5(\shl_ln414_reg_1024[18]_i_2_n_0 ),
        .O(shl_ln414_fu_665_p2[18]));
  LUT6 #(
    .INIT(64'h8888B88888888888)) 
    \shl_ln414_reg_1024[18]_i_2 
       (.I0(\shl_ln414_reg_1024[22]_i_5_n_0 ),
        .I1(zext_ln414_fu_654_p1[2]),
        .I2(zext_ln414_fu_654_p1[1]),
        .I3(tmp_V_reg_894_pp0_iter3_reg[7]),
        .I4(zext_ln414_fu_654_p1[5]),
        .I5(zext_ln414_fu_654_p1[0]),
        .O(\shl_ln414_reg_1024[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAF88A088A088A0)) 
    \shl_ln414_reg_1024[19]_i_1 
       (.I0(\shl_ln414_reg_1024[3]_i_1_n_0 ),
        .I1(sub_ln414_reg_999[4]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(zext_ln414_fu_654_p1[3]),
        .I5(\shl_ln414_reg_1024[19]_i_2_n_0 ),
        .O(shl_ln414_fu_665_p2[19]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hE400)) 
    \shl_ln414_reg_1024[19]_i_2 
       (.I0(icmp_ln414_reg_955_pp0_iter3_reg),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I2(sub_ln414_reg_999[2]),
        .I3(\shl_ln414_reg_1024[11]_i_3_n_0 ),
        .O(\shl_ln414_reg_1024[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000003050005030)) 
    \shl_ln414_reg_1024[1]_i_1 
       (.I0(sub_ln414_reg_999[2]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I2(\shl_ln414_reg_1024[1]_i_2_n_0 ),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I5(sub_ln414_reg_999[3]),
        .O(\shl_ln414_reg_1024[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \shl_ln414_reg_1024[1]_i_2 
       (.I0(zext_ln414_fu_654_p1[5]),
        .I1(tmp_V_reg_894_pp0_iter3_reg[1]),
        .I2(zext_ln414_fu_654_p1[0]),
        .I3(tmp_V_reg_894_pp0_iter3_reg[0]),
        .I4(zext_ln414_fu_654_p1[1]),
        .O(\shl_ln414_reg_1024[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h330F88A0000088A0)) 
    \shl_ln414_reg_1024[20]_i_1 
       (.I0(\shl_ln414_reg_1024[20]_i_2_n_0 ),
        .I1(sub_ln414_reg_999[4]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(zext_ln414_fu_654_p1[3]),
        .I5(\shl_ln414_reg_1024[20]_i_3_n_0 ),
        .O(shl_ln414_fu_665_p2[20]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \shl_ln414_reg_1024[20]_i_2 
       (.I0(zext_ln414_fu_654_p1[0]),
        .I1(tmp_V_reg_894_pp0_iter3_reg[0]),
        .I2(zext_ln414_fu_654_p1[5]),
        .I3(zext_ln414_fu_654_p1[1]),
        .I4(zext_ln414_fu_654_p1[2]),
        .I5(\shl_ln414_reg_1024[20]_i_4_n_0 ),
        .O(\shl_ln414_reg_1024[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hE400)) 
    \shl_ln414_reg_1024[20]_i_3 
       (.I0(icmp_ln414_reg_955_pp0_iter3_reg),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I2(sub_ln414_reg_999[2]),
        .I3(\shl_ln414_reg_1024[12]_i_2_n_0 ),
        .O(\shl_ln414_reg_1024[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \shl_ln414_reg_1024[20]_i_4 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[1]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[2]),
        .I3(zext_ln414_fu_654_p1[5]),
        .I4(zext_ln414_fu_654_p1[1]),
        .I5(\shl_ln414_reg_1024[20]_i_5_n_0 ),
        .O(\shl_ln414_reg_1024[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000B8B800B8B8)) 
    \shl_ln414_reg_1024[20]_i_5 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[3]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[4]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .I5(sub_ln414_reg_999[5]),
        .O(\shl_ln414_reg_1024[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h330F88A0000088A0)) 
    \shl_ln414_reg_1024[21]_i_1 
       (.I0(\shl_ln414_reg_1024[21]_i_2_n_0 ),
        .I1(sub_ln414_reg_999[4]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(zext_ln414_fu_654_p1[3]),
        .I5(\shl_ln414_reg_1024[21]_i_3_n_0 ),
        .O(shl_ln414_fu_665_p2[21]));
  LUT6 #(
    .INIT(64'h028AFFFF028A0000)) 
    \shl_ln414_reg_1024[21]_i_2 
       (.I0(\shl_ln414_reg_1024[21]_i_4_n_0 ),
        .I1(icmp_ln414_reg_955_pp0_iter3_reg),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .I3(sub_ln414_reg_999[1]),
        .I4(zext_ln414_fu_654_p1[2]),
        .I5(\shl_ln414_reg_1024[21]_i_5_n_0 ),
        .O(\shl_ln414_reg_1024[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00008A8000000000)) 
    \shl_ln414_reg_1024[21]_i_3 
       (.I0(zext_ln414_fu_654_p1[2]),
        .I1(tmp_V_reg_894_pp0_iter3_reg[6]),
        .I2(zext_ln414_fu_654_p1[0]),
        .I3(tmp_V_reg_894_pp0_iter3_reg[7]),
        .I4(zext_ln414_fu_654_p1[5]),
        .I5(zext_ln414_fu_654_p1[1]),
        .O(\shl_ln414_reg_1024[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000B8B800B8B8)) 
    \shl_ln414_reg_1024[21]_i_4 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[0]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[1]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .I5(sub_ln414_reg_999[5]),
        .O(\shl_ln414_reg_1024[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \shl_ln414_reg_1024[21]_i_5 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[2]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[3]),
        .I3(zext_ln414_fu_654_p1[5]),
        .I4(zext_ln414_fu_654_p1[1]),
        .I5(\shl_ln414_reg_1024[21]_i_6_n_0 ),
        .O(\shl_ln414_reg_1024[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000B8B800B8B8)) 
    \shl_ln414_reg_1024[21]_i_6 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[4]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[5]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .I5(sub_ln414_reg_999[5]),
        .O(\shl_ln414_reg_1024[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h330F88A0000088A0)) 
    \shl_ln414_reg_1024[22]_i_1 
       (.I0(\shl_ln414_reg_1024[22]_i_2_n_0 ),
        .I1(sub_ln414_reg_999[4]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(zext_ln414_fu_654_p1[3]),
        .I5(\shl_ln414_reg_1024[22]_i_4_n_0 ),
        .O(shl_ln414_fu_665_p2[22]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_1024[22]_i_2 
       (.I0(\shl_ln414_reg_1024[10]_i_2_n_0 ),
        .I1(sub_ln414_reg_999[2]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(\shl_ln414_reg_1024[22]_i_5_n_0 ),
        .O(\shl_ln414_reg_1024[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln414_reg_1024[22]_i_3 
       (.I0(sub_ln414_reg_999[3]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .O(zext_ln414_fu_654_p1[3]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \shl_ln414_reg_1024[22]_i_4 
       (.I0(zext_ln414_fu_654_p1[2]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(zext_ln414_fu_654_p1[5]),
        .I3(tmp_V_reg_894_pp0_iter3_reg[7]),
        .I4(zext_ln414_fu_654_p1[1]),
        .O(\shl_ln414_reg_1024[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \shl_ln414_reg_1024[22]_i_5 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[3]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[4]),
        .I3(zext_ln414_fu_654_p1[5]),
        .I4(zext_ln414_fu_654_p1[1]),
        .I5(\shl_ln414_reg_1024[22]_i_6_n_0 ),
        .O(\shl_ln414_reg_1024[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000B8B800B8B8)) 
    \shl_ln414_reg_1024[22]_i_6 
       (.I0(tmp_V_reg_894_pp0_iter3_reg[5]),
        .I1(zext_ln414_fu_654_p1[0]),
        .I2(tmp_V_reg_894_pp0_iter3_reg[6]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .I5(sub_ln414_reg_999[5]),
        .O(\shl_ln414_reg_1024[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000003050005030)) 
    \shl_ln414_reg_1024[2]_i_1 
       (.I0(sub_ln414_reg_999[2]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I2(\shl_ln414_reg_1024[10]_i_2_n_0 ),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I5(sub_ln414_reg_999[3]),
        .O(\shl_ln414_reg_1024[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \shl_ln414_reg_1024[31]_i_1 
       (.I0(and_ln414_reg_10300),
        .I1(icmp_ln414_reg_955_pp0_iter3_reg),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I3(sub_ln414_reg_999[4]),
        .O(\shl_ln414_reg_1024[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000003050005030)) 
    \shl_ln414_reg_1024[3]_i_1 
       (.I0(sub_ln414_reg_999[2]),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I2(\shl_ln414_reg_1024[11]_i_2_n_0 ),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I5(sub_ln414_reg_999[3]),
        .O(\shl_ln414_reg_1024[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000011000A001B00)) 
    \shl_ln414_reg_1024[4]_i_1 
       (.I0(icmp_ln414_reg_955_pp0_iter3_reg),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I2(sub_ln414_reg_999[4]),
        .I3(\shl_ln414_reg_1024[20]_i_2_n_0 ),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I5(sub_ln414_reg_999[3]),
        .O(\shl_ln414_reg_1024[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000011000A001B00)) 
    \shl_ln414_reg_1024[5]_i_1 
       (.I0(icmp_ln414_reg_955_pp0_iter3_reg),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I2(sub_ln414_reg_999[4]),
        .I3(\shl_ln414_reg_1024[21]_i_2_n_0 ),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I5(sub_ln414_reg_999[3]),
        .O(\shl_ln414_reg_1024[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000011000A001B00)) 
    \shl_ln414_reg_1024[6]_i_1 
       (.I0(icmp_ln414_reg_955_pp0_iter3_reg),
        .I1(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .I2(sub_ln414_reg_999[4]),
        .I3(\shl_ln414_reg_1024[22]_i_2_n_0 ),
        .I4(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I5(sub_ln414_reg_999[3]),
        .O(\shl_ln414_reg_1024[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h028A)) 
    \shl_ln414_reg_1024[7]_i_1 
       (.I0(\shl_ln414_reg_1024[15]_i_3_n_0 ),
        .I1(icmp_ln414_reg_955_pp0_iter3_reg),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I3(sub_ln414_reg_999[3]),
        .O(\shl_ln414_reg_1024[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h028AFFFF028A0000)) 
    \shl_ln414_reg_1024[8]_i_1 
       (.I0(\shl_ln414_reg_1024[8]_i_2_n_0 ),
        .I1(icmp_ln414_reg_955_pp0_iter3_reg),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .I3(sub_ln414_reg_999[2]),
        .I4(zext_ln414_fu_654_p1[3]),
        .I5(\shl_ln414_reg_1024[16]_i_3_n_0 ),
        .O(\shl_ln414_reg_1024[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000044044)) 
    \shl_ln414_reg_1024[8]_i_2 
       (.I0(zext_ln414_fu_654_p1[0]),
        .I1(tmp_V_reg_894_pp0_iter3_reg[0]),
        .I2(icmp_ln414_reg_955_pp0_iter3_reg),
        .I3(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .I4(sub_ln414_reg_999[5]),
        .I5(zext_ln414_fu_654_p1[1]),
        .O(\shl_ln414_reg_1024[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_1024[9]_i_1 
       (.I0(\shl_ln414_reg_1024[17]_i_2_n_0 ),
        .I1(sub_ln414_reg_999[3]),
        .I2(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .I3(icmp_ln414_reg_955_pp0_iter3_reg),
        .I4(\shl_ln414_reg_1024[17]_i_3_n_0 ),
        .O(\shl_ln414_reg_1024[9]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[0] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[0]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[0]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[10] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[10]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[10]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[11] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[11]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[11]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[12] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[12]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[12]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[13] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[13]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[13]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[14] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[14]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[14]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[15] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[15]_i_2_n_0 ),
        .Q(shl_ln414_reg_1024[15]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[16] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(shl_ln414_fu_665_p2[16]),
        .Q(shl_ln414_reg_1024[16]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1024_reg[17] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(shl_ln414_fu_665_p2[17]),
        .Q(shl_ln414_reg_1024[17]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1024_reg[18] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(shl_ln414_fu_665_p2[18]),
        .Q(shl_ln414_reg_1024[18]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1024_reg[19] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(shl_ln414_fu_665_p2[19]),
        .Q(shl_ln414_reg_1024[19]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1024_reg[1] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[1]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[1]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[20] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(shl_ln414_fu_665_p2[20]),
        .Q(shl_ln414_reg_1024[20]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1024_reg[21] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(shl_ln414_fu_665_p2[21]),
        .Q(shl_ln414_reg_1024[21]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1024_reg[22] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(shl_ln414_fu_665_p2[22]),
        .Q(shl_ln414_reg_1024[22]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1024_reg[23] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[7]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[23]),
        .R(\shl_ln414_reg_1024[31]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[24] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[8]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[24]),
        .R(\shl_ln414_reg_1024[31]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[25] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[9]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[25]),
        .R(\shl_ln414_reg_1024[31]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[26] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[10]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[26]),
        .R(\shl_ln414_reg_1024[31]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[27] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[11]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[27]),
        .R(\shl_ln414_reg_1024[31]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[28] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[12]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[28]),
        .R(\shl_ln414_reg_1024[31]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[29] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[13]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[29]),
        .R(\shl_ln414_reg_1024[31]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[2] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[2]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[2]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[30] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[14]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[30]),
        .R(\shl_ln414_reg_1024[31]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[31] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[15]_i_2_n_0 ),
        .Q(shl_ln414_reg_1024[31]),
        .R(\shl_ln414_reg_1024[31]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[3] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[3]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[3]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[4] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[4]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[4]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1024_reg[5] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[5]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[5]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1024_reg[6] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[6]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[6]),
        .R(1'b0));
  FDRE \shl_ln414_reg_1024_reg[7] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[7]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[7]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[8] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[8]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[8]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  FDRE \shl_ln414_reg_1024_reg[9] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10300),
        .D(\shl_ln414_reg_1024[9]_i_1_n_0 ),
        .Q(shl_ln414_reg_1024[9]),
        .R(\shl_ln414_reg_1024[15]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_210_p2_carry
       (.CI(1'b0),
        .CO({sub13_i_i_fu_210_p2_carry_n_0,sub13_i_i_fu_210_p2_carry_n_1,sub13_i_i_fu_210_p2_carry_n_2,sub13_i_i_fu_210_p2_carry_n_3}),
        .CYINIT(cols_loc_channel_dout[0]),
        .DI(DI),
        .O(sub13_i_i_fu_210_p2[4:1]),
        .S(\sub13_i_i_reg_792_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_210_p2_carry__0
       (.CI(sub13_i_i_fu_210_p2_carry_n_0),
        .CO({sub13_i_i_fu_210_p2_carry__0_n_0,sub13_i_i_fu_210_p2_carry__0_n_1,sub13_i_i_fu_210_p2_carry__0_n_2,sub13_i_i_fu_210_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_792_reg[8]_0 ),
        .O(sub13_i_i_fu_210_p2[8:5]),
        .S(\sub13_i_i_reg_792_reg[8]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_210_p2_carry__1
       (.CI(sub13_i_i_fu_210_p2_carry__0_n_0),
        .CO({sub13_i_i_fu_210_p2_carry__1_n_0,sub13_i_i_fu_210_p2_carry__1_n_1,sub13_i_i_fu_210_p2_carry__1_n_2,sub13_i_i_fu_210_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_792_reg[12]_0 ),
        .O(sub13_i_i_fu_210_p2[12:9]),
        .S(\sub13_i_i_reg_792_reg[12]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_210_p2_carry__2
       (.CI(sub13_i_i_fu_210_p2_carry__1_n_0),
        .CO({sub13_i_i_fu_210_p2_carry__2_n_0,sub13_i_i_fu_210_p2_carry__2_n_1,sub13_i_i_fu_210_p2_carry__2_n_2,sub13_i_i_fu_210_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_792_reg[16]_0 ),
        .O(sub13_i_i_fu_210_p2[16:13]),
        .S(\sub13_i_i_reg_792_reg[16]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_210_p2_carry__3
       (.CI(sub13_i_i_fu_210_p2_carry__2_n_0),
        .CO({sub13_i_i_fu_210_p2_carry__3_n_0,sub13_i_i_fu_210_p2_carry__3_n_1,sub13_i_i_fu_210_p2_carry__3_n_2,sub13_i_i_fu_210_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_792_reg[20]_0 ),
        .O(sub13_i_i_fu_210_p2[20:17]),
        .S(\sub13_i_i_reg_792_reg[20]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_210_p2_carry__4
       (.CI(sub13_i_i_fu_210_p2_carry__3_n_0),
        .CO({sub13_i_i_fu_210_p2_carry__4_n_0,sub13_i_i_fu_210_p2_carry__4_n_1,sub13_i_i_fu_210_p2_carry__4_n_2,sub13_i_i_fu_210_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_792_reg[24]_0 ),
        .O(sub13_i_i_fu_210_p2[24:21]),
        .S(\sub13_i_i_reg_792_reg[24]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_210_p2_carry__5
       (.CI(sub13_i_i_fu_210_p2_carry__4_n_0),
        .CO({sub13_i_i_fu_210_p2_carry__5_n_0,sub13_i_i_fu_210_p2_carry__5_n_1,sub13_i_i_fu_210_p2_carry__5_n_2,sub13_i_i_fu_210_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\sub13_i_i_reg_792_reg[28]_0 ),
        .O(sub13_i_i_fu_210_p2[28:25]),
        .S(\sub13_i_i_reg_792_reg[28]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub13_i_i_fu_210_p2_carry__6
       (.CI(sub13_i_i_fu_210_p2_carry__5_n_0),
        .CO({NLW_sub13_i_i_fu_210_p2_carry__6_CO_UNCONNECTED[3:2],sub13_i_i_fu_210_p2_carry__6_n_2,sub13_i_i_fu_210_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub13_i_i_reg_792_reg[31]_0 }),
        .O({NLW_sub13_i_i_fu_210_p2_carry__6_O_UNCONNECTED[3],sub13_i_i_fu_210_p2[31:29]}),
        .S({1'b0,\sub13_i_i_reg_792_reg[31]_1 }));
  FDRE \sub13_i_i_reg_792_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\sub13_i_i_reg_792_reg[0]_0 ),
        .Q(sub13_i_i_reg_792[0]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[10]),
        .Q(sub13_i_i_reg_792[10]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[11]),
        .Q(sub13_i_i_reg_792[11]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[12]),
        .Q(sub13_i_i_reg_792[12]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[13]),
        .Q(sub13_i_i_reg_792[13]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[14]),
        .Q(sub13_i_i_reg_792[14]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[15]),
        .Q(sub13_i_i_reg_792[15]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[16]),
        .Q(sub13_i_i_reg_792[16]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[17]),
        .Q(sub13_i_i_reg_792[17]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[18]),
        .Q(sub13_i_i_reg_792[18]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[19]),
        .Q(sub13_i_i_reg_792[19]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[1]),
        .Q(sub13_i_i_reg_792[1]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[20]),
        .Q(sub13_i_i_reg_792[20]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[21]),
        .Q(sub13_i_i_reg_792[21]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[22]),
        .Q(sub13_i_i_reg_792[22]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[23]),
        .Q(sub13_i_i_reg_792[23]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[24]),
        .Q(sub13_i_i_reg_792[24]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[25]),
        .Q(sub13_i_i_reg_792[25]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[26]),
        .Q(sub13_i_i_reg_792[26]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[27]),
        .Q(sub13_i_i_reg_792[27]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[28]),
        .Q(sub13_i_i_reg_792[28]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[29]),
        .Q(sub13_i_i_reg_792[29]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[2]),
        .Q(sub13_i_i_reg_792[2]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[30]),
        .Q(sub13_i_i_reg_792[30]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[31]),
        .Q(sub13_i_i_reg_792[31]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[3]),
        .Q(sub13_i_i_reg_792[3]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[4]),
        .Q(sub13_i_i_reg_792[4]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[5]),
        .Q(sub13_i_i_reg_792[5]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[6]),
        .Q(sub13_i_i_reg_792[6]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[7]),
        .Q(sub13_i_i_reg_792[7]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[8]),
        .Q(sub13_i_i_reg_792[8]),
        .R(1'b0));
  FDRE \sub13_i_i_reg_792_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(sub13_i_i_fu_210_p2[9]),
        .Q(sub13_i_i_reg_792[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry
       (.CI(1'b0),
        .CO({sub_ln378_fu_175_p2_carry_n_0,sub_ln378_fu_175_p2_carry_n_1,sub_ln378_fu_175_p2_carry_n_2,sub_ln378_fu_175_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(\cols_reg_751_reg[28]_0 [3:0]),
        .O(sub_ln378_fu_175_p2[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__0
       (.CI(sub_ln378_fu_175_p2_carry_n_0),
        .CO({sub_ln378_fu_175_p2_carry__0_n_0,sub_ln378_fu_175_p2_carry__0_n_1,sub_ln378_fu_175_p2_carry__0_n_2,sub_ln378_fu_175_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_751_reg[28]_0 [7:4]),
        .O(sub_ln378_fu_175_p2[7:4]),
        .S(\sub_ln378_reg_762_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__1
       (.CI(sub_ln378_fu_175_p2_carry__0_n_0),
        .CO({sub_ln378_fu_175_p2_carry__1_n_0,sub_ln378_fu_175_p2_carry__1_n_1,sub_ln378_fu_175_p2_carry__1_n_2,sub_ln378_fu_175_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_751_reg[28]_0 [11:8]),
        .O(sub_ln378_fu_175_p2[11:8]),
        .S(\sub_ln378_reg_762_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__2
       (.CI(sub_ln378_fu_175_p2_carry__1_n_0),
        .CO({sub_ln378_fu_175_p2_carry__2_n_0,sub_ln378_fu_175_p2_carry__2_n_1,sub_ln378_fu_175_p2_carry__2_n_2,sub_ln378_fu_175_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_751_reg[28]_0 [15:12]),
        .O(sub_ln378_fu_175_p2[15:12]),
        .S(\sub_ln378_reg_762_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__3
       (.CI(sub_ln378_fu_175_p2_carry__2_n_0),
        .CO({sub_ln378_fu_175_p2_carry__3_n_0,sub_ln378_fu_175_p2_carry__3_n_1,sub_ln378_fu_175_p2_carry__3_n_2,sub_ln378_fu_175_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_751_reg[28]_0 [19:16]),
        .O(sub_ln378_fu_175_p2[19:16]),
        .S(\sub_ln378_reg_762_reg[19]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__4
       (.CI(sub_ln378_fu_175_p2_carry__3_n_0),
        .CO({sub_ln378_fu_175_p2_carry__4_n_0,sub_ln378_fu_175_p2_carry__4_n_1,sub_ln378_fu_175_p2_carry__4_n_2,sub_ln378_fu_175_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_751_reg[28]_0 [23:20]),
        .O(sub_ln378_fu_175_p2[23:20]),
        .S(\sub_ln378_reg_762_reg[23]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__5
       (.CI(sub_ln378_fu_175_p2_carry__4_n_0),
        .CO({sub_ln378_fu_175_p2_carry__5_n_0,sub_ln378_fu_175_p2_carry__5_n_1,sub_ln378_fu_175_p2_carry__5_n_2,sub_ln378_fu_175_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\cols_reg_751_reg[28]_0 [27:24]),
        .O(sub_ln378_fu_175_p2[27:24]),
        .S(\sub_ln378_reg_762_reg[27]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln378_fu_175_p2_carry__6
       (.CI(sub_ln378_fu_175_p2_carry__5_n_0),
        .CO(NLW_sub_ln378_fu_175_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln378_fu_175_p2_carry__6_O_UNCONNECTED[3:1],sub_ln378_fu_175_p2[28]}),
        .S({1'b0,1'b0,1'b0,\sub_ln378_reg_762_reg[28]_0 }));
  FDRE \sub_ln378_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[0]),
        .Q(shl_ln_fu_185_p3[3]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[10]),
        .Q(shl_ln_fu_185_p3[13]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[11]),
        .Q(shl_ln_fu_185_p3[14]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[12]),
        .Q(shl_ln_fu_185_p3[15]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[13]),
        .Q(shl_ln_fu_185_p3[16]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[14]),
        .Q(shl_ln_fu_185_p3[17]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[15]),
        .Q(shl_ln_fu_185_p3[18]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[16]),
        .Q(shl_ln_fu_185_p3[19]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[17]),
        .Q(shl_ln_fu_185_p3[20]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[18]),
        .Q(shl_ln_fu_185_p3[21]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[19]),
        .Q(shl_ln_fu_185_p3[22]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[1]),
        .Q(shl_ln_fu_185_p3[4]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[20]),
        .Q(shl_ln_fu_185_p3[23]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[21]),
        .Q(shl_ln_fu_185_p3[24]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[22]),
        .Q(shl_ln_fu_185_p3[25]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[23]),
        .Q(shl_ln_fu_185_p3[26]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[24]),
        .Q(shl_ln_fu_185_p3[27]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[25]),
        .Q(shl_ln_fu_185_p3[28]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[26]),
        .Q(shl_ln_fu_185_p3[29]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[27]),
        .Q(shl_ln_fu_185_p3[30]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[28]),
        .Q(shl_ln_fu_185_p3[31]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[2]),
        .Q(shl_ln_fu_185_p3[5]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[3]),
        .Q(shl_ln_fu_185_p3[6]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[4]),
        .Q(shl_ln_fu_185_p3[7]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[5]),
        .Q(shl_ln_fu_185_p3[8]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[6]),
        .Q(shl_ln_fu_185_p3[9]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[7]),
        .Q(shl_ln_fu_185_p3[10]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[8]),
        .Q(shl_ln_fu_185_p3[11]),
        .R(1'b0));
  FDRE \sub_ln378_reg_762_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_ln378_fu_175_p2[9]),
        .Q(shl_ln_fu_185_p3[12]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln414_1_reg_1004[0]_i_1 
       (.I0(trunc_ln414_reg_963[0]),
        .I1(icmp_ln414_reg_955),
        .I2(trunc_ln414_1_reg_883_pp0_iter2_reg[0]),
        .O(\sub_ln414_1_reg_1004[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln414_1_reg_1004[1]_i_1 
       (.I0(trunc_ln414_reg_963[1]),
        .I1(icmp_ln414_reg_955),
        .I2(trunc_ln414_1_reg_883_pp0_iter2_reg[1]),
        .O(\sub_ln414_1_reg_1004[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln414_1_reg_1004[2]_i_1 
       (.I0(trunc_ln414_reg_963[2]),
        .I1(icmp_ln414_reg_955),
        .I2(trunc_ln414_1_reg_883_pp0_iter2_reg[2]),
        .O(\sub_ln414_1_reg_1004[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln414_1_reg_1004[3]_i_1 
       (.I0(trunc_ln414_reg_963[3]),
        .I1(icmp_ln414_reg_955),
        .I2(trunc_ln414_1_reg_883_pp0_iter2_reg[3]),
        .O(\sub_ln414_1_reg_1004[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln414_1_reg_1004[4]_i_1 
       (.I0(trunc_ln414_reg_963[4]),
        .I1(icmp_ln414_reg_955),
        .I2(trunc_ln414_1_reg_883_pp0_iter2_reg[4]),
        .O(\sub_ln414_1_reg_1004[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln414_1_reg_1004[5]_i_1 
       (.I0(icmp_ln412_reg_840_pp0_iter2_reg),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .O(sub_ln414_1_reg_10040));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln414_1_reg_1004[5]_i_2 
       (.I0(trunc_ln414_reg_963[5]),
        .I1(icmp_ln414_reg_955),
        .I2(trunc_ln414_1_reg_883_pp0_iter2_reg[5]),
        .O(select_ln414_fu_552_p3));
  FDRE \sub_ln414_1_reg_1004_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_10040),
        .D(\sub_ln414_1_reg_1004[0]_i_1_n_0 ),
        .Q(sub_ln414_1_reg_1004[0]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_1004_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_10040),
        .D(\sub_ln414_1_reg_1004[1]_i_1_n_0 ),
        .Q(sub_ln414_1_reg_1004[1]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_1004_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_10040),
        .D(\sub_ln414_1_reg_1004[2]_i_1_n_0 ),
        .Q(sub_ln414_1_reg_1004[2]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_1004_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_10040),
        .D(\sub_ln414_1_reg_1004[3]_i_1_n_0 ),
        .Q(sub_ln414_1_reg_1004[3]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_1004_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_10040),
        .D(\sub_ln414_1_reg_1004[4]_i_1_n_0 ),
        .Q(sub_ln414_1_reg_1004[4]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_1004_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln414_1_reg_10040),
        .D(select_ln414_fu_552_p3),
        .Q(sub_ln414_1_reg_1004[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_2_reg_921[0]_i_1 
       (.I0(\sub_ln421_reg_844_reg_n_0_[0] ),
        .O(\sub_ln414_2_reg_921[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_2_reg_921[1]_i_1 
       (.I0(\sub_ln421_reg_844_reg_n_0_[1] ),
        .O(\sub_ln414_2_reg_921[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_2_reg_921[2]_i_1 
       (.I0(\sub_ln421_reg_844_reg_n_0_[2] ),
        .O(\sub_ln414_2_reg_921[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_2_reg_921[3]_i_1 
       (.I0(\sub_ln421_reg_844_reg_n_0_[3] ),
        .O(\sub_ln414_2_reg_921[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_2_reg_921[4]_i_1 
       (.I0(\sub_ln421_reg_844_reg_n_0_[4] ),
        .O(\sub_ln414_2_reg_921[4]_i_1_n_0 ));
  FDRE \sub_ln414_2_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln414_2_reg_921[0]_i_1_n_0 ),
        .Q(sub_ln414_3_reg_926[0]),
        .R(1'b0));
  FDRE \sub_ln414_2_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln414_2_reg_921[1]_i_1_n_0 ),
        .Q(sub_ln414_3_reg_926[1]),
        .R(1'b0));
  FDRE \sub_ln414_2_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln414_2_reg_921[2]_i_1_n_0 ),
        .Q(sub_ln414_3_reg_926[2]),
        .R(1'b0));
  FDRE \sub_ln414_2_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln414_2_reg_921[3]_i_1_n_0 ),
        .Q(sub_ln414_3_reg_926[3]),
        .R(1'b0));
  FDRE \sub_ln414_2_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln414_2_reg_921[4]_i_1_n_0 ),
        .Q(sub_ln414_3_reg_926[4]),
        .R(1'b0));
  FDRE \sub_ln414_2_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln421_reg_844_reg_n_0_[5] ),
        .Q(sub_ln414_3_reg_926[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_4_reg_950[0]_i_1 
       (.I0(trunc_ln414_3_reg_868[0]),
        .O(\sub_ln414_4_reg_950[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_4_reg_950[1]_i_1 
       (.I0(trunc_ln414_3_reg_868[1]),
        .O(\sub_ln414_4_reg_950[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_4_reg_950[2]_i_1 
       (.I0(trunc_ln414_3_reg_868[2]),
        .O(\sub_ln414_4_reg_950[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_4_reg_950[4]_i_1 
       (.I0(trunc_ln414_3_reg_868[4]),
        .O(\sub_ln414_4_reg_950[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \sub_ln414_4_reg_950[5]_i_1 
       (.I0(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I1(icmp_ln412_reg_840),
        .I2(icmp_ln416_reg_852),
        .O(icmp_ln674_reg_9310));
  FDRE \sub_ln414_4_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\sub_ln414_4_reg_950[0]_i_1_n_0 ),
        .Q(sub_ln414_4_reg_950[0]),
        .R(1'b0));
  FDRE \sub_ln414_4_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\sub_ln414_4_reg_950[1]_i_1_n_0 ),
        .Q(sub_ln414_4_reg_950[1]),
        .R(1'b0));
  FDRE \sub_ln414_4_reg_950_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\sub_ln414_4_reg_950[2]_i_1_n_0 ),
        .Q(sub_ln414_4_reg_950[2]),
        .R(1'b0));
  FDRE \sub_ln414_4_reg_950_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(trunc_ln414_3_reg_868[3]),
        .Q(sub_ln414_4_reg_950[3]),
        .R(1'b0));
  FDRE \sub_ln414_4_reg_950_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\sub_ln414_4_reg_950[4]_i_1_n_0 ),
        .Q(sub_ln414_4_reg_950[4]),
        .R(1'b0));
  FDRE \sub_ln414_4_reg_950_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(trunc_ln414_3_reg_868[5]),
        .Q(sub_ln414_4_reg_950[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_reg_999[0]_i_1 
       (.I0(trunc_ln414_reg_963[0]),
        .O(\sub_ln414_reg_999[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_reg_999[1]_i_1 
       (.I0(trunc_ln414_reg_963[1]),
        .O(\sub_ln414_reg_999[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_reg_999[2]_i_1 
       (.I0(trunc_ln414_reg_963[2]),
        .O(\sub_ln414_reg_999[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_reg_999[3]_i_1 
       (.I0(trunc_ln414_reg_963[3]),
        .O(\sub_ln414_reg_999[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_reg_999[4]_i_1 
       (.I0(trunc_ln414_reg_963[4]),
        .O(\sub_ln414_reg_999[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \sub_ln414_reg_999[5]_i_1 
       (.I0(icmp_ln414_reg_955),
        .I1(\bits_to_add_2_reg_873[31]_i_2_n_0 ),
        .I2(icmp_ln412_reg_840_pp0_iter2_reg),
        .O(sub_ln414_reg_9990));
  FDRE \sub_ln414_reg_999_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln414_reg_9990),
        .D(\sub_ln414_reg_999[0]_i_1_n_0 ),
        .Q(sub_ln414_reg_999[0]),
        .R(1'b0));
  FDRE \sub_ln414_reg_999_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln414_reg_9990),
        .D(\sub_ln414_reg_999[1]_i_1_n_0 ),
        .Q(sub_ln414_reg_999[1]),
        .R(1'b0));
  FDRE \sub_ln414_reg_999_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln414_reg_9990),
        .D(\sub_ln414_reg_999[2]_i_1_n_0 ),
        .Q(sub_ln414_reg_999[2]),
        .R(1'b0));
  FDRE \sub_ln414_reg_999_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln414_reg_9990),
        .D(\sub_ln414_reg_999[3]_i_1_n_0 ),
        .Q(sub_ln414_reg_999[3]),
        .R(1'b0));
  FDRE \sub_ln414_reg_999_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln414_reg_9990),
        .D(\sub_ln414_reg_999[4]_i_1_n_0 ),
        .Q(sub_ln414_reg_999[4]),
        .R(1'b0));
  FDRE \sub_ln414_reg_999_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln414_reg_9990),
        .D(trunc_ln414_reg_963[5]),
        .Q(sub_ln414_reg_999[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[12]_i_2 
       (.I0(bits_to_add_2_reg_873[12]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[12]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[12]),
        .O(\sub_ln421_reg_844[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[12]_i_3 
       (.I0(bits_to_add_2_reg_873[11]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[11]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[11]),
        .O(\sub_ln421_reg_844[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[12]_i_4 
       (.I0(bits_to_add_2_reg_873[10]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[10]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[10]),
        .O(\sub_ln421_reg_844[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[12]_i_5 
       (.I0(bits_to_add_2_reg_873[9]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[9]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[9]),
        .O(\sub_ln421_reg_844[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[16]_i_2 
       (.I0(bits_to_add_2_reg_873[16]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[16]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[16]),
        .O(\sub_ln421_reg_844[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[16]_i_3 
       (.I0(bits_to_add_2_reg_873[15]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[15]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[15]),
        .O(\sub_ln421_reg_844[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[16]_i_4 
       (.I0(bits_to_add_2_reg_873[14]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[14]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[14]),
        .O(\sub_ln421_reg_844[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[16]_i_5 
       (.I0(bits_to_add_2_reg_873[13]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[13]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[13]),
        .O(\sub_ln421_reg_844[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[20]_i_2 
       (.I0(bits_to_add_2_reg_873[20]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[20]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[20]),
        .O(\sub_ln421_reg_844[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[20]_i_3 
       (.I0(bits_to_add_2_reg_873[19]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[19]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[19]),
        .O(\sub_ln421_reg_844[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[20]_i_4 
       (.I0(bits_to_add_2_reg_873[18]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[18]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[18]),
        .O(\sub_ln421_reg_844[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[20]_i_5 
       (.I0(bits_to_add_2_reg_873[17]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[17]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[17]),
        .O(\sub_ln421_reg_844[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[24]_i_2 
       (.I0(bits_to_add_2_reg_873[24]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[24]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[24]),
        .O(\sub_ln421_reg_844[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[24]_i_3 
       (.I0(bits_to_add_2_reg_873[23]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[23]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[23]),
        .O(\sub_ln421_reg_844[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[24]_i_4 
       (.I0(bits_to_add_2_reg_873[22]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[22]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[22]),
        .O(\sub_ln421_reg_844[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[24]_i_5 
       (.I0(bits_to_add_2_reg_873[21]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[21]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[21]),
        .O(\sub_ln421_reg_844[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[28]_i_2 
       (.I0(bits_to_add_2_reg_873[28]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[28]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[28]),
        .O(\sub_ln421_reg_844[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[28]_i_3 
       (.I0(bits_to_add_2_reg_873[27]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[27]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[27]),
        .O(\sub_ln421_reg_844[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[28]_i_4 
       (.I0(bits_to_add_2_reg_873[26]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[26]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[26]),
        .O(\sub_ln421_reg_844[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[28]_i_5 
       (.I0(bits_to_add_2_reg_873[25]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[25]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[25]),
        .O(\sub_ln421_reg_844[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[31]_i_2 
       (.I0(bits_to_add_2_reg_873[31]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[31]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[31]),
        .O(\sub_ln421_reg_844[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[31]_i_3 
       (.I0(bits_to_add_2_reg_873[30]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[30]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[30]),
        .O(\sub_ln421_reg_844[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[31]_i_4 
       (.I0(bits_to_add_2_reg_873[29]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[29]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[29]),
        .O(\sub_ln421_reg_844[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[4]_i_2 
       (.I0(bits_to_add_2_reg_873[4]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[4]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[4]),
        .O(\sub_ln421_reg_844[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[4]_i_3 
       (.I0(bits_to_add_2_reg_873[3]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[3]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[3]),
        .O(\sub_ln421_reg_844[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[4]_i_4 
       (.I0(bits_to_add_2_reg_873[2]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[2]),
        .O(\sub_ln421_reg_844[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[4]_i_5 
       (.I0(bits_to_add_2_reg_873[1]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[1]),
        .O(\sub_ln421_reg_844[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[8]_i_2 
       (.I0(bits_to_add_2_reg_873[5]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[5]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[5]),
        .O(\sub_ln421_reg_844[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[8]_i_3 
       (.I0(bits_to_add_2_reg_873[8]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[8]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[8]),
        .O(\sub_ln421_reg_844[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[8]_i_4 
       (.I0(bits_to_add_2_reg_873[7]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[7]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[7]),
        .O(\sub_ln421_reg_844[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \sub_ln421_reg_844[8]_i_5 
       (.I0(bits_to_add_2_reg_873[6]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[6]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[6]),
        .O(\sub_ln421_reg_844[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \sub_ln421_reg_844[8]_i_6 
       (.I0(bits_to_add_fu_102[5]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(bits_to_add_1_reg_889[5]),
        .I4(icmp_ln412_reg_840),
        .I5(bits_to_add_2_reg_873[5]),
        .O(\sub_ln421_reg_844[8]_i_6_n_0 ));
  FDRE \sub_ln421_reg_844_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sel0[0]),
        .Q(\sub_ln421_reg_844_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[10] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[10]),
        .Q(\sub_ln421_reg_844_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[11] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[11]),
        .Q(\sub_ln421_reg_844_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[12] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[12]),
        .Q(\sub_ln421_reg_844_reg_n_0_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln421_reg_844_reg[12]_i_1 
       (.CI(\sub_ln421_reg_844_reg[8]_i_1_n_0 ),
        .CO({\sub_ln421_reg_844_reg[12]_i_1_n_0 ,\sub_ln421_reg_844_reg[12]_i_1_n_1 ,\sub_ln421_reg_844_reg[12]_i_1_n_2 ,\sub_ln421_reg_844_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln421_fu_278_p2[12:9]),
        .S({\sub_ln421_reg_844[12]_i_2_n_0 ,\sub_ln421_reg_844[12]_i_3_n_0 ,\sub_ln421_reg_844[12]_i_4_n_0 ,\sub_ln421_reg_844[12]_i_5_n_0 }));
  FDRE \sub_ln421_reg_844_reg[13] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[13]),
        .Q(\sub_ln421_reg_844_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[14] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[14]),
        .Q(\sub_ln421_reg_844_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[15] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[15]),
        .Q(\sub_ln421_reg_844_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[16] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[16]),
        .Q(\sub_ln421_reg_844_reg_n_0_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln421_reg_844_reg[16]_i_1 
       (.CI(\sub_ln421_reg_844_reg[12]_i_1_n_0 ),
        .CO({\sub_ln421_reg_844_reg[16]_i_1_n_0 ,\sub_ln421_reg_844_reg[16]_i_1_n_1 ,\sub_ln421_reg_844_reg[16]_i_1_n_2 ,\sub_ln421_reg_844_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln421_fu_278_p2[16:13]),
        .S({\sub_ln421_reg_844[16]_i_2_n_0 ,\sub_ln421_reg_844[16]_i_3_n_0 ,\sub_ln421_reg_844[16]_i_4_n_0 ,\sub_ln421_reg_844[16]_i_5_n_0 }));
  FDRE \sub_ln421_reg_844_reg[17] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[17]),
        .Q(\sub_ln421_reg_844_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[18] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[18]),
        .Q(\sub_ln421_reg_844_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[19] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[19]),
        .Q(\sub_ln421_reg_844_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[1]),
        .Q(\sub_ln421_reg_844_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[20] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[20]),
        .Q(\sub_ln421_reg_844_reg_n_0_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln421_reg_844_reg[20]_i_1 
       (.CI(\sub_ln421_reg_844_reg[16]_i_1_n_0 ),
        .CO({\sub_ln421_reg_844_reg[20]_i_1_n_0 ,\sub_ln421_reg_844_reg[20]_i_1_n_1 ,\sub_ln421_reg_844_reg[20]_i_1_n_2 ,\sub_ln421_reg_844_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln421_fu_278_p2[20:17]),
        .S({\sub_ln421_reg_844[20]_i_2_n_0 ,\sub_ln421_reg_844[20]_i_3_n_0 ,\sub_ln421_reg_844[20]_i_4_n_0 ,\sub_ln421_reg_844[20]_i_5_n_0 }));
  FDRE \sub_ln421_reg_844_reg[21] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[21]),
        .Q(\sub_ln421_reg_844_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[22] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[22]),
        .Q(\sub_ln421_reg_844_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[23] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[23]),
        .Q(\sub_ln421_reg_844_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[24] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[24]),
        .Q(\sub_ln421_reg_844_reg_n_0_[24] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln421_reg_844_reg[24]_i_1 
       (.CI(\sub_ln421_reg_844_reg[20]_i_1_n_0 ),
        .CO({\sub_ln421_reg_844_reg[24]_i_1_n_0 ,\sub_ln421_reg_844_reg[24]_i_1_n_1 ,\sub_ln421_reg_844_reg[24]_i_1_n_2 ,\sub_ln421_reg_844_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln421_fu_278_p2[24:21]),
        .S({\sub_ln421_reg_844[24]_i_2_n_0 ,\sub_ln421_reg_844[24]_i_3_n_0 ,\sub_ln421_reg_844[24]_i_4_n_0 ,\sub_ln421_reg_844[24]_i_5_n_0 }));
  FDRE \sub_ln421_reg_844_reg[25] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[25]),
        .Q(\sub_ln421_reg_844_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[26] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[26]),
        .Q(\sub_ln421_reg_844_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[27] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[27]),
        .Q(\sub_ln421_reg_844_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[28] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[28]),
        .Q(\sub_ln421_reg_844_reg_n_0_[28] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln421_reg_844_reg[28]_i_1 
       (.CI(\sub_ln421_reg_844_reg[24]_i_1_n_0 ),
        .CO({\sub_ln421_reg_844_reg[28]_i_1_n_0 ,\sub_ln421_reg_844_reg[28]_i_1_n_1 ,\sub_ln421_reg_844_reg[28]_i_1_n_2 ,\sub_ln421_reg_844_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln421_fu_278_p2[28:25]),
        .S({\sub_ln421_reg_844[28]_i_2_n_0 ,\sub_ln421_reg_844[28]_i_3_n_0 ,\sub_ln421_reg_844[28]_i_4_n_0 ,\sub_ln421_reg_844[28]_i_5_n_0 }));
  FDRE \sub_ln421_reg_844_reg[29] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[29]),
        .Q(\sub_ln421_reg_844_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[2]),
        .Q(\sub_ln421_reg_844_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[30] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[30]),
        .Q(\sub_ln421_reg_844_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[31] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[31]),
        .Q(\sub_ln421_reg_844_reg_n_0_[31] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln421_reg_844_reg[31]_i_1 
       (.CI(\sub_ln421_reg_844_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub_ln421_reg_844_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_ln421_reg_844_reg[31]_i_1_n_2 ,\sub_ln421_reg_844_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln421_reg_844_reg[31]_i_1_O_UNCONNECTED [3],sub_ln421_fu_278_p2[31:29]}),
        .S({1'b0,\sub_ln421_reg_844[31]_i_2_n_0 ,\sub_ln421_reg_844[31]_i_3_n_0 ,\sub_ln421_reg_844[31]_i_4_n_0 }));
  FDRE \sub_ln421_reg_844_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[3]),
        .Q(\sub_ln421_reg_844_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[4]),
        .Q(\sub_ln421_reg_844_reg_n_0_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln421_reg_844_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln421_reg_844_reg[4]_i_1_n_0 ,\sub_ln421_reg_844_reg[4]_i_1_n_1 ,\sub_ln421_reg_844_reg[4]_i_1_n_2 ,\sub_ln421_reg_844_reg[4]_i_1_n_3 }),
        .CYINIT(\trunc_ln414_3_reg_868[0]_i_1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln421_fu_278_p2[4:1]),
        .S({\sub_ln421_reg_844[4]_i_2_n_0 ,\sub_ln421_reg_844[4]_i_3_n_0 ,\sub_ln421_reg_844[4]_i_4_n_0 ,\sub_ln421_reg_844[4]_i_5_n_0 }));
  FDRE \sub_ln421_reg_844_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[5]),
        .Q(\sub_ln421_reg_844_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[6]),
        .Q(\sub_ln421_reg_844_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[7]),
        .Q(\sub_ln421_reg_844_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sub_ln421_reg_844_reg[8] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[8]),
        .Q(\sub_ln421_reg_844_reg_n_0_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln421_reg_844_reg[8]_i_1 
       (.CI(\sub_ln421_reg_844_reg[4]_i_1_n_0 ),
        .CO({\sub_ln421_reg_844_reg[8]_i_1_n_0 ,\sub_ln421_reg_844_reg[8]_i_1_n_1 ,\sub_ln421_reg_844_reg[8]_i_1_n_2 ,\sub_ln421_reg_844_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sub_ln421_reg_844[8]_i_2_n_0 }),
        .O(sub_ln421_fu_278_p2[8:5]),
        .S({\sub_ln421_reg_844[8]_i_3_n_0 ,\sub_ln421_reg_844[8]_i_4_n_0 ,\sub_ln421_reg_844[8]_i_5_n_0 ,\sub_ln421_reg_844[8]_i_6_n_0 }));
  FDRE \sub_ln421_reg_844_reg[9] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(sub_ln421_fu_278_p2[9]),
        .Q(\sub_ln421_reg_844_reg_n_0_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_2_reg_945[0]_i_1 
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[0] ),
        .O(\sub_ln674_2_reg_945[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_2_reg_945[1]_i_1 
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[1] ),
        .O(\sub_ln674_2_reg_945[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_2_reg_945[2]_i_1 
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[2] ),
        .O(\sub_ln674_2_reg_945[2]_i_1_n_0 ));
  FDRE \sub_ln674_2_reg_945_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\sub_ln674_2_reg_945[0]_i_1_n_0 ),
        .Q(sub_ln674_2_reg_945[0]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_945_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\sub_ln674_2_reg_945[1]_i_1_n_0 ),
        .Q(sub_ln674_2_reg_945[1]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_945_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\sub_ln674_2_reg_945[2]_i_1_n_0 ),
        .Q(sub_ln674_2_reg_945[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \sub_ln674_4_reg_983[1]_i_1 
       (.I0(trunc_ln674_reg_938[1]),
        .I1(trunc_ln674_reg_938[0]),
        .I2(icmp_ln674_reg_931),
        .O(sub_ln674_4_fu_522_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h95AA)) 
    \sub_ln674_4_reg_983[2]_i_1 
       (.I0(trunc_ln674_reg_938[2]),
        .I1(trunc_ln674_reg_938[0]),
        .I2(trunc_ln674_reg_938[1]),
        .I3(icmp_ln674_reg_931),
        .O(sub_ln674_4_fu_522_p2[2]));
  LUT6 #(
    .INIT(64'h2AAAD555D5552AAA)) 
    \sub_ln674_4_reg_983[3]_i_1 
       (.I0(icmp_ln674_reg_931),
        .I1(trunc_ln674_reg_938[2]),
        .I2(trunc_ln674_reg_938[1]),
        .I3(trunc_ln674_reg_938[0]),
        .I4(trunc_ln674_reg_938[3]),
        .I5(trunc_ln674_1_reg_862_pp0_iter2_reg),
        .O(sub_ln674_4_fu_522_p2[3]));
  FDRE \sub_ln674_4_reg_983_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(trunc_ln674_reg_938[0]),
        .Q(sub_ln674_4_reg_983[0]),
        .R(1'b0));
  FDRE \sub_ln674_4_reg_983_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(sub_ln674_4_fu_522_p2[1]),
        .Q(sub_ln674_4_reg_983[1]),
        .R(1'b0));
  FDRE \sub_ln674_4_reg_983_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(sub_ln674_4_fu_522_p2[2]),
        .Q(sub_ln674_4_reg_983[2]),
        .R(1'b0));
  FDRE \sub_ln674_4_reg_983_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln414_2_reg_9930),
        .D(sub_ln674_4_fu_522_p2[3]),
        .Q(sub_ln674_4_reg_983[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln674_reg_902[1]_i_1 
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[0] ),
        .I1(\bits_to_add_load_1_reg_833_reg_n_0_[1] ),
        .O(\sub_ln674_reg_902[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln674_reg_902[2]_i_1 
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[0] ),
        .I1(\bits_to_add_load_1_reg_833_reg_n_0_[1] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[2] ),
        .O(\sub_ln674_reg_902[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_ln674_reg_902[3]_i_1 
       (.I0(\bits_to_add_load_1_reg_833_reg_n_0_[2] ),
        .I1(\bits_to_add_load_1_reg_833_reg_n_0_[1] ),
        .I2(\bits_to_add_load_1_reg_833_reg_n_0_[0] ),
        .I3(\bits_to_add_load_1_reg_833_reg_n_0_[3] ),
        .O(\sub_ln674_reg_902[3]_i_1_n_0 ));
  FDRE \sub_ln674_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\bits_to_add_load_1_reg_833_reg_n_0_[0] ),
        .Q(sub_ln674_reg_902[0]),
        .R(1'b0));
  FDRE \sub_ln674_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln674_reg_902[1]_i_1_n_0 ),
        .Q(sub_ln674_reg_902[1]),
        .R(1'b0));
  FDRE \sub_ln674_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln674_reg_902[2]_i_1_n_0 ),
        .Q(sub_ln674_reg_902[2]),
        .R(1'b0));
  FDRE \sub_ln674_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln674_reg_902[3]_i_1_n_0 ),
        .Q(sub_ln674_reg_902[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0B0B0B0B0B000B0B)) 
    \tmp_V_reg_894[7]_i_1 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(strm_full_n),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(\icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0] ),
        .O(p_25_in));
  FDRE \tmp_V_reg_894_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_reg_894[0]),
        .Q(tmp_V_reg_894_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_reg_894[1]),
        .Q(tmp_V_reg_894_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_reg_894[2]),
        .Q(tmp_V_reg_894_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_reg_894[3]),
        .Q(tmp_V_reg_894_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_reg_894[4]),
        .Q(tmp_V_reg_894_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_reg_894[5]),
        .Q(tmp_V_reg_894_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_reg_894[6]),
        .Q(tmp_V_reg_894_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_reg_894[7]),
        .Q(tmp_V_reg_894_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(out_mat_420_dout[0]),
        .Q(tmp_V_reg_894[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_reg[1] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(out_mat_420_dout[1]),
        .Q(tmp_V_reg_894[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_reg[2] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(out_mat_420_dout[2]),
        .Q(tmp_V_reg_894[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(out_mat_420_dout[3]),
        .Q(tmp_V_reg_894[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_reg[4] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(out_mat_420_dout[4]),
        .Q(tmp_V_reg_894[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_reg[5] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(out_mat_420_dout[5]),
        .Q(tmp_V_reg_894[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_reg[6] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(out_mat_420_dout[6]),
        .Q(tmp_V_reg_894[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_894_reg[7] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(out_mat_420_dout[7]),
        .Q(tmp_V_reg_894[7]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln421_reg_878[0]),
        .Q(trunc_ln414_1_reg_883_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln421_reg_878[1]),
        .Q(trunc_ln414_1_reg_883_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln421_reg_878[2]),
        .Q(trunc_ln414_1_reg_883_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln421_reg_878[3]),
        .Q(trunc_ln414_1_reg_883_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln421_reg_878[4]),
        .Q(trunc_ln414_1_reg_883_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln421_reg_878[5]),
        .Q(trunc_ln414_1_reg_883_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_883_pp0_iter2_reg[0]),
        .Q(trunc_ln414_1_reg_883_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_883_pp0_iter2_reg[1]),
        .Q(trunc_ln414_1_reg_883_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_883_pp0_iter2_reg[2]),
        .Q(trunc_ln414_1_reg_883_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_883_pp0_iter2_reg[3]),
        .Q(trunc_ln414_1_reg_883_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_883_pp0_iter2_reg[4]),
        .Q(trunc_ln414_1_reg_883_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_883_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_883_pp0_iter2_reg[5]),
        .Q(trunc_ln414_1_reg_883_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln414_2_reg_915_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln421_reg_844_reg_n_0_[0] ),
        .Q(trunc_ln414_2_reg_915[0]),
        .R(1'b0));
  FDRE \trunc_ln414_2_reg_915_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln421_reg_844_reg_n_0_[1] ),
        .Q(trunc_ln414_2_reg_915[1]),
        .R(1'b0));
  FDRE \trunc_ln414_2_reg_915_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln421_reg_844_reg_n_0_[2] ),
        .Q(trunc_ln414_2_reg_915[2]),
        .R(1'b0));
  FDRE \trunc_ln414_2_reg_915_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln421_reg_844_reg_n_0_[3] ),
        .Q(trunc_ln414_2_reg_915[3]),
        .R(1'b0));
  FDRE \trunc_ln414_2_reg_915_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln414_1_reg_907[0]_i_1_n_0 ),
        .D(\sub_ln421_reg_844_reg_n_0_[4] ),
        .Q(trunc_ln414_2_reg_915[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \trunc_ln414_3_reg_868[0]_i_1 
       (.I0(bits_to_add_2_reg_873[0]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[0]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[0]),
        .O(\trunc_ln414_3_reg_868[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \trunc_ln414_3_reg_868[1]_i_1 
       (.I0(bits_to_add_2_reg_873[1]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[1]),
        .O(\trunc_ln414_3_reg_868[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00001D00FFFF1DFF)) 
    \trunc_ln414_3_reg_868[2]_i_1 
       (.I0(bits_to_add_2_reg_873[2]),
        .I1(icmp_ln412_reg_840),
        .I2(bits_to_add_1_reg_889[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_state17),
        .I5(bits_to_add_fu_102[2]),
        .O(\trunc_ln414_3_reg_868[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \trunc_ln414_3_reg_868[3]_inv_i_1 
       (.I0(\last_N_size_reg_777_reg_n_0_[3] ),
        .I1(icmp_ln398_reg_821),
        .I2(sel0[3]),
        .O(\trunc_ln414_3_reg_868[3]_inv_i_1_n_0 ));
  FDRE \trunc_ln414_3_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(\trunc_ln414_3_reg_868[0]_i_1_n_0 ),
        .Q(trunc_ln414_3_reg_868[0]),
        .R(1'b0));
  FDRE \trunc_ln414_3_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(\trunc_ln414_3_reg_868[1]_i_1_n_0 ),
        .Q(trunc_ln414_3_reg_868[1]),
        .R(1'b0));
  FDRE \trunc_ln414_3_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(\trunc_ln414_3_reg_868[2]_i_1_n_0 ),
        .Q(trunc_ln414_3_reg_868[2]),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \trunc_ln414_3_reg_868_reg[3]_inv 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(\trunc_ln414_3_reg_868[3]_inv_i_1_n_0 ),
        .Q(trunc_ln414_3_reg_868[3]),
        .R(1'b0));
  FDRE \trunc_ln414_3_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln414_3_fu_312_p1[4]),
        .Q(trunc_ln414_3_reg_868[4]),
        .R(1'b0));
  FDRE \trunc_ln414_3_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(bits_to_add_2_reg_8730),
        .D(trunc_ln414_3_fu_312_p1[5]),
        .Q(trunc_ln414_3_reg_868[5]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_963[0]),
        .Q(trunc_ln414_reg_963_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_963[1]),
        .Q(trunc_ln414_reg_963_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_963[2]),
        .Q(trunc_ln414_reg_963_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_963[3]),
        .Q(trunc_ln414_reg_963_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_963[4]),
        .Q(trunc_ln414_reg_963_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_963[5]),
        .Q(trunc_ln414_reg_963_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sub_ln421_reg_844_reg_n_0_[0] ),
        .Q(trunc_ln414_reg_963[0]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sub_ln421_reg_844_reg_n_0_[1] ),
        .Q(trunc_ln414_reg_963[1]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sub_ln421_reg_844_reg_n_0_[2] ),
        .Q(trunc_ln414_reg_963[2]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sub_ln421_reg_844_reg_n_0_[3] ),
        .Q(trunc_ln414_reg_963[3]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sub_ln421_reg_844_reg_n_0_[4] ),
        .Q(trunc_ln414_reg_963[4]),
        .R(1'b0));
  FDRE \trunc_ln414_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sub_ln421_reg_844_reg_n_0_[5] ),
        .Q(trunc_ln414_reg_963[5]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_862_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln417_reg_857_reg_n_0_[3] ),
        .Q(trunc_ln674_1_reg_862_pp0_iter2_reg),
        .R(1'b0));
  FDRE \trunc_ln674_reg_938_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\bits_to_add_load_1_reg_833_reg_n_0_[0] ),
        .Q(trunc_ln674_reg_938[0]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_938_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\bits_to_add_load_1_reg_833_reg_n_0_[1] ),
        .Q(trunc_ln674_reg_938[1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_938_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\bits_to_add_load_1_reg_833_reg_n_0_[2] ),
        .Q(trunc_ln674_reg_938[2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_938_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_reg_9310),
        .D(\bits_to_add_load_1_reg_833_reg_n_0_[3] ),
        .Q(trunc_ln674_reg_938[3]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
