# daily_verilog
I will Update here my daily progress in the Verilog programming
