-- VHDL for IBM SMS ALD page 15.70.06.1
-- Title: F CH INPUT SWITCHING B BIT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/27/2020 5:15:55 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_70_06_1_F_CH_INPUT_SWITCHING_B_BIT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_TO_F_CH:	 in STD_LOGIC;
		PS_F1_INPUT_B_BIT_STAR_SIF:	 in STD_LOGIC;
		PS_F1_INPUT_B_BIT_STAR_1414_STAR:	 in STD_LOGIC;
		PS_F1_INPUT_B_BIT_STAR_1412_19:	 in STD_LOGIC;
		MC_F_CH_1301_TO_CPU_B_BIT:	 in STD_LOGIC;
		MC_F_CH_1405_TO_CPU_B_BIT:	 in STD_LOGIC;
		MS_FILE_TO_F_CH:	 in STD_LOGIC;
		MC_F_CH_TAU_TO_CPU_B_BIT:	 in STD_LOGIC;
		MS_TAPE_TO_F_CH:	 in STD_LOGIC;
		PS_F1_INPUT_B_BIT:	 out STD_LOGIC;
		MS_F1_INPUT_B_BIT:	 out STD_LOGIC);
end ALD_15_70_06_1_F_CH_INPUT_SWITCHING_B_BIT;

architecture behavioral of ALD_15_70_06_1_F_CH_INPUT_SWITCHING_B_BIT is 

	signal OUT_4C_G: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_1C_D: STD_LOGIC;
	signal OUT_2E_A: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_2G_A: STD_LOGIC;
	signal OUT_DOT_5E: STD_LOGIC;
	signal OUT_DOT_2E: STD_LOGIC;

begin

	OUT_4C_G <= NOT(PS_ASSEMBLY_CH_B_BIT AND PS_ASSEMBLY_TO_F_CH );
	OUT_2C_C <= NOT(OUT_4C_G );
	OUT_1C_D <= NOT OUT_1E_C;
	OUT_2E_A <= NOT(OUT_DOT_5E OR MS_FILE_TO_F_CH );
	OUT_1E_C <= NOT OUT_DOT_2E;
	OUT_2G_A <= NOT(MC_F_CH_TAU_TO_CPU_B_BIT OR MS_TAPE_TO_F_CH );
	OUT_DOT_5E <= MC_F_CH_1301_TO_CPU_B_BIT AND MC_F_CH_1405_TO_CPU_B_BIT;
	OUT_DOT_2E <= OUT_2C_C OR OUT_2E_A OR PS_F1_INPUT_B_BIT_STAR_SIF OR PS_F1_INPUT_B_BIT_STAR_1414_STAR OR PS_F1_INPUT_B_BIT_STAR_1412_19 OR OUT_2G_A;

	PS_F1_INPUT_B_BIT <= OUT_1C_D;
	MS_F1_INPUT_B_BIT <= OUT_1E_C;


end;
