0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_2/project_2_2/project_2_2.sim/sim_1/synth/timing/gcd_core_tb_time_synth.v,1580451745,verilog,,,,dp;fsm;gcd_core;glbl,,,,,,,,
C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_2/project_2_2/project_2_2.srcs/sim_1/imports/lab_2/gcd_core_tb.sv,1580451125,systemVerilog,,,,gcd_core_tb,,,,,,,,
