<?xml version='1.0' encoding='utf-8'?>
<HwDescription>
  <BeBoard Id="0" boardType="CBC3FC7" eventType="VR">
      <connection id="board" uri="chtcp-2.0://cmsuptracker008.cern.ch:10203?target=192.168.0.82:50001" address_table="file://settings/address_tables/IC_cbc3_address_table.xml" />

    <Module FeId="0" FMCId="1" ModuleId="0" Status="1">
        <Global>
            <Settings threshold="570" latency="199"/>
            <TestPulse enable="0" polarity="0" amplitude="0xFF" channelgroup="0" delay="0" groundothers="1"/>
            <ClusterStub clusterwidth="4" ptwidth="3" layerswap="0" off1="0" off2="0" off3="0" off4="0"/>
            <Misc analogmux="0b00000" pipelogic="1" stublogic="1" or254="0" tpgclock="1" testclock="1" dll="4"/>
            <ChannelMask disable=""/>
        </Global>
            <!--<Global_CBC_Register name="HIP&amp;TestMode"> 0x18 </Global_CBC_Register>-->
        <CBC_Files path="./settings/CbcFiles/" />
        <CBC Id="0" configfile="CBC3_default.txt"/>
        <CBC Id="1" configfile="CBC3_default.txt"/>
    </Module>

    <SLink>
        <DebugMode type="FULL"/>
        <ConditionData type="I2C" Register="VCth1" FeId="0" CbcId="0"/>
        <ConditionData type="User" UID="0x80" FeId="0" CbcId="0"> 0x22 </ConditionData>
        <ConditionData type="HV" FeId="0" Sensor="2"> 250 </ConditionData>
        <ConditionData type="TDC" FeId="0xFF"/>
    </SLink>

    <!--TRIGGER-->
    <Register name="cbc_system_cnfg">
        <!--CLOCKING - 0x0 EXTERNAL / 0x1 INTERNAL-->
        <!--required-->
        <Register name="cbc_system_clk"> 0x1 </Register>
        <!--FAST SIGNAL SOURCE-->
        <Register name="fast_signal_manager">
            <Register name="fast_signal_enable">
                <Register name="async_l1a"> 0x0 </Register>
                <Register name="fmc"> 0x0 </Register>
                <Register name="ipbus"> 0x1 </Register>
                <Register name="internal"> 0x1 </Register>
            </Register>
            <!--FAST SIGNAL GENERATOR CONFIG-->
            <Register name="fast_signal_generator">
                <Register name="enable">
                    <Register name="fast_reset"> 0 </Register>
                    <Register name="trigger"> 1 </Register>
                    <Register name="test_pulse"> 0 </Register>
                    <Register name="orbit_reset"> 0 </Register>
                </Register>
                <!--FAST SIGNAL GENERATOR TIMING-->
                <Register name="Ncycle"> 0 </Register>
                <Register name="cycle_period"> 8000 </Register>
                <Register name="trigger_timing"> 19 </Register>
                <Register name="test_pulse_timing"> 2 </Register>
                <Register name="orbit_reset_timing"> 100 </Register>
            </Register>
        </Register>
        <!--to output trigger-->
        <Register name="global.test_out.1"> 0x0001 </Register>
        <Register name="global.test_out.2"> 0x0004 </Register>
        <!--to decide where the trigger veto is sent 0 for internal, 1 for external-->
        <Register name="global.misc.trigger_master_external"> 0 </Register>
        <!--use this if multiple single CBC FEs connected - in case of hybrid this is automatic and thus not required-->
        <!--I2C address and fe_id both need to be set-->
        <Register name="global.cbc1.i2c_address"> 0x41 </Register>
        <Register name="global.cbc1.fe_id"> 1 </Register>
        <Register name="global.cbc2.i2c_address"> 0x42 </Register>
        <Register name="global.cbc2.fe_id"> 1 </Register>
        <!--<Register name="global.cbc2.active"> 0 </Register>-->
        <Register name="global.cbc3.active"> 0 </Register>
        <Register name="global.cbc4.active"> 0 </Register>
        <Register name="global.cbc5.active"> 0 </Register>
        <Register name="global.cbc6.active"> 0 </Register>
        <Register name="global.cbc7.active"> 0 </Register>
        <Register name="global.cbc8.active"> 0 </Register>
        <!--LATENCIES-->
        <!--Cbc IDs start with 1 in FW-->
        <Register name="cbc_data_processors">
            <Register name="cbc1.latencies">
                <Register name="l1a"> 199 </Register>
                <Register name="trig_data"> 196 </Register>
            </Register>
            <Register name="cbc2.latencies">
                <Register name="l1a"> 199 </Register>
                <Register name="trig_data"> 196 </Register>
            </Register>
        </Register>
        <!--Cbc for data clock timing tuning per FE-->
        <Register name="io.fe1.cbc_sel"> 1 </Register>
        <Register name="io.data_clock_timing_tuning.idelay_offset"> 0x3 </Register>
        <!--<Register name="io.fe2.cbc_sel"> 1 </Register>-->
    </Register>
  </BeBoard>
   
<Settings>
    <!--Calibration-->
    <Setting name="Nevents" > 100 </Setting>
    <Setting name="VerificationLoop">1</Setting>
    <Setting name="FitSCurves" > 0 </Setting>

    <!--Bias Sweep-->
    <Setting name="SweepTimeout">1</Setting>
    <Setting name="StepSize">5</Setting>
    <Setting name="KePort">8083</Setting>
    <Setting name="HMPPort">8081</Setting>

    <!--Common Mode Noise-->
   <Setting name="doSimulate">0</Setting>
    <Setting name="SimOccupancy">50</Setting>
</Settings>

</HwDescription>

