#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jan  3 21:33:00 2021
# Process ID: 10200
# Current directory: F:/WowerSketch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6164 F:\WowerSketch\WowerSketch.xpr
# Log file: F:/WowerSketch/vivado.log
# Journal file: F:/WowerSketch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/WowerSketch/WowerSketch.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/hanyh/Desktop/WowerSketch' since last save.
WARNING: [Project 1-312] File not found as 'F:/insert/insert.srcs/sources_1/new/CRC32_D64.v'; using path 'C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/CRC32_D64.v' instead.
WARNING: [Project 1-312] File not found as 'F:/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v'; using path 'C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'F:/insert/insert.srcs/sources_1/new/CRC32_D64.v'; using path 'C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/CRC32_D64.v' instead.
WARNING: [Project 1-312] File not found as 'F:/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v'; using path 'C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v' instead.
WARNING: [Project 1-312] File not found as 'F:/insert/insert.srcs/sources_1/new/CRC32_D64.v'; using path 'C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/CRC32_D64.v' instead.
WARNING: [Project 1-312] File not found as 'F:/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v'; using path 'C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2017.04/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 773.563 ; gain = 105.637
update_compile_order -fileset sources_1
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-2
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/WowerSketch/WowerSketch.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [F:/WowerSketch/WowerSketch.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1458.906 ; gain = 671.891
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2110.020 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  3 21:38:28 2021...
