[{"commit":{"message":"review"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/prefetch_linux_riscv.inline.hpp"}],"sha":"0c8691b90a15a2acf76ba57a6917eae0c1d4d100"},{"commit":{"message":"Remove uncessary cache line alignement"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"e968f7164124dcf560807c9ff7765e6f82b64cdd"},{"commit":{"message":"8295948: Support for Zicbop\/prefetch instructions on RISC-V\n\nThe OpenJDK supports generating prefetch instructions on most platforms.\nRISC-V supports through the Zicbop extension the use of prefetch\ninstructions. We want to make sure we use these instructions whenever\nthey are available."},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubRoutines_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubRoutines_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"},{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/prefetch_linux_riscv.inline.hpp"}],"sha":"aadfa41e57a798f9aa5a3cbbc3b2910809460105"}]