Classic Timing Analyzer report for Lab6
Tue Feb 23 22:20:21 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                               ; To                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.153 ns                                      ; EN                                                 ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.645 ns                                       ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; A5                                                 ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 4.948 ns                                       ; SEL                                                ; SELECTn                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.520 ns                                       ; EN                                                 ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                    ;                                                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                               ; To                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.999 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[0] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.867 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[0] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[0] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.864 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[2] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[0] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[0] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[3] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.731 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[0] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[1] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.555 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[1] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[2] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[3] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[2] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[0] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[1] ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[0] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------+----------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                 ; To Clock ;
+-------+--------------+------------+------+----------------------------------------------------+----------+
; N/A   ; None         ; -0.153 ns  ; EN   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] ; CLK      ;
; N/A   ; None         ; -0.153 ns  ; EN   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[0] ; CLK      ;
; N/A   ; None         ; -0.153 ns  ; EN   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; CLK      ;
; N/A   ; None         ; -0.290 ns  ; EN   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; CLK      ;
+-------+--------------+------------+------+----------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------+
; tco                                                                                                      ;
+-------+--------------+------------+----------------------------------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                                               ; To ; From Clock ;
+-------+--------------+------------+----------------------------------------------------+----+------------+
; N/A   ; None         ; 6.645 ns   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; A5 ; CLK        ;
; N/A   ; None         ; 6.413 ns   ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[0] ; A3 ; CLK        ;
; N/A   ; None         ; 6.401 ns   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] ; A4 ; CLK        ;
; N/A   ; None         ; 6.397 ns   ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[1] ; A2 ; CLK        ;
; N/A   ; None         ; 6.391 ns   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[0] ; A7 ; CLK        ;
; N/A   ; None         ; 6.212 ns   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; A6 ; CLK        ;
; N/A   ; None         ; 5.779 ns   ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[3] ; A0 ; CLK        ;
; N/A   ; None         ; 5.777 ns   ; TwoDecadeCounter:inst|BCD_Counter:counter0|TEMP[2] ; A1 ; CLK        ;
+-------+--------------+------------+----------------------------------------------------+----+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 4.948 ns        ; SEL  ; SELECTn ;
; N/A   ; None              ; 4.926 ns        ; SEL  ; A5      ;
; N/A   ; None              ; 4.595 ns        ; SEL  ; A7      ;
; N/A   ; None              ; 4.515 ns        ; SEL  ; A1      ;
; N/A   ; None              ; 4.515 ns        ; SEL  ; A0      ;
; N/A   ; None              ; 4.278 ns        ; SEL  ; A4      ;
; N/A   ; None              ; 4.251 ns        ; SEL  ; A3      ;
; N/A   ; None              ; 4.251 ns        ; SEL  ; A2      ;
; N/A   ; None              ; 4.241 ns        ; SEL  ; A6      ;
+-------+-------------------+-----------------+------+---------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------+----------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                 ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------------------------+----------+
; N/A           ; None        ; 0.520 ns  ; EN   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2] ; CLK      ;
; N/A           ; None        ; 0.383 ns  ; EN   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3] ; CLK      ;
; N/A           ; None        ; 0.383 ns  ; EN   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[0] ; CLK      ;
; N/A           ; None        ; 0.383 ns  ; EN   ; TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[1] ; CLK      ;
+---------------+-------------+-----------+------+----------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Feb 23 22:20:21 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]" and destination register "TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.999 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]'
            Info: 2: + IC(0.496 ns) + CELL(0.419 ns) = 0.915 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.999 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 3; REG Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3]'
            Info: Total cell delay = 0.503 ns ( 50.35 % )
            Info: Total interconnect delay = 0.496 ns ( 49.65 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.333 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 3; REG Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3]'
                Info: Total cell delay = 1.526 ns ( 65.41 % )
                Info: Total interconnect delay = 0.807 ns ( 34.59 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.333 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]'
                Info: Total cell delay = 1.526 ns ( 65.41 % )
                Info: Total interconnect delay = 0.807 ns ( 34.59 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3]" (data pin = "EN", clock pin = "CLK") is -0.153 ns
    Info: + Longest pin to register delay is 2.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; PIN Node = 'EN'
        Info: 2: + IC(0.567 ns) + CELL(0.660 ns) = 2.216 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 3; REG Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3]'
        Info: Total cell delay = 1.649 ns ( 74.41 % )
        Info: Total interconnect delay = 0.567 ns ( 25.59 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 3; REG Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[3]'
        Info: Total cell delay = 1.526 ns ( 65.41 % )
        Info: Total interconnect delay = 0.807 ns ( 34.59 % )
Info: tco from clock "CLK" to destination pin "A5" through register "TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]" is 6.645 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]'
        Info: Total cell delay = 1.526 ns ( 65.41 % )
        Info: Total interconnect delay = 0.807 ns ( 34.59 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.062 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]'
        Info: 2: + IC(1.254 ns) + CELL(2.808 ns) = 4.062 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'A5'
        Info: Total cell delay = 2.808 ns ( 69.13 % )
        Info: Total interconnect delay = 1.254 ns ( 30.87 % )
Info: Longest tpd from source pin "SEL" to destination pin "SELECTn" is 4.948 ns
    Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 9; PIN Node = 'SEL'
    Info: 2: + IC(1.161 ns) + CELL(2.798 ns) = 4.948 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'SELECTn'
    Info: Total cell delay = 3.787 ns ( 76.54 % )
    Info: Total interconnect delay = 1.161 ns ( 23.46 % )
Info: th for register "TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]" (data pin = "EN", clock pin = "CLK") is 0.520 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]'
        Info: Total cell delay = 1.526 ns ( 65.41 % )
        Info: Total interconnect delay = 0.807 ns ( 34.59 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 4; PIN Node = 'EN'
        Info: 2: + IC(0.587 ns) + CELL(0.419 ns) = 1.995 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 1; COMB Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.079 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 4; REG Node = 'TwoDecadeCounter:inst|BCD_Counter:counter1|TEMP[2]'
        Info: Total cell delay = 1.492 ns ( 71.77 % )
        Info: Total interconnect delay = 0.587 ns ( 28.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Tue Feb 23 22:20:21 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


