{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 31 10:39:43 2018 " "Info: Processing started: Fri Aug 31 10:39:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off svm -c svm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off svm -c svm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/choosecmd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ethrnet_can/choosecmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooseCMD " "Info: Found entity 1: chooseCMD" {  } { { "ethrnet_can/chooseCMD.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/chooseCMD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/detect_can.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ethrnet_can/detect_can.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_CAN " "Info: Found entity 1: detect_CAN" {  } { { "ethrnet_can/detect_CAN.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/detect_CAN.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/detect_cmd_v4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ethrnet_can/detect_cmd_v4.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_CMD_V4 " "Info: Found entity 1: detect_CMD_V4" {  } { { "ethrnet_can/detect_CMD_V4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/detect_CMD_V4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/ethstart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ethrnet_can/ethstart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethStart " "Info: Found entity 1: ethStart" {  } { { "ethrnet_can/ethStart.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/ethStart.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/multichannel.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ethrnet_can/multichannel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multichannel " "Info: Found entity 1: Multichannel" {  } { { "ethrnet_can/Multichannel.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/Multichannel.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/sb-all-ethernetspi.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ethrnet_can/sb-all-ethernetspi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SB-All-EthernetSPI " "Info: Found entity 1: SB-All-EthernetSPI" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/SB-All-EthernetSPI.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/sb-ethernet.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ethrnet_can/sb-ethernet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SB-ethernet " "Info: Found entity 1: SB-ethernet" {  } { { "ethrnet_can/SB-ethernet.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/SB-ethernet.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_master_v2.v(19) " "Warning (10268): Verilog HDL information at spi_master_v2.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/spi_master_v2.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/spi_master_v2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ethrnet_can/spi_master_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_v2 " "Info: Found entity 1: spi_master_v2" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/spi_master_v2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_ADC.v(14) " "Warning (10268): Verilog HDL information at SPI_ADC.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_ADC.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/SPI_ADC.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_adc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spi_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ADC " "Info: Found entity 1: SPI_ADC" {  } { { "SPI_ADC.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/SPI_ADC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file error.v" { { "Info" "ISGN_ENTITY_NAME" "1 error " "Info: Found entity 1: error" {  } { { "error.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/error.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/data_processor_v5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/data_processor_v5.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_processor_v5 " "Info: Found entity 1: data_processor_v5" {  } { { "sp270crc4020/data_processor_v5.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/data_processor_v5.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/forming_data_v3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/forming_data_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 forming_data_v3 " "Info: Found entity 1: forming_data_v3" {  } { { "sp270crc4020/forming_data_v3.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v3.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/forming_data_v4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/forming_data_v4.v" { { "Info" "ISGN_ENTITY_NAME" "1 forming_data_v4 " "Info: Found entity 1: forming_data_v4" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/manual_control_rele.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/manual_control_rele.v" { { "Info" "ISGN_ENTITY_NAME" "1 manual_control_rele " "Info: Found entity 1: manual_control_rele" {  } { { "sp270crc4020/manual_control_rele.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/manual_control_rele.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v4 " "Info: Found entity 1: modbus_Rx_v4" {  } { { "sp270crc4020/modbus_Rx_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v4.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v5.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v5 " "Info: Found entity 1: modbus_Rx_v5" {  } { { "sp270crc4020/modbus_Rx_v5.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v5.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v6.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v6 " "Info: Found entity 1: modbus_Rx_v6" {  } { { "sp270crc4020/modbus_Rx_v6.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v6.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v7.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v7 " "Info: Found entity 1: modbus_Rx_v7" {  } { { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_tx_v3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_tx_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Tx_v3 " "Info: Found entity 1: modbus_Tx_v3" {  } { { "sp270crc4020/modbus_Tx_v3.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Tx_v3.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/sp270modbusmasterrtu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/sp270modbusmasterrtu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP270ModbusMasterRTU " "Info: Found entity 1: SP270ModbusMasterRTU" {  } { { "sp270crc4020/SP270ModbusMasterRTU.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/SP270ModbusMasterRTU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(20) " "Warning (10268): Verilog HDL information at uart_rx.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "sp270crc4020/uart_rx.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/uart_rx.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/uart_rx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Info: Found entity 1: uart_rx" {  } { { "sp270crc4020/uart_rx.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/uart_rx.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(21) " "Warning (10268): Verilog HDL information at uart_tx.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "sp270crc4020/uart_tx.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/uart_tx.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/uart_tx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp270crc4020/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Info: Found entity 1: uart_tx" {  } { { "sp270crc4020/uart_tx.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/uart_tx.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/encoder_1_0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_1_0/encoder_1_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_1_0 " "Info: Found entity 1: encoder_1_0" {  } { { "encoder_1_0/encoder_1_0.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/encoder_1_0/encoder_1_0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calculate_speed.v(51) " "Warning (10268): Verilog HDL information at calculate_speed.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "encoder_1_0/calculate_speed.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/encoder_1_0/calculate_speed.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/calculate_speed.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_1_0/calculate_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculate_speed " "Info: Found entity 1: calculate_speed" {  } { { "encoder_1_0/calculate_speed.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/encoder_1_0/calculate_speed.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/chn_filtr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_1_0/chn_filtr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chn_filtr " "Info: Found entity 1: Chn_filtr" {  } { { "encoder_1_0/Chn_filtr.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/encoder_1_0/Chn_filtr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_1_0/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "encoder_1_0/div.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/encoder_1_0/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_triangle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pwm_triangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_triangle " "Info: Found entity 1: pwm_triangle" {  } { { "pwm_triangle.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pwm_triangle.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file svm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 svm " "Info: Found entity 1: svm" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T1 t1 define_vectors_time.v(15) " "Info (10281): Verilog HDL Declaration information at define_vectors_time.v(15): object \"T1\" differs only in case from object \"t1\" in the same scope" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T2 t2 define_vectors_time.v(16) " "Info (10281): Verilog HDL Declaration information at define_vectors_time.v(16): object \"T2\" differs only in case from object \"t2\" in the same scope" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T0 t0 define_vectors_time.v(17) " "Info (10281): Verilog HDL Declaration information at define_vectors_time.v(17): object \"T0\" differs only in case from object \"t0\" in the same scope" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define_vectors_time.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file define_vectors_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_vectors_time " "Info: Found entity 1: define_vectors_time" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T1 t1 define_vector.v(4) " "Info (10281): Verilog HDL Declaration information at define_vector.v(4): object \"T1\" differs only in case from object \"t1\" in the same scope" {  } { { "define_vector.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vector.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T2 t2 define_vector.v(5) " "Info (10281): Verilog HDL Declaration information at define_vector.v(5): object \"T2\" differs only in case from object \"t2\" in the same scope" {  } { { "define_vector.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vector.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T0 t0 define_vector.v(6) " "Info (10281): Verilog HDL Declaration information at define_vector.v(6): object \"T0\" differs only in case from object \"t0\" in the same scope" {  } { { "define_vector.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vector.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define_vector.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file define_vector.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_vector " "Info: Found entity 1: define_vector" {  } { { "define_vector.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vector.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "delay_clk_posedge.v(28) " "Warning (10268): Verilog HDL information at delay_clk_posedge.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "delay_clk_posedge.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/delay_clk_posedge.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_clk_posedge.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file delay_clk_posedge.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_clk_posedge " "Info: Found entity 1: delay_clk_posedge" {  } { { "delay_clk_posedge.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/delay_clk_posedge.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dead_time.v(14) " "Warning (10268): Verilog HDL information at dead_time.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "dead_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/dead_time.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dead_time.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time " "Info: Found entity 1: dead_time" {  } { { "dead_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/dead_time.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file freq_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_generator " "Info: Found entity 1: freq_generator" {  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svm_2_level/svm_2_level.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file svm_2_level/svm_2_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SVM_2_level " "Info: Found entity 1: SVM_2_level" {  } { { "SVM_2_level/SVM_2_level.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/SVM_2_level/SVM_2_level.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc.v(43) " "Warning (10268): Verilog HDL information at adc.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "adc.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/adc.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Info: Found entity 1: adc" {  } { { "adc.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/adc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adc_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_in " "Info: Found entity 1: ADC_in" {  } { { "ADC_in.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ADC_in.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATAIN datain Slave_spi_v1.v(10) " "Info (10281): Verilog HDL Declaration information at Slave_spi_v1.v(10): object \"DATAIN\" differs only in case from object \"datain\" in the same scope" {  } { { "Slave_spi_v1.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/Slave_spi_v1.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Slave_spi_v1 Slave_spi_v1.v(4) " "Warning (10238): Verilog Module Declaration warning at Slave_spi_v1.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Slave_spi_v1\"" {  } { { "Slave_spi_v1.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/Slave_spi_v1.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_spi_v1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file slave_spi_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Slave_spi_v1 " "Info: Found entity 1: Slave_spi_v1" {  } { { "Slave_spi_v1.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/Slave_spi_v1.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll0-SYN " "Info: Found design unit 1: pll0-SYN" {  } { { "pll0.vhd" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pll0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Info: Found entity 1: pll0" {  } { { "pll0.vhd" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Master_spi_v7_10ch.v(71) " "Warning (10268): Verilog HDL information at Master_spi_v7_10ch.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "Master_spi_v7_10ch.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/Master_spi_v7_10ch.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "digitallFq digitallfq Master_spi_v7_10ch.v(31) " "Info (10281): Verilog HDL Declaration information at Master_spi_v7_10ch.v(31): object \"digitallFq\" differs only in case from object \"digitallfq\" in the same scope" {  } { { "Master_spi_v7_10ch.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/Master_spi_v7_10ch.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_spi_v7_10ch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file master_spi_v7_10ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Master_spi_v7_10ch " "Info: Found entity 1: Master_spi_v7_10ch" {  } { { "Master_spi_v7_10ch.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/Master_spi_v7_10ch.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_16_to_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file conv_16_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_16_to_1 " "Info: Found entity 1: conv_16_to_1" {  } { { "conv_16_to_1.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/conv_16_to_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chn_filtr1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file chn_filtr1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chn_filtr1 " "Info: Found entity 1: Chn_filtr1" {  } { { "Chn_filtr1.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/Chn_filtr1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_dev_f.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file u_dev_f.v" { { "Info" "ISGN_ENTITY_NAME" "1 u_dev_f " "Info: Found entity 1: u_dev_f" {  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frev_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file frev_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 frev_div " "Info: Found entity 1: frev_div" {  } { { "frev_div.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/frev_div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Info: Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/muxx.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Info: Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/muxx.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_encoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file convert_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_encoder " "Info: Found entity 1: convert_encoder" {  } { { "convert_encoder.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/convert_encoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Info: Found entity 1: pwm" {  } { { "pwm.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pwm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "svm " "Info: Elaborating entity \"svm\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "U2 " "Warning: Pin \"U2\" is missing source" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2456 2072 2248 2472 "U2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "eth_enable_2 " "Warning: Pin \"eth_enable_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2224 2792 2960 2240 "eth_enable_2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "EP1 " "Warning: Pin \"EP1\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2496 1880 2048 2512 "EP1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "EP2 " "Warning: Pin \"EP2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2512 1880 2048 2528 "EP2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP270ModbusMasterRTU SP270ModbusMasterRTU:inst13 " "Info: Elaborating entity \"SP270ModbusMasterRTU\" for hierarchy \"SP270ModbusMasterRTU:inst13\"" {  } { { "svm.bdf" "inst13" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 848 3112 3328 1584 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx SP270ModbusMasterRTU:inst13\|uart_tx:inst1232 " "Info: Elaborating entity \"uart_tx\" for hierarchy \"SP270ModbusMasterRTU:inst13\|uart_tx:inst1232\"" {  } { { "sp270crc4020/SP270ModbusMasterRTU.bdf" "inst1232" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/SP270ModbusMasterRTU.bdf" { { 512 728 888 608 "inst1232" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 uart_tx.v(35) " "Warning (10230): Verilog HDL assignment warning at uart_tx.v(35): truncated value with size 32 to match size of target (18)" {  } { { "sp270crc4020/uart_tx.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/uart_tx.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(42) " "Warning (10230): Verilog HDL assignment warning at uart_tx.v(42): truncated value with size 32 to match size of target (5)" {  } { { "sp270crc4020/uart_tx.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/uart_tx.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modbus_Tx_v3 SP270ModbusMasterRTU:inst13\|modbus_Tx_v3:inst233 " "Info: Elaborating entity \"modbus_Tx_v3\" for hierarchy \"SP270ModbusMasterRTU:inst13\|modbus_Tx_v3:inst233\"" {  } { { "sp270crc4020/SP270ModbusMasterRTU.bdf" "inst233" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/SP270ModbusMasterRTU.bdf" { { 496 408 624 624 "inst233" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a modbus_Tx_v3.v(25) " "Warning (10036): Verilog HDL or VHDL warning at modbus_Tx_v3.v(25): object \"a\" assigned a value but never read" {  } { { "sp270crc4020/modbus_Tx_v3.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Tx_v3.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 modbus_Tx_v3.v(26) " "Warning (10036): Verilog HDL or VHDL warning at modbus_Tx_v3.v(26): object \"flag1\" assigned a value but never read" {  } { { "sp270crc4020/modbus_Tx_v3.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Tx_v3.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 modbus_Tx_v3.v(57) " "Warning (10230): Verilog HDL assignment warning at modbus_Tx_v3.v(57): truncated value with size 32 to match size of target (6)" {  } { { "sp270crc4020/modbus_Tx_v3.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Tx_v3.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 modbus_Tx_v3.v(72) " "Warning (10230): Verilog HDL assignment warning at modbus_Tx_v3.v(72): truncated value with size 32 to match size of target (6)" {  } { { "sp270crc4020/modbus_Tx_v3.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Tx_v3.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 modbus_Tx_v3.v(77) " "Warning (10230): Verilog HDL assignment warning at modbus_Tx_v3.v(77): truncated value with size 32 to match size of target (6)" {  } { { "sp270crc4020/modbus_Tx_v3.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Tx_v3.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 modbus_Tx_v3.v(108) " "Warning (10230): Verilog HDL assignment warning at modbus_Tx_v3.v(108): truncated value with size 32 to match size of target (5)" {  } { { "sp270crc4020/modbus_Tx_v3.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Tx_v3.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forming_data_v4 SP270ModbusMasterRTU:inst13\|forming_data_v4:inst2137 " "Info: Elaborating entity \"forming_data_v4\" for hierarchy \"SP270ModbusMasterRTU:inst13\|forming_data_v4:inst2137\"" {  } { { "sp270crc4020/SP270ModbusMasterRTU.bdf" "inst2137" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/SP270ModbusMasterRTU.bdf" { { 512 96 296 1232 "inst2137" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count1 forming_data_v4.v(55) " "Warning (10036): Verilog HDL or VHDL warning at forming_data_v4.v(55): object \"count1\" assigned a value but never read" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay forming_data_v4.v(56) " "Warning (10036): Verilog HDL or VHDL warning at forming_data_v4.v(56): object \"delay\" assigned a value but never read" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag forming_data_v4.v(57) " "Warning (10036): Verilog HDL or VHDL warning at forming_data_v4.v(57): object \"flag\" assigned a value but never read" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagReadoff forming_data_v4.v(59) " "Warning (10036): Verilog HDL or VHDL warning at forming_data_v4.v(59): object \"flagReadoff\" assigned a value but never read" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n forming_data_v4.v(61) " "Warning (10036): Verilog HDL or VHDL warning at forming_data_v4.v(61): object \"n\" assigned a value but never read" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(80) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(80): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(88) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(88): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(94) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(94): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(100) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(100): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(106) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(106): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(112) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(112): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(118) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(118): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(124) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(124): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(130) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(130): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(136) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(136): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(142) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(142): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(148) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(148): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(154) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(154): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(160) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(160): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(166) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(166): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(172) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(172): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(178) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(178): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(184) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(184): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(190) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(190): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(196) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(196): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(202) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(202): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(208) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(208): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(214) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(214): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(220) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(220): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(226) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(226): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(232) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(232): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(238) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(238): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(244) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(244): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(250) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(250): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(256) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(256): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(262) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(262): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(268) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(268): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(274) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(274): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(280) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(280): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(286) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(286): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(292) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(292): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(298) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(298): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(304) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(304): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(310) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(310): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(316) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(316): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 forming_data_v4.v(322) " "Warning (10230): Verilog HDL assignment warning at forming_data_v4.v(322): truncated value with size 32 to match size of target (16)" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/forming_data_v4.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modbus_Rx_v7 SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t " "Info: Elaborating entity \"modbus_Rx_v7\" for hierarchy \"SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\"" {  } { { "sp270crc4020/SP270ModbusMasterRTU.bdf" "ins2313t" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/SP270ModbusMasterRTU.bdf" { { 104 720 896 488 "ins2313t" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Txf modbus_Rx_v7.v(37) " "Warning (10036): Verilog HDL or VHDL warning at modbus_Rx_v7.v(37): object \"Txf\" assigned a value but never read" {  } { { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 modbus_Rx_v7.v(54) " "Warning (10230): Verilog HDL assignment warning at modbus_Rx_v7.v(54): truncated value with size 32 to match size of target (6)" {  } { { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 modbus_Rx_v7.v(66) " "Warning (10230): Verilog HDL assignment warning at modbus_Rx_v7.v(66): truncated value with size 32 to match size of target (6)" {  } { { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 modbus_Rx_v7.v(77) " "Warning (10230): Verilog HDL assignment warning at modbus_Rx_v7.v(77): truncated value with size 32 to match size of target (6)" {  } { { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 modbus_Rx_v7.v(82) " "Warning (10230): Verilog HDL assignment warning at modbus_Rx_v7.v(82): truncated value with size 32 to match size of target (6)" {  } { { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 modbus_Rx_v7.v(87) " "Warning (10230): Verilog HDL assignment warning at modbus_Rx_v7.v(87): truncated value with size 32 to match size of target (6)" {  } { { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx SP270ModbusMasterRTU:inst13\|uart_rx:inst42313 " "Info: Elaborating entity \"uart_rx\" for hierarchy \"SP270ModbusMasterRTU:inst13\|uart_rx:inst42313\"" {  } { { "sp270crc4020/SP270ModbusMasterRTU.bdf" "inst42313" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/SP270ModbusMasterRTU.bdf" { { 336 408 576 432 "inst42313" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Enabledata uart_rx.v(12) " "Warning (10036): Verilog HDL or VHDL warning at uart_rx.v(12): object \"Enabledata\" assigned a value but never read" {  } { { "sp270crc4020/uart_rx.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/uart_rx.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_rx.v(32) " "Warning (10230): Verilog HDL assignment warning at uart_rx.v(32): truncated value with size 32 to match size of target (21)" {  } { { "sp270crc4020/uart_rx.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/uart_rx.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(42) " "Warning (10230): Verilog HDL assignment warning at uart_rx.v(42): truncated value with size 32 to match size of target (5)" {  } { { "sp270crc4020/uart_rx.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/uart_rx.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_encoder convert_encoder:inst46 " "Info: Elaborating entity \"convert_encoder\" for hierarchy \"convert_encoder:inst46\"" {  } { { "svm.bdf" "inst46" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2488 3584 3776 2584 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 convert_encoder.v(11) " "Warning (10230): Verilog HDL assignment warning at convert_encoder.v(11): truncated value with size 32 to match size of target (16)" {  } { { "convert_encoder.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/convert_encoder.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:inst3 " "Info: Elaborating entity \"pll0\" for hierarchy \"pll0:inst3\"" {  } { { "svm.bdf" "inst3" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 800 1000 1240 976 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:inst3\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll0:inst3\|altpll:altpll_component\"" {  } { { "pll0.vhd" "altpll_component" { Text "E:/3_machine/2_level_svm_plis_3_mac/pll0.vhd" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:inst3\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll0:inst3\|altpll:altpll_component\"" {  } { { "pll0.vhd" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pll0.vhd" 138 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:inst3\|altpll:altpll_component " "Info: Instantiated megafunction \"pll0:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 4 " "Info: Parameter \"clk1_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 12500 " "Info: Parameter \"inclk0_input_frequency\" = \"12500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll0.vhd" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pll0.vhd" 138 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB-All-EthernetSPI SB-All-EthernetSPI:inst6 " "Info: Elaborating entity \"SB-All-EthernetSPI\" for hierarchy \"SB-All-EthernetSPI:inst6\"" {  } { { "svm.bdf" "inst6" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2152 3104 3368 2600 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB-ethernet SB-All-EthernetSPI:inst6\|SB-ethernet:inst " "Info: Elaborating entity \"SB-ethernet\" for hierarchy \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/SB-All-EthernetSPI.bdf" { { 80 40 288 496 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_v2 SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1 " "Info: Elaborating entity \"spi_master_v2\" for hierarchy \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\"" {  } { { "ethrnet_can/SB-ethernet.bdf" "inst1" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/SB-ethernet.bdf" { { 168 608 800 312 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_master_v2.v(87) " "Warning (10230): Verilog HDL assignment warning at spi_master_v2.v(87): truncated value with size 32 to match size of target (5)" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/spi_master_v2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master_v2.v(92) " "Warning (10230): Verilog HDL assignment warning at spi_master_v2.v(92): truncated value with size 32 to match size of target (16)" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/spi_master_v2.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multichannel SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|Multichannel:inst2 " "Info: Elaborating entity \"Multichannel\" for hierarchy \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|Multichannel:inst2\"" {  } { { "ethrnet_can/SB-ethernet.bdf" "inst2" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/SB-ethernet.bdf" { { 248 344 488 616 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\"" {  } { { "ethrnet_can/Multichannel.v" "LPM_MUX_component" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/Multichannel.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component " "Info: Elaborated megafunction instantiation \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\"" {  } { { "ethrnet_can/Multichannel.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/Multichannel.v" 120 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component " "Info: Instantiated megafunction \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 20 " "Info: Parameter \"lpm_size\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Info: Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ethrnet_can/Multichannel.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/Multichannel.v" 120 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vpc " "Info: Found entity 1: mux_vpc" {  } { { "db/mux_vpc.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/mux_vpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vpc SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\|mux_vpc:auto_generated " "Info: Elaborating entity \"mux_vpc\" for hierarchy \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\|mux_vpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CAN SB-All-EthernetSPI:inst6\|detect_CAN:inst4 " "Info: Elaborating entity \"detect_CAN\" for hierarchy \"SB-All-EthernetSPI:inst6\|detect_CAN:inst4\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst4" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/SB-All-EthernetSPI.bdf" { { 432 688 912 608 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag4 detect_CAN.v(8) " "Warning (10036): Verilog HDL or VHDL warning at detect_CAN.v(8): object \"flag4\" assigned a value but never read" {  } { { "ethrnet_can/detect_CAN.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/detect_CAN.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chooseCMD SB-All-EthernetSPI:inst6\|chooseCMD:inst2 " "Info: Elaborating entity \"chooseCMD\" for hierarchy \"SB-All-EthernetSPI:inst6\|chooseCMD:inst2\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst2" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/SB-All-EthernetSPI.bdf" { { 176 568 872 432 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CMD_V4 SB-All-EthernetSPI:inst6\|detect_CMD_V4:inst1 " "Info: Elaborating entity \"detect_CMD_V4\" for hierarchy \"SB-All-EthernetSPI:inst6\|detect_CMD_V4:inst1\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst1" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/SB-All-EthernetSPI.bdf" { { 192 312 552 272 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 detect_CMD_V4.v(20) " "Warning (10230): Verilog HDL assignment warning at detect_CMD_V4.v(20): truncated value with size 32 to match size of target (8)" {  } { { "ethrnet_can/detect_CMD_V4.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/detect_CMD_V4.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethStart SB-All-EthernetSPI:inst6\|ethStart:inst3 " "Info: Elaborating entity \"ethStart\" for hierarchy \"SB-All-EthernetSPI:inst6\|ethStart:inst3\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst3" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/SB-All-EthernetSPI.bdf" { { 56 904 1104 136 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxx muxx:inst12 " "Info: Elaborating entity \"muxx\" for hierarchy \"muxx:inst12\"" {  } { { "svm.bdf" "inst12" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1576 800 952 1656 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux muxx:inst12\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"muxx:inst12\|lpm_mux:lpm_mux_component\"" {  } { { "muxx.vhd" "lpm_mux_component" { Text "E:/3_machine/2_level_svm_plis_3_mac/muxx.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "muxx:inst12\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"muxx:inst12\|lpm_mux:lpm_mux_component\"" {  } { { "muxx.vhd" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/muxx.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxx:inst12\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"muxx:inst12\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "muxx.vhd" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/muxx.vhd" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Info: Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/mux_m4e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e muxx:inst12\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated " "Info: Elaborating entity \"mux_m4e\" for hierarchy \"muxx:inst12\|lpm_mux:lpm_mux_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_16_to_1 conv_16_to_1:inst15 " "Info: Elaborating entity \"conv_16_to_1\" for hierarchy \"conv_16_to_1:inst15\"" {  } { { "svm.bdf" "inst15" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1736 792 944 1960 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_dev_f u_dev_f:inst5 " "Info: Elaborating entity \"u_dev_f\" for hierarchy \"u_dev_f:inst5\"" {  } { { "svm.bdf" "inst5" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1288 768 984 1416 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 u_dev_f.v(23) " "Warning (10230): Verilog HDL assignment warning at u_dev_f.v(23): truncated value with size 32 to match size of target (24)" {  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 u_dev_f.v(29) " "Warning (10230): Verilog HDL assignment warning at u_dev_f.v(29): truncated value with size 32 to match size of target (16)" {  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 u_dev_f.v(30) " "Warning (10230): Verilog HDL assignment warning at u_dev_f.v(30): truncated value with size 32 to match size of target (16)" {  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 u_dev_f.v(33) " "Warning (10230): Verilog HDL assignment warning at u_dev_f.v(33): truncated value with size 32 to match size of target (16)" {  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 u_dev_f.v(34) " "Warning (10230): Verilog HDL assignment warning at u_dev_f.v(34): truncated value with size 32 to match size of target (16)" {  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 u_dev_f.v(37) " "Warning (10230): Verilog HDL assignment warning at u_dev_f.v(37): truncated value with size 32 to match size of target (16)" {  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 u_dev_f.v(41) " "Warning (10230): Verilog HDL assignment warning at u_dev_f.v(41): truncated value with size 32 to match size of target (16)" {  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error error:inst16 " "Info: Elaborating entity \"error\" for hierarchy \"error:inst16\"" {  } { { "svm.bdf" "inst16" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1944 1744 1920 2040 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error_out\[15..8\] error.v(1) " "Warning (10034): Output port \"error_out\[15..8\]\" at error.v(1) has no driver" {  } { { "error.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/error.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chn_filtr1 Chn_filtr1:inst10 " "Info: Elaborating entity \"Chn_filtr1\" for hierarchy \"Chn_filtr1:inst10\"" {  } { { "svm.bdf" "inst10" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2744 1392 1520 2840 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Chn_filtr1.v(15) " "Warning (10230): Verilog HDL assignment warning at Chn_filtr1.v(15): truncated value with size 32 to match size of target (8)" {  } { { "Chn_filtr1.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/Chn_filtr1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Chn_filtr1.v(17) " "Warning (10230): Verilog HDL assignment warning at Chn_filtr1.v(17): truncated value with size 32 to match size of target (8)" {  } { { "Chn_filtr1.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/Chn_filtr1.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVM_2_level SVM_2_level:inst1 " "Info: Elaborating entity \"SVM_2_level\" for hierarchy \"SVM_2_level:inst1\"" {  } { { "svm.bdf" "inst1" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1352 1472 1680 1512 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sind_60_shift_left_15 inst7 " "Warning: Block or symbol \"sind_60_shift_left_15\" of instance \"inst7\" overlaps another block or symbol" {  } { { "SVM_2_level/SVM_2_level.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/SVM_2_level/SVM_2_level.bdf" { { 704 872 1088 840 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time SVM_2_level:inst1\|dead_time:inst21 " "Info: Elaborating entity \"dead_time\" for hierarchy \"SVM_2_level:inst1\|dead_time:inst21\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst21" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/SVM_2_level/SVM_2_level.bdf" { { 208 1320 1416 304 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dead_time.v(22) " "Warning (10230): Verilog HDL assignment warning at dead_time.v(22): truncated value with size 32 to match size of target (11)" {  } { { "dead_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/dead_time.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_vector SVM_2_level:inst1\|define_vector:inst11 " "Info: Elaborating entity \"define_vector\" for hierarchy \"SVM_2_level:inst1\|define_vector:inst11\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst11" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/SVM_2_level/SVM_2_level.bdf" { { 496 864 1072 720 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_triangle SVM_2_level:inst1\|pwm_triangle:inst " "Info: Elaborating entity \"pwm_triangle\" for hierarchy \"SVM_2_level:inst1\|pwm_triangle:inst\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/SVM_2_level/SVM_2_level.bdf" { { 192 880 1064 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_triangle.v(36) " "Warning (10230): Verilog HDL assignment warning at pwm_triangle.v(36): truncated value with size 32 to match size of target (16)" {  } { { "pwm_triangle.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pwm_triangle.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_triangle.v(38) " "Warning (10230): Verilog HDL assignment warning at pwm_triangle.v(38): truncated value with size 32 to match size of target (16)" {  } { { "pwm_triangle.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pwm_triangle.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_vectors_time SVM_2_level:inst1\|define_vectors_time:inst6 " "Info: Elaborating entity \"define_vectors_time\" for hierarchy \"SVM_2_level:inst1\|define_vectors_time:inst6\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst6" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/SVM_2_level/SVM_2_level.bdf" { { 304 848 1080 464 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 define_vectors_time.v(61) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(61): truncated value with size 32 to match size of target (3)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 define_vectors_time.v(72) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(72): truncated value with size 16 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(76) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(76): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(80) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(80): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(84) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(84): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(88) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(88): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(92) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(92): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(95) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(95): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 define_vectors_time.v(97) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(97): truncated value with size 32 to match size of target (16)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 define_vectors_time.v(98) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(98): truncated value with size 32 to match size of target (16)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 define_vectors_time.v(99) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(99): truncated value with size 32 to match size of target (16)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 define_vectors_time.v(127) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(127): truncated value with size 16 to match size of target (14)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 define_vectors_time.v(128) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(128): truncated value with size 16 to match size of target (14)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 define_vectors_time.v(129) " "Warning (10230): Verilog HDL assignment warning at define_vectors_time.v(129): truncated value with size 16 to match size of target (14)" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sind_60_shift_left_15.tdf 1 1 " "Warning: Using design file sind_60_shift_left_15.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sind_60_shift_left_15 " "Info: Found entity 1: sind_60_shift_left_15" {  } { { "sind_60_shift_left_15.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sind_60_shift_left_15.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sind_60_shift_left_15 SVM_2_level:inst1\|sind_60_shift_left_15:inst7 " "Info: Elaborating entity \"sind_60_shift_left_15\" for hierarchy \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst7" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/SVM_2_level/SVM_2_level.bdf" { { 704 872 1088 840 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\"" {  } { { "sind_60_shift_left_15.tdf" "altsyncram_component" { Text "E:/3_machine/2_level_svm_plis_3_mac/sind_60_shift_left_15.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\"" {  } { { "sind_60_shift_left_15.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sind_60_shift_left_15.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 961 " "Info: Parameter \"NUMWORDS_A\" = \"961\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Info: Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE sind_60_shift_left_15.mif " "Info: Parameter \"INIT_FILE\" = \"sind_60_shift_left_15.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sind_60_shift_left_15.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sind_60_shift_left_15.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gg81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gg81 " "Info: Found entity 1: altsyncram_gg81" {  } { { "db/altsyncram_gg81.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/altsyncram_gg81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gg81 SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\|altsyncram_gg81:auto_generated " "Info: Elaborating entity \"altsyncram_gg81\" for hierarchy \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\|altsyncram_gg81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_generator freq_generator:inst " "Info: Elaborating entity \"freq_generator\" for hierarchy \"freq_generator:inst\"" {  } { { "svm.bdf" "inst" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1440 776 1000 1568 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freq_0 freq_generator.v(10) " "Warning (10036): Verilog HDL or VHDL warning at freq_generator.v(10): object \"freq_0\" assigned a value but never read" {  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mod_freq freq_generator.v(12) " "Warning (10036): Verilog HDL or VHDL warning at freq_generator.v(12): object \"mod_freq\" assigned a value but never read" {  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_generator.v(32) " "Warning (10230): Verilog HDL assignment warning at freq_generator.v(32): truncated value with size 32 to match size of target (16)" {  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_generator.v(38) " "Warning (10230): Verilog HDL assignment warning at freq_generator.v(38): truncated value with size 32 to match size of target (16)" {  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 freq_generator.v(41) " "Warning (10230): Verilog HDL assignment warning at freq_generator.v(41): truncated value with size 32 to match size of target (17)" {  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_generator.v(48) " "Warning (10230): Verilog HDL assignment warning at freq_generator.v(48): truncated value with size 32 to match size of target (16)" {  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_generator.v(52) " "Warning (10230): Verilog HDL assignment warning at freq_generator.v(52): truncated value with size 32 to match size of target (16)" {  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_generator.v(61) " "Warning (10230): Verilog HDL assignment warning at freq_generator.v(61): truncated value with size 32 to match size of target (16)" {  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst54 " "Info: Elaborating entity \"pwm\" for hierarchy \"pwm:inst54\"" {  } { { "svm.bdf" "inst54" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2240 1784 1912 2336 "inst54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm.v(20) " "Warning (10230): Verilog HDL assignment warning at pwm.v(20): truncated value with size 32 to match size of target (16)" {  } { { "pwm.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pwm.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm.v(30) " "Warning (10230): Verilog HDL assignment warning at pwm.v(30): truncated value with size 32 to match size of target (16)" {  } { { "pwm.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pwm.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SVM_2_level:inst1\|define_vectors_time:inst6\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVM_2_level:inst1\|define_vectors_time:inst6\|Mult1\"" {  } { { "define_vectors_time.v" "Mult1" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 98 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "SVM_2_level:inst1\|define_vectors_time:inst6\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVM_2_level:inst1\|define_vectors_time:inst6\|Mult0\"" {  } { { "define_vectors_time.v" "Mult0" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 97 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "SVM_2_level:inst2\|define_vectors_time:inst6\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVM_2_level:inst2\|define_vectors_time:inst6\|Mult1\"" {  } { { "define_vectors_time.v" "Mult1" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 98 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "SVM_2_level:inst2\|define_vectors_time:inst6\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVM_2_level:inst2\|define_vectors_time:inst6\|Mult0\"" {  } { { "define_vectors_time.v" "Mult0" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 97 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freq_generator:inst\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freq_generator:inst\|Div0\"" {  } { { "freq_generator.v" "Div0" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 40 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "u_dev_f:inst5\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"u_dev_f:inst5\|Mult0\"" {  } { { "u_dev_f.v" "Mult0" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1\"" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Info: Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Info: Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Info: Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 98 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o8t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_o8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o8t " "Info: Found entity 1: mult_o8t" {  } { { "db/mult_o8t.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/mult_o8t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_generator:inst\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"freq_generator:inst\|lpm_divide:Div0\"" {  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_generator:inst\|lpm_divide:Div0 " "Info: Instantiated megafunction \"freq_generator:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Info: Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Info: Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "freq_generator.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/freq_generator.v" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8gm " "Info: Found entity 1: lpm_divide_8gm" {  } { { "db/lpm_divide_8gm.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/lpm_divide_8gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_inh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_inh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_inh " "Info: Found entity 1: sign_div_unsign_inh" {  } { { "db/sign_div_unsign_inh.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/sign_div_unsign_inh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_26f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_26f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_26f " "Info: Found entity 1: alt_u_div_26f" {  } { { "db/alt_u_div_26f.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/alt_u_div_26f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "u_dev_f:inst5\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\"" {  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "u_dev_f:inst5\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"u_dev_f:inst5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Info: Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Info: Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Info: Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core u_dev_f:inst5\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder u_dev_f:inst5\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] u_dev_f:inst5\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_geh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_geh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_geh " "Info: Found entity 1: add_sub_geh" {  } { { "db/add_sub_geh.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/add_sub_geh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] u_dev_f:inst5\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m3h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_m3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m3h " "Info: Found entity 1: add_sub_m3h" {  } { { "db/add_sub_m3h.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/add_sub_m3h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add u_dev_f:inst5\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] u_dev_f:inst5\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rfh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rfh " "Info: Found entity 1: add_sub_rfh" {  } { { "db/add_sub_rfh.tdf" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/db/add_sub_rfh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "u_dev_f:inst5\|lpm_mult:Mult0\|altshift:external_latency_ffs u_dev_f:inst5\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"u_dev_f:inst5\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "BRAKE_1 VCC " "Warning (13410): Pin \"BRAKE_1\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1552 1728 1904 1568 "BRAKE_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BRAKE_2 VCC " "Warning (13410): Pin \"BRAKE_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1800 1728 1904 1816 "BRAKE_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "U2 GND " "Warning (13410): Pin \"U2\" is stuck at GND" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2456 2072 2248 2472 "U2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~5 " "Info: Register \"SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~6 " "Info: Register \"SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~7 " "Info: Register \"SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~8 " "Info: Register \"SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~9 " "Info: Register \"SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~10 " "Info: Register \"SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~11 " "Info: Register \"SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~5 " "Info: Register \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~6 " "Info: Register \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~7 " "Info: Register \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~8 " "Info: Register \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~9 " "Info: Register \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~10 " "Info: Register \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~11 " "Info: Register \"SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|mode~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP270ModbusMasterRTU:inst13\|uart_rx:inst42313\|RxEnable~5 " "Info: Register \"SP270ModbusMasterRTU:inst13\|uart_rx:inst42313\|RxEnable~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst4\|detect_CAN:inst4\|flag3.1 " "Info: Register \"SB-All-EthernetSPI:inst4\|detect_CAN:inst4\|flag3.1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst6\|detect_CAN:inst4\|flag2.1 " "Info: Register \"SB-All-EthernetSPI:inst6\|detect_CAN:inst4\|flag2.1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SB-All-EthernetSPI:inst6\|detect_CAN:inst4\|flag1.1 " "Info: Register \"SB-All-EthernetSPI:inst6\|detect_CAN:inst4\|flag1.1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Reg343\[15\] " "Info: Register \"SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Reg343\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/3_machine/2_level_svm_plis_3_mac/svm.map.smsg " "Info: Generated suppressed messages file E:/3_machine/2_level_svm_plis_3_mac/svm.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_enable_2 " "Warning (15610): No output dependent on input pin \"eth_enable_2\"" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2224 2792 2960 2240 "eth_enable_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EP1 " "Warning (15610): No output dependent on input pin \"EP1\"" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2496 1880 2048 2512 "EP1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EP2 " "Warning (15610): No output dependent on input pin \"EP2\"" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2512 1880 2048 2528 "EP2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5625 " "Info: Implemented 5625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5512 " "Info: Implemented 5512 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Info: Implemented 8 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 31 10:41:11 2018 " "Info: Processing ended: Fri Aug 31 10:41:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Info: Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Info: Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
