// Seed: 2194097815
`define pp_13 0
`timescale 1ps / 1 ps `timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  input id_12;
  input id_11;
  input id_10;
  inout id_9;
  inout id_8;
  inout id_7;
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_13 = id_5;
  logic id_14;
  assign id_8 = 1;
  always @(posedge 1'b0 or posedge id_1) begin
    id_3 = 1;
  end
endmodule
