
map -a "MachXO3L" -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial   "ForthCPU_impl1.ngd" -o "ForthCPU_impl1_map.ncd" -pr "ForthCPU_impl1.prf" -mp "ForthCPU_impl1.mrp" -lpf "C:/Users/Duncan/git/ForthCPU/impl1/ForthCPU_impl1_synplify.lpf" -lpf "C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ForthCPU_impl1.ngd
   Picdevice="LCMXO3L-6900C"

   Pictype="CABGA256"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3L-6900CCABGA256, Performance used: 5.

    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(18): Semantic error in &quot;FREQUENCY NET &quot;CLKOP&quot; 80.000000 MHz ;&quot;: " arg1="CLKOP matches no clock nets in the design. " arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="18"  />
    <postMsg mid="1101121" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(19): Semantic error in &quot;INPUT_SETUP ALLPORTS 50.000000 ns HOLD 12.000000 ns CLKNET &quot;clk&quot; ;&quot;: " arg1="&quot;clk&quot; matches no clknets in the design. " arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="19"  />
    <postMsg mid="1101121" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(20): Semantic error in &quot;INPUT_SETUP PORT &quot;reset&quot; 50.000000 ns CLKNET &quot;clk&quot; ;&quot;: " arg1="reset matches no ports in the design. &quot;clk&quot; matches no clknets in the design. " arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="20"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(5): Semantic error in &quot;LOCATE COMP &quot;addr[0]&quot; SITE &quot;P16&quot; ;&quot;: " arg1="addr[0]" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="5"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(6): Semantic error in &quot;LOCATE COMP &quot;addr[1]&quot; SITE &quot;N15&quot; ;&quot;: " arg1="addr[1]" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="6"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(7): Semantic error in &quot;LOCATE COMP &quot;addr[2]&quot; SITE &quot;L13&quot; ;&quot;: " arg1="addr[2]" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="7"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(8): Semantic error in &quot;LOCATE COMP &quot;addr[3]&quot; SITE &quot;K11&quot; ;&quot;: " arg1="addr[3]" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="8"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(9): Semantic error in &quot;LOCATE COMP &quot;addr[4]&quot; SITE &quot;L12&quot; ;&quot;: " arg1="addr[4]" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="9"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(10): Semantic error in &quot;LOCATE COMP &quot;addr[5]&quot; SITE &quot;J11&quot; ;&quot;: " arg1="addr[5]" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="10"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(11): Semantic error in &quot;LOCATE COMP &quot;addr[6]&quot; SITE &quot;J13&quot; ;&quot;: " arg1="addr[6]" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="11"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(12): Semantic error in &quot;LOCATE COMP &quot;addr[7]&quot; SITE &quot;H11&quot; ;&quot;: " arg1="addr[7]" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="12"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(13): Semantic error in &quot;IOBUF PORT &quot;reset&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="reset" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="13"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(15): Semantic error in &quot;LOCATE COMP &quot;pc_opx[0]&quot; SITE &quot;N2&quot; ;&quot;: " arg1="pc_opx[0]" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="15"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(16): Semantic error in &quot;LOCATE COMP &quot;pc_opx[1]&quot; SITE &quot;P1&quot; ;&quot;: " arg1="pc_opx[1]" arg2="C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf" arg3="16"  />
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.

Running general design DRC...

Removing unused logic...

Optimizing...

3 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="RESET_c"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="RXD"  />



Design Summary:
   Number of registers:    189 out of  7485 (3%)
      PFU registers:          172 out of  6864 (3%)
      PIO registers:           17 out of   621 (3%)
   Number of SLICEs:       711 out of  3432 (21%)
      SLICEs as Logic/ROM:    711 out of  3432 (21%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        229 out of  3432 (7%)
   Number of LUT4s:        1416 out of  6864 (21%)
      Number used as logic LUTs:        958
      Number used as distributed RAM:     0
      Number used as ripple logic:      458
      Number used as shift registers:     0
   Number of PIO sites used: 50 + 4(JTAG) out of 207 (26%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net CLK_c: 114 loads, 113 rising, 1 falling (Driver: PIO CLK )
     Net coreInst/fullALUInst/aluInst/un1_ALUX_1_buf: 1 loads, 1 rising, 0 falling (Driver: coreInst/fullALUInst/aluInst/un1_ALUX_1 )
     Net coreInst/fullALUInst/aluInst/un1_ALUX_2_buf: 8 loads, 8 rising, 0 falling (Driver: coreInst/fullALUInst/aluInst/un1_ALUX_2 )
   Number of Clock Enables:  18
     Net RESET_c: 3 loads, 3 LSLICEs
     Net N_198_i: 20 loads, 4 LSLICEs
     Net mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa: 4 loads, 4 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa_1: 4 loads, 4 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/N_43_i: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa: 8 loads, 8 LSLICEs
     Net mcuResourcesInst/UARTInst/START_TX_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net coreInst/REGB_EN: 4 loads, 0 LSLICEs
     Net EXECUTE_c: 1 loads, 1 LSLICEs
     Net coreInst/REGA_EN: 4 loads, 0 LSLICEs
     Net COMMIT_c: 10 loads, 10 LSLICEs
     Net coreInst/N_301_i: 2 loads, 2 LSLICEs
     Net coreInst/aluGroupDecoderInst/REGA_EN_1_sqmuxa_i: 2 loads, 2 LSLICEs
     Net DECODE_c: 1 loads, 1 LSLICEs
     Net coreInst/CCL_LD: 3 loads, 3 LSLICEs
     Net coreInst/programCounterInst/N_200_i: 8 loads, 8 LSLICEs
     Net coreInst/programCounterInst/INTR15: 8 loads, 8 LSLICEs
     Net coreInst/programCounterInst/INTR05: 8 loads, 8 LSLICEs
   Number of local set/reset loads for net RESET_c merged into GSR:  132
   Number of LSRs:  10
     Net RESET_c: 4 loads, 0 LSLICEs
     Net FETCH_c: 1 loads, 1 LSLICEs
     Net coreInst.INSTRUCTION[15]: 2 loads, 2 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNINU4S: 9 loads, 9 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/un1_r_TX_Data_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net coreInst/aluGroupDecoderInst/N_227_i: 1 loads, 1 LSLICEs
     Net coreInst/aluGroupDecoderInst/N_15_i: 1 loads, 1 LSLICEs
     Net DECODE_c: 1 loads, 1 LSLICEs
     Net coreInst/aluGroupDecoderInst/fb: 1 loads, 1 LSLICEs
     Net coreInst/aluGroupDecoderInst/CCL_LD_0_sqmuxa: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net coreInst/ALUX_i_1[3]: 131 loads
     Net coreInst/N_233: 85 loads
     Net coreInst/N_229: 78 loads
     Net coreInst/N_231: 77 loads
     Net coreInst/ARGB_i_1[0]: 69 loads
     Net coreInst/ALUX_i_1[2]: 65 loads
     Net coreInst/fullALUInst/N_344: 61 loads
     Net coreInst/fullALUInst/aluInst/OVER_0: 45 loads
     Net coreInst/N_388: 41 loads
     Net coreInst/N_389: 41 loads
 

   Number of warnings:  16
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 49 MB

Dumping design to file ForthCPU_impl1_map.ncd.

trce -f "ForthCPU_impl1.mt" -o "ForthCPU_impl1.tw1" "ForthCPU_impl1_map.ncd" "ForthCPU_impl1.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sat Oct 28 16:03:27 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 9409  Score: 2066138122
Cumulative negative slack: 2066138122

Constraints cover 93401606 paths, 3 nets, and 5045 connections (95.49% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sat Oct 28 16:03:28 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 93401606 paths, 3 nets, and 5120 connections (96.91% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 9409 (setup), 0 (hold)
Score: 2066138122 (setup), 0 (hold)
Cumulative negative slack: 2066138122 (2066138122+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 80 MB

