// Seed: 3764669636
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  if (id_3) begin
    wire id_6, id_7, id_8, id_9;
  end
  wire id_10;
  id_11 :
  assert property (@(posedge id_4 or negedge id_11 or id_2) 1'b0)
  else;
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    output wand id_2,
    input  wand id_3,
    output tri1 id_4,
    output tri0 id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
endmodule
