Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 23 17:47:20 2024
| Host         : 43d5c8679207 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_dht11_timing_summary_routed.rpt -pb top_dht11_timing_summary_routed.pb -rpx top_dht11_timing_summary_routed.rpx -warn_on_violation
| Design       : top_dht11
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_dht11_control/U_clock_divider/r_tick_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_dht11_control/U_start_signal/mode_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.184        0.000                      0                  151        0.137        0.000                      0                  151        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.184        0.000                      0                  151        0.137        0.000                      0                  151        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 U_dht11_control/U_count_5sec/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_count_5sec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.828ns (21.895%)  route 2.954ns (78.105%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_dht11_control/U_count_5sec/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  U_dht11_control/U_count_5sec/counter_reg_reg[17]/Q
                         net (fo=2, routed)           0.856     6.452    U_dht11_control/U_count_5sec/counter_reg[17]
    SLICE_X63Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.576 r  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_3/O
                         net (fo=1, routed)           1.019     7.595    U_dht11_control/U_count_5sec/start_dht11_next_reg_i_3_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.719 f  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_2/O
                         net (fo=23, routed)          1.078     8.798    U_dht11_control/U_count_5sec/start_dht11_next__0
    SLICE_X63Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.922 r  U_dht11_control/U_count_5sec/counter_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     8.922    U_dht11_control/U_count_5sec/counter_next[5]
    SLICE_X63Y81         FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.499    14.840    U_dht11_control/U_count_5sec/clk_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[5]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y81         FDCE (Setup_fdce_C_D)        0.029    15.106    U_dht11_control/U_count_5sec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 U_dht11_control/U_count_5sec/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_count_5sec/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.856ns (22.469%)  route 2.954ns (77.531%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_dht11_control/U_count_5sec/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  U_dht11_control/U_count_5sec/counter_reg_reg[17]/Q
                         net (fo=2, routed)           0.856     6.452    U_dht11_control/U_count_5sec/counter_reg[17]
    SLICE_X63Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.576 r  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_3/O
                         net (fo=1, routed)           1.019     7.595    U_dht11_control/U_count_5sec/start_dht11_next_reg_i_3_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.719 f  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_2/O
                         net (fo=23, routed)          1.078     8.798    U_dht11_control/U_count_5sec/start_dht11_next__0
    SLICE_X63Y81         LUT2 (Prop_lut2_I0_O)        0.152     8.950 r  U_dht11_control/U_count_5sec/counter_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.950    U_dht11_control/U_count_5sec/counter_next[7]
    SLICE_X63Y81         FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.499    14.840    U_dht11_control/U_count_5sec/clk_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[7]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y81         FDCE (Setup_fdce_C_D)        0.075    15.152    U_dht11_control/U_count_5sec/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 U_dht11_control/U_receive_data/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.126ns (32.209%)  route 2.370ns (67.791%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_dht11_control/U_receive_data/counter_reg_reg[1]/Q
                         net (fo=6, routed)           1.033     6.692    U_dht11_control/U_receive_data/counter_reg_reg[1]
    SLICE_X60Y86         LUT4 (Prop_lut4_I2_O)        0.153     6.845 f  U_dht11_control/U_receive_data/counter_reg[7]_i_7/O
                         net (fo=1, routed)           0.341     7.187    U_dht11_control/U_receive_data/counter_reg[7]_i_7_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.331     7.518 f  U_dht11_control/U_receive_data/counter_reg[7]_i_3/O
                         net (fo=1, routed)           0.464     7.982    U_dht11_control/U_receive_data/counter_reg[7]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.106 r  U_dht11_control/U_receive_data/counter_reg[7]_i_1__1/O
                         net (fo=8, routed)           0.531     8.637    U_dht11_control/U_receive_data/counter_reg[7]_i_1__1_n_0
    SLICE_X62Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[5]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.863    U_dht11_control/U_receive_data/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 U_dht11_control/U_receive_data/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.126ns (32.132%)  route 2.378ns (67.868%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_dht11_control/U_receive_data/counter_reg_reg[1]/Q
                         net (fo=6, routed)           1.033     6.692    U_dht11_control/U_receive_data/counter_reg_reg[1]
    SLICE_X60Y86         LUT4 (Prop_lut4_I2_O)        0.153     6.845 f  U_dht11_control/U_receive_data/counter_reg[7]_i_7/O
                         net (fo=1, routed)           0.341     7.187    U_dht11_control/U_receive_data/counter_reg[7]_i_7_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.331     7.518 f  U_dht11_control/U_receive_data/counter_reg[7]_i_3/O
                         net (fo=1, routed)           0.464     7.982    U_dht11_control/U_receive_data/counter_reg[7]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.106 r  U_dht11_control/U_receive_data/counter_reg[7]_i_1__1/O
                         net (fo=8, routed)           0.539     8.645    U_dht11_control/U_receive_data/counter_reg[7]_i_1__1_n_0
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503    14.844    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[0]/C
                         clock pessimism              0.275    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.879    U_dht11_control/U_receive_data/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 U_dht11_control/U_receive_data/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.126ns (32.132%)  route 2.378ns (67.868%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_dht11_control/U_receive_data/counter_reg_reg[1]/Q
                         net (fo=6, routed)           1.033     6.692    U_dht11_control/U_receive_data/counter_reg_reg[1]
    SLICE_X60Y86         LUT4 (Prop_lut4_I2_O)        0.153     6.845 f  U_dht11_control/U_receive_data/counter_reg[7]_i_7/O
                         net (fo=1, routed)           0.341     7.187    U_dht11_control/U_receive_data/counter_reg[7]_i_7_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.331     7.518 f  U_dht11_control/U_receive_data/counter_reg[7]_i_3/O
                         net (fo=1, routed)           0.464     7.982    U_dht11_control/U_receive_data/counter_reg[7]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.106 r  U_dht11_control/U_receive_data/counter_reg[7]_i_1__1/O
                         net (fo=8, routed)           0.539     8.645    U_dht11_control/U_receive_data/counter_reg[7]_i_1__1_n_0
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503    14.844    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[6]/C
                         clock pessimism              0.275    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.879    U_dht11_control/U_receive_data/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 U_dht11_control/U_receive_data/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.126ns (32.132%)  route 2.378ns (67.868%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_dht11_control/U_receive_data/counter_reg_reg[1]/Q
                         net (fo=6, routed)           1.033     6.692    U_dht11_control/U_receive_data/counter_reg_reg[1]
    SLICE_X60Y86         LUT4 (Prop_lut4_I2_O)        0.153     6.845 f  U_dht11_control/U_receive_data/counter_reg[7]_i_7/O
                         net (fo=1, routed)           0.341     7.187    U_dht11_control/U_receive_data/counter_reg[7]_i_7_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I1_O)        0.331     7.518 f  U_dht11_control/U_receive_data/counter_reg[7]_i_3/O
                         net (fo=1, routed)           0.464     7.982    U_dht11_control/U_receive_data/counter_reg[7]_i_3_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.106 r  U_dht11_control/U_receive_data/counter_reg[7]_i_1__1/O
                         net (fo=8, routed)           0.539     8.645    U_dht11_control/U_receive_data/counter_reg[7]_i_1__1_n_0
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503    14.844    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[7]/C
                         clock pessimism              0.275    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.879    U_dht11_control/U_receive_data/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.963ns (27.531%)  route 2.535ns (72.469%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.419     5.562 f  U_dht11_control/U_start_signal/counter_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     6.430    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[4]
    SLICE_X64Y88         LUT6 (Prop_lut6_I2_O)        0.296     6.726 r  U_dht11_control/U_start_signal/counter_reg[14]_i_5/O
                         net (fo=1, routed)           0.819     7.545    U_dht11_control/U_start_signal/counter_reg[14]_i_5_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  U_dht11_control/U_start_signal/counter_reg[14]_i_3/O
                         net (fo=17, routed)          0.493     8.162    U_dht11_control/U_start_signal/signal_next1_out
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.124     8.286 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1/O
                         net (fo=15, routed)          0.355     8.641    U_dht11_control/U_start_signal/counter_reg[14]_i_1_n_0
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[10]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.880    U_dht11_control/U_start_signal/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.963ns (27.531%)  route 2.535ns (72.469%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.419     5.562 f  U_dht11_control/U_start_signal/counter_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     6.430    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[4]
    SLICE_X64Y88         LUT6 (Prop_lut6_I2_O)        0.296     6.726 r  U_dht11_control/U_start_signal/counter_reg[14]_i_5/O
                         net (fo=1, routed)           0.819     7.545    U_dht11_control/U_start_signal/counter_reg[14]_i_5_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  U_dht11_control/U_start_signal/counter_reg[14]_i_3/O
                         net (fo=17, routed)          0.493     8.162    U_dht11_control/U_start_signal/signal_next1_out
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.124     8.286 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1/O
                         net (fo=15, routed)          0.355     8.641    U_dht11_control/U_start_signal/counter_reg[14]_i_1_n_0
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[11]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.880    U_dht11_control/U_start_signal/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.963ns (27.531%)  route 2.535ns (72.469%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.419     5.562 f  U_dht11_control/U_start_signal/counter_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     6.430    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[4]
    SLICE_X64Y88         LUT6 (Prop_lut6_I2_O)        0.296     6.726 r  U_dht11_control/U_start_signal/counter_reg[14]_i_5/O
                         net (fo=1, routed)           0.819     7.545    U_dht11_control/U_start_signal/counter_reg[14]_i_5_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  U_dht11_control/U_start_signal/counter_reg[14]_i_3/O
                         net (fo=17, routed)          0.493     8.162    U_dht11_control/U_start_signal/signal_next1_out
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.124     8.286 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1/O
                         net (fo=15, routed)          0.355     8.641    U_dht11_control/U_start_signal/counter_reg[14]_i_1_n_0
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[12]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.880    U_dht11_control/U_start_signal/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.963ns (27.531%)  route 2.535ns (72.469%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y87         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.419     5.562 f  U_dht11_control/U_start_signal/counter_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     6.430    U_dht11_control/U_start_signal/counter_reg_reg_n_0_[4]
    SLICE_X64Y88         LUT6 (Prop_lut6_I2_O)        0.296     6.726 r  U_dht11_control/U_start_signal/counter_reg[14]_i_5/O
                         net (fo=1, routed)           0.819     7.545    U_dht11_control/U_start_signal/counter_reg[14]_i_5_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  U_dht11_control/U_start_signal/counter_reg[14]_i_3/O
                         net (fo=17, routed)          0.493     8.162    U_dht11_control/U_start_signal/signal_next1_out
    SLICE_X62Y88         LUT4 (Prop_lut4_I1_O)        0.124     8.286 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1/O
                         net (fo=15, routed)          0.355     8.641    U_dht11_control/U_start_signal/counter_reg[14]_i_1_n_0
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[13]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.880    U_dht11_control/U_start_signal/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_dht11_control/U_receive_data/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.085     1.697    U_dht11_control/U_receive_data/counter_reg_reg[0]
    SLICE_X60Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.742 r  U_dht11_control/U_receive_data/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.742    U_dht11_control/U_receive_data/counter_next[1]
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         FDCE (Hold_fdce_C_D)         0.121     1.605    U_dht11_control/U_receive_data/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.891%)  route 0.073ns (28.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_uart/U_baudrate_generator/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_uart/U_baudrate_generator/r_counter_reg[8]/Q
                         net (fo=5, routed)           0.073     1.685    U_uart/U_baudrate_generator/r_counter[8]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.730 r  U_uart/U_baudrate_generator/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.730    U_uart/U_baudrate_generator/r_tick
    SLICE_X59Y85         FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_uart/U_baudrate_generator/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X59Y85         FDCE (Hold_fdce_C_D)         0.092     1.576    U_uart/U_baudrate_generator/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_dht11_control/U_clock_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_dht11_control/U_clock_divider/r_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     1.720    U_dht11_control/U_clock_divider/r_counter[0]
    SLICE_X64Y81         LUT5 (Prop_lut5_I2_O)        0.048     1.768 r  U_dht11_control/U_clock_divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.768    U_dht11_control/U_clock_divider/r_counter_0[4]
    SLICE_X64Y81         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.982    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[4]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.131     1.613    U_dht11_control/U_clock_divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_dht11_control/U_clock_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_dht11_control/U_clock_divider/r_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     1.720    U_dht11_control/U_clock_divider/r_counter[0]
    SLICE_X64Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.765 r  U_dht11_control/U_clock_divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.765    U_dht11_control/U_clock_divider/r_counter_0[3]
    SLICE_X64Y81         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.982    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.120     1.602    U_dht11_control/U_clock_divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.768%)  route 0.110ns (37.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_uart/U_baudrate_generator/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_uart/U_baudrate_generator/r_counter_reg[9]/Q
                         net (fo=11, routed)          0.110     1.723    U_uart/U_baudrate_generator/r_counter[9]
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  U_uart/U_baudrate_generator/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.768    U_uart/U_baudrate_generator/r_counter_0[5]
    SLICE_X59Y85         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_uart/U_baudrate_generator/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X59Y85         FDCE (Hold_fdce_C_D)         0.092     1.576    U_uart/U_baudrate_generator/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.557%)  route 0.111ns (37.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_uart/U_baudrate_generator/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_uart/U_baudrate_generator/r_counter_reg[9]/Q
                         net (fo=11, routed)          0.111     1.724    U_uart/U_baudrate_generator/r_counter[9]
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.769 r  U_uart/U_baudrate_generator/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.769    U_uart/U_baudrate_generator/r_counter_0[0]
    SLICE_X59Y85         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_uart/U_baudrate_generator/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X59Y85         FDCE (Hold_fdce_C_D)         0.091     1.575    U_uart/U_baudrate_generator/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_dht11_control/U_receive_data/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  U_dht11_control/U_receive_data/counter_reg_reg[3]/Q
                         net (fo=4, routed)           0.087     1.706    U_dht11_control/U_receive_data/counter_reg_reg[3]
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.098     1.804 r  U_dht11_control/U_receive_data/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_dht11_control/U_receive_data/counter_next[4]
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X60Y86         FDCE (Hold_fdce_C_D)         0.121     1.592    U_dht11_control/U_receive_data/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_dht11_control/U_receive_data/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.173     1.785    U_dht11_control/U_receive_data/counter_reg_reg[0]
    SLICE_X60Y86         LUT5 (Prop_lut5_I2_O)        0.046     1.831 r  U_dht11_control/U_receive_data/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    U_dht11_control/U_receive_data/counter_next[3]
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         FDCE (Hold_fdce_C_D)         0.131     1.615    U_dht11_control/U_receive_data/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_dht11_control/U_clock_divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.199%)  route 0.192ns (50.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.468    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X61Y81         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_dht11_control/U_clock_divider/r_counter_reg[2]/Q
                         net (fo=6, routed)           0.192     1.801    U_dht11_control/U_clock_divider/r_counter[2]
    SLICE_X64Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  U_dht11_control/U_clock_divider/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_dht11_control/U_clock_divider/r_counter_0[5]
    SLICE_X64Y81         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.982    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.121     1.625    U_dht11_control/U_clock_divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_dht11_control/U_receive_data/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.173     1.785    U_dht11_control/U_receive_data/counter_reg_reg[0]
    SLICE_X60Y86         LUT4 (Prop_lut4_I1_O)        0.045     1.830 r  U_dht11_control/U_receive_data/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U_dht11_control/U_receive_data/counter_next[2]
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X60Y86         FDCE (Hold_fdce_C_D)         0.120     1.604    U_dht11_control/U_receive_data/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81   U_dht11_control/U_clock_divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81   U_dht11_control/U_clock_divider/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y81   U_dht11_control/U_clock_divider/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y81   U_dht11_control/U_clock_divider/r_tick_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y83   U_dht11_control/U_count_5sec/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_dht11_control/U_clock_divider/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_dht11_control/U_clock_divider/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_dht11_control/U_clock_divider/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_dht11_control/U_clock_divider/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   U_dht11_control/U_clock_divider/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   U_dht11_control/U_clock_divider/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_dht11_control/U_clock_divider/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_dht11_control/U_clock_divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_dht11_control/U_clock_divider/r_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   U_dht11_control/U_clock_divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   U_dht11_control/U_clock_divider/r_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   U_dht11_control/U_clock_divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_dht11_control/U_clock_divider/r_counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ioport
                            (input port)
  Destination:            U_dht11_control/receive_dht11_data_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.206ns  (logic 1.449ns (65.657%)  route 0.758ns (34.343%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  ioport (INOUT)
                         net (fo=1, unset)            0.000     0.000    ioport_IOBUF_inst/IO
    J3                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  ioport_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.758     2.206    U_dht11_control/ioport_IBUF
    SLICE_X64Y86         LDCE                                         r  U_dht11_control/receive_dht11_data_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ioport
                            (input port)
  Destination:            U_dht11_control/receive_dht11_data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.217ns (42.297%)  route 0.296ns (57.703%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  ioport (INOUT)
                         net (fo=1, unset)            0.000     0.000    ioport_IOBUF_inst/IO
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ioport_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.296     0.512    U_dht11_control/ioport_IBUF
    SLICE_X64Y86         LDCE                                         r  U_dht11_control/receive_dht11_data_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_uart/U_transmitter/tx_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.109ns (49.402%)  route 4.208ns (50.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    U_uart/U_transmitter/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  U_uart/U_transmitter/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.419     5.563 r  U_uart/U_transmitter/tx_reg_reg/Q
                         net (fo=1, routed)           4.208     9.771    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.690    13.461 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.461    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_start_signal/mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioport
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 4.168ns (68.114%)  route 1.951ns (31.886%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.624     5.145    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X64Y89         FDCE                                         r  U_dht11_control/U_start_signal/mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U_dht11_control/U_start_signal/mode_reg_reg/Q
                         net (fo=10, routed)          1.951     7.574    ioport_IOBUF_inst/T
    J3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.690    11.264 r  ioport_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.264    ioport
    J3                                                                r  ioport (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_count_5sec/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_count_5sec/start_dht11_next_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.352ns  (logic 0.704ns (21.004%)  route 2.648ns (78.996%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    U_dht11_control/U_count_5sec/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  U_dht11_control/U_count_5sec/counter_reg_reg[17]/Q
                         net (fo=2, routed)           0.856     6.452    U_dht11_control/U_count_5sec/counter_reg[17]
    SLICE_X63Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.576 f  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_3/O
                         net (fo=1, routed)           1.019     7.595    U_dht11_control/U_count_5sec/start_dht11_next_reg_i_3_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.719 r  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_2/O
                         net (fo=23, routed)          0.772     8.492    U_dht11_control/U_count_5sec/start_dht11_next__0
    SLICE_X62Y84         LDCE                                         r  U_dht11_control/U_count_5sec/start_dht11_next_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_dht11_control/U_count_5sec/counter_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_count_5sec/start_dht11_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.231ns (31.251%)  route 0.508ns (68.749%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.587     1.470    U_dht11_control/U_count_5sec/clk_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_dht11_control/U_count_5sec/counter_reg_reg[10]/Q
                         net (fo=2, routed)           0.124     1.735    U_dht11_control/U_count_5sec/counter_reg[10]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.045     1.780 f  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_5/O
                         net (fo=1, routed)           0.082     1.862    U_dht11_control/U_count_5sec/start_dht11_next_reg_i_5_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_2/O
                         net (fo=23, routed)          0.302     2.209    U_dht11_control/U_count_5sec/start_dht11_next__0
    SLICE_X62Y84         LDCE                                         r  U_dht11_control/U_count_5sec/start_dht11_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_start_signal/signal_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioport
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.369ns (77.065%)  route 0.407ns (22.935%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X64Y89         FDPE                                         r  U_dht11_control/U_start_signal/signal_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  U_dht11_control/U_start_signal/signal_reg_reg/Q
                         net (fo=4, routed)           0.407     2.046    ioport_IOBUF_inst/I
    J3                   OBUFT (Prop_obuft_I_O)       1.205     3.250 r  ioport_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.250    ioport
    J3                                                                r  ioport (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_uart/U_transmitter/tx_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.400ns (47.530%)  route 1.545ns (52.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    U_uart/U_transmitter/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  U_uart/U_transmitter/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_uart/U_transmitter/tx_reg_reg/Q
                         net (fo=1, routed)           1.545     3.147    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.272     4.418 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.418    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.021ns  (logic 1.441ns (17.968%)  route 6.580ns (82.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.580     8.021    U_dht11_control/U_start_signal/reset_IBUF
    SLICE_X62Y89         FDCE                                         f  U_dht11_control/U_start_signal/counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.021ns  (logic 1.441ns (17.968%)  route 6.580ns (82.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.580     8.021    U_dht11_control/U_start_signal/reset_IBUF
    SLICE_X62Y89         FDCE                                         f  U_dht11_control/U_start_signal/counter_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.021ns  (logic 1.441ns (17.968%)  route 6.580ns (82.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.580     8.021    U_dht11_control/U_start_signal/reset_IBUF
    SLICE_X62Y89         FDCE                                         f  U_dht11_control/U_start_signal/counter_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.021ns  (logic 1.441ns (17.968%)  route 6.580ns (82.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.580     8.021    U_dht11_control/U_start_signal/reset_IBUF
    SLICE_X62Y89         FDCE                                         f  U_dht11_control/U_start_signal/counter_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.021ns  (logic 1.441ns (17.968%)  route 6.580ns (82.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.580     8.021    U_dht11_control/U_start_signal/reset_IBUF
    SLICE_X62Y89         FDCE                                         f  U_dht11_control/U_start_signal/counter_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.021ns  (logic 1.441ns (17.968%)  route 6.580ns (82.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.580     8.021    U_dht11_control/U_start_signal/reset_IBUF
    SLICE_X62Y89         FDCE                                         f  U_dht11_control/U_start_signal/counter_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.874ns  (logic 1.441ns (18.305%)  route 6.433ns (81.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.433     7.874    U_fifo/U_fifo_control_unit/reset_IBUF
    SLICE_X62Y90         FDCE                                         f  U_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X62Y90         FDCE                                         r  U_fifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fifo/U_fifo_control_unit/wr_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.874ns  (logic 1.441ns (18.305%)  route 6.433ns (81.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.433     7.874    U_fifo/U_fifo_control_unit/reset_IBUF
    SLICE_X62Y90         FDCE                                         f  U_fifo/U_fifo_control_unit/wr_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X62Y90         FDCE                                         r  U_fifo/U_fifo_control_unit/wr_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.771ns  (logic 1.441ns (18.547%)  route 6.330ns (81.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.330     7.771    U_fifo/U_fifo_control_unit/reset_IBUF
    SLICE_X60Y90         FDCE                                         f  U_fifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506     4.847    U_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X60Y90         FDCE                                         r  U_fifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fifo/U_fifo_control_unit/rd_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.771ns  (logic 1.441ns (18.547%)  route 6.330ns (81.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.330     7.771    U_fifo/U_fifo_control_unit/reset_IBUF
    SLICE_X60Y90         FDCE                                         f  U_fifo/U_fifo_control_unit/rd_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506     4.847    U_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X60Y90         FDCE                                         r  U_fifo/U_fifo_control_unit/rd_ptr_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_dht11_control/U_count_5sec/start_dht11_next_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_count_5sec/start_dht11_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.158ns (40.862%)  route 0.229ns (59.138%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         LDCE                         0.000     0.000 r  U_dht11_control/U_count_5sec/start_dht11_next_reg/G
    SLICE_X62Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_dht11_control/U_count_5sec/start_dht11_next_reg/Q
                         net (fo=1, routed)           0.229     0.387    U_dht11_control/U_count_5sec/start_dht11_next
    SLICE_X62Y85         FDCE                                         r  U_dht11_control/U_count_5sec/start_dht11_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.986    U_dht11_control/U_count_5sec/clk_IBUF_BUFG
    SLICE_X62Y85         FDCE                                         r  U_dht11_control/U_count_5sec/start_dht11_reg_reg/C

Slack:                    inf
  Source:                 U_dht11_control/receive_dht11_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.276ns (55.784%)  route 0.219ns (44.216%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         LDCE                         0.000     0.000 r  U_dht11_control/receive_dht11_data_reg/G
    SLICE_X64Y86         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  U_dht11_control/receive_dht11_data_reg/Q
                         net (fo=5, routed)           0.219     0.450    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.495 r  U_dht11_control/U_receive_data/counter_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.495    U_dht11_control/U_receive_data/counter_next[0]
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[0]/C

Slack:                    inf
  Source:                 U_dht11_control/receive_dht11_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.276ns (49.952%)  route 0.277ns (50.048%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         LDCE                         0.000     0.000 r  U_dht11_control/receive_dht11_data_reg/G
    SLICE_X64Y86         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  U_dht11_control/receive_dht11_data_reg/Q
                         net (fo=5, routed)           0.277     0.508    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.553 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.553    U_dht11_control/U_receive_data/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X60Y87         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.985    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y87         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 U_dht11_control/receive_dht11_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.321ns (54.067%)  route 0.273ns (45.933%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         LDCE                         0.000     0.000 r  U_dht11_control/receive_dht11_data_reg/G
    SLICE_X64Y86         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  U_dht11_control/receive_dht11_data_reg/Q
                         net (fo=5, routed)           0.136     0.367    U_dht11_control/U_start_signal/receive_dht11_data
    SLICE_X61Y86         LUT5 (Prop_lut5_I1_O)        0.045     0.412 f  U_dht11_control/U_start_signal/counter_reg[4]_i_2/O
                         net (fo=2, routed)           0.137     0.549    U_dht11_control/U_receive_data/counter_reg_reg[1]_0
    SLICE_X60Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.594 r  U_dht11_control/U_receive_data/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.594    U_dht11_control/U_receive_data/counter_next[1]
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[1]/C

Slack:                    inf
  Source:                 U_dht11_control/receive_dht11_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.321ns (41.856%)  route 0.446ns (58.144%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         LDCE                         0.000     0.000 r  U_dht11_control/receive_dht11_data_reg/G
    SLICE_X64Y86         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  U_dht11_control/receive_dht11_data_reg/Q
                         net (fo=5, routed)           0.136     0.367    U_dht11_control/U_start_signal/receive_dht11_data
    SLICE_X61Y86         LUT5 (Prop_lut5_I1_O)        0.045     0.412 f  U_dht11_control/U_start_signal/counter_reg[4]_i_2/O
                         net (fo=2, routed)           0.310     0.722    U_dht11_control/U_receive_data/counter_reg_reg[1]_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.767 r  U_dht11_control/U_receive_data/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.767    U_dht11_control/U_receive_data/counter_next[4]
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[4]/C

Slack:                    inf
  Source:                 U_dht11_control/receive_dht11_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.321ns (33.210%)  route 0.646ns (66.790%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         LDCE                         0.000     0.000 r  U_dht11_control/receive_dht11_data_reg/G
    SLICE_X64Y86         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  U_dht11_control/receive_dht11_data_reg/Q
                         net (fo=5, routed)           0.348     0.579    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.624 r  U_dht11_control/U_receive_data/counter_reg[7]_i_4/O
                         net (fo=1, routed)           0.170     0.793    U_dht11_control/U_receive_data/counter_reg[7]_i_4_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.838 r  U_dht11_control/U_receive_data/counter_reg[7]_i_1__1/O
                         net (fo=8, routed)           0.128     0.967    U_dht11_control/U_receive_data/counter_reg[7]_i_1__1_n_0
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[1]/C

Slack:                    inf
  Source:                 U_dht11_control/receive_dht11_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.321ns (33.210%)  route 0.646ns (66.790%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         LDCE                         0.000     0.000 r  U_dht11_control/receive_dht11_data_reg/G
    SLICE_X64Y86         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  U_dht11_control/receive_dht11_data_reg/Q
                         net (fo=5, routed)           0.348     0.579    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.624 r  U_dht11_control/U_receive_data/counter_reg[7]_i_4/O
                         net (fo=1, routed)           0.170     0.793    U_dht11_control/U_receive_data/counter_reg[7]_i_4_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.838 r  U_dht11_control/U_receive_data/counter_reg[7]_i_1__1/O
                         net (fo=8, routed)           0.128     0.967    U_dht11_control/U_receive_data/counter_reg[7]_i_1__1_n_0
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[2]/C

Slack:                    inf
  Source:                 U_dht11_control/receive_dht11_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.321ns (33.210%)  route 0.646ns (66.790%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         LDCE                         0.000     0.000 r  U_dht11_control/receive_dht11_data_reg/G
    SLICE_X64Y86         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  U_dht11_control/receive_dht11_data_reg/Q
                         net (fo=5, routed)           0.348     0.579    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.624 r  U_dht11_control/U_receive_data/counter_reg[7]_i_4/O
                         net (fo=1, routed)           0.170     0.793    U_dht11_control/U_receive_data/counter_reg[7]_i_4_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.838 r  U_dht11_control/U_receive_data/counter_reg[7]_i_1__1/O
                         net (fo=8, routed)           0.128     0.967    U_dht11_control/U_receive_data/counter_reg[7]_i_1__1_n_0
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[3]/C

Slack:                    inf
  Source:                 U_dht11_control/receive_dht11_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.321ns (33.210%)  route 0.646ns (66.790%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         LDCE                         0.000     0.000 r  U_dht11_control/receive_dht11_data_reg/G
    SLICE_X64Y86         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  U_dht11_control/receive_dht11_data_reg/Q
                         net (fo=5, routed)           0.348     0.579    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.624 r  U_dht11_control/U_receive_data/counter_reg[7]_i_4/O
                         net (fo=1, routed)           0.170     0.793    U_dht11_control/U_receive_data/counter_reg[7]_i_4_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.838 r  U_dht11_control/U_receive_data/counter_reg[7]_i_1__1/O
                         net (fo=8, routed)           0.128     0.967    U_dht11_control/U_receive_data/counter_reg[7]_i_1__1_n_0
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[4]/C

Slack:                    inf
  Source:                 U_dht11_control/receive_dht11_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.321ns (31.456%)  route 0.699ns (68.544%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         LDCE                         0.000     0.000 r  U_dht11_control/receive_dht11_data_reg/G
    SLICE_X64Y86         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  U_dht11_control/receive_dht11_data_reg/Q
                         net (fo=5, routed)           0.348     0.579    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.624 r  U_dht11_control/U_receive_data/counter_reg[7]_i_4/O
                         net (fo=1, routed)           0.170     0.793    U_dht11_control/U_receive_data/counter_reg[7]_i_4_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.838 r  U_dht11_control/U_receive_data/counter_reg[7]_i_1__1/O
                         net (fo=8, routed)           0.182     1.020    U_dht11_control/U_receive_data/counter_reg[7]_i_1__1_n_0
    SLICE_X62Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.986    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[5]/C





