<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 1.7.00.05.28.13 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  untitled
Project Path         :  U:\ECE 270\lab 11\step3
Project Fitted on    :  Fri Apr 07 11:23:43 2017

Device               :  M4064_48U
Package              :  64
GLB Input Mux Size   :  12
Available Blocks     :  4
Speed                :  -5.8
Part Number          :  LC4064ZE-5UMN64C
Source Format        :  ABEL_Schematic


<font color=red size=4><span class=blink><strong><B>&lt;Error&gt; Project 'untitled' failed during design rules check!
&lt;Error&gt;  F38019:  Number of logic functions 72 in the design exceeds the device limit of 64.</B></strong></span></font>

<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.00 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                30
Total Logic Functions           72
  Total Output Pins             40
  Total Bidir I/O Pins          0
  Total Buried Nodes            32
Total Flip-Flops                59
  Total D Flip-Flops            59
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             256

Total Reserved Pins             0
Total Locked Pins               0
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             5
Total Unique Clock Enables      0
Total Unique Resets             2
Total Unique Presets            2

<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           46        0     46    -->     0
Logic Functions              <FONT COLOR=red>      64       70      0    -->   109
</FONT>  Input Registers                  48        0     48    -->     0

GLB Inputs                        144        0    144    -->     0
Logical Product Terms             320      259     61    -->    80
Occupied GLBs                       4        0      4    -->     0
Macrocells                         64        0     64    -->     0

Control Product Terms:
  GLB Clock/Clock Enables           4        0      4    -->     0
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64       59      5    -->    92
  Macrocell Clock Enables          64        0     64    -->     0
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64       20     44    -->    31
  Macrocell Presets                64       37     27    -->    57

Global Routing Pool               116        0    116    -->     0
  GRP from IFB                     ..        0     ..    -->    ..
    (from input signals)           ..        0     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..        0     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.
&lt;Note&gt; 4 : The Product Term Cluster and the Biput Product Term Cluster counts
           are estimates only if the design failed during partitioning.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      0     0     0      0/9      0    0      0             16        0        0
  GLB    B      0     0     0      0/14     0    0      0             16        0        0
  GLB    C      0     0     0      0/10     0    0      0             16        0        0
  GLB    D      0     0     0      0/15     0    0      0             16        0        0
-------------------------------------------------------------------------------------------
TOTALS:         0     0     0      0/48     0    0      0             64        0        0

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              No
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>----------------------------------------------------------------------------------
A1    | TDI   |   -  |    |        |                 |       |            |
B1    |  I_O  |   0  | A8 |        |                 |       |            |
B2    |  I_O  |   0  | A10|        |                 |       |            |
B3    |  I_O  |   0  | A11|        |                 |       |            |
D4    |GNDIO0 |   -  |    |        |                 |       |            |
C1    |  I_O  |   0  | A12|        |                 |       |            |
C3    |VCCIO0 |   -  |    |        |                 |       |            |
C2    |  I_O  |   0  | B15|        |                 |       |            |
D1    |  I_O  |   0  | B14|        |                 |       |            |
D2    |  I_O  |   0  | B13|        |                 |       |            |
D3    |  I_O  |   0  | B12|        |                 |       |            |
E1    |  I_O  |   0  | B11|        |                 |       |            |
E2    |  I_O  |   0  | B10|        |                 |       |            |
E3    |  I_O  |   0  | B9 |        |                 |       |            |
F1    |  I_O  |   0  | B8 |        |                 |       |            |
F2    | TCK   |   -  |    |        |                 |       |            |
E4    | VCC   |   -  |    |        |                 |       |            |
H2    |  I_O  |   0  | B6 |        |                 |       |            |
H1    |  I_O  |   0  | B5 |        |                 |       |            |
G1    |  I_O  |   0  | B4 |        |                 |       |            |
F3    |VCCIO0 |   -  |    |        |                 |       |            |
G2    |  I_O  |   0  | B3 |        |                 |       |            |
G3    |  I_O  |   0  | B2 |        |                 |       |            |
H3    |  I_O  |   0  | B0 |        |                 |       |            |
G4    |INCLK1 |   0  |    |        |                 |       |            |
F4    |INCLK2 |   1  |    |        |                 |       |            |
H4    |  I_O  |   1  | C0 |        |                 |       |            |
H5    |  I_O  |   1  | C1 |        |                 |       |            |
G5    |  I_O  |   1  | C2 |        |                 |       |            |
H6    |  I_O  |   1  | C4 |        |                 |       |            |
H7    |  I_O  |   1  | C5 |        |                 |       |            |
H8    |  I_O  |   1  | C6 |        |                 |       |            |
G8    | TMS   |   -  |    |        |                 |       |            |
G7    |  I_O  |   1  | C8 |        |                 |       |            |
G6    |  I_O  |   1  | C10|        |                 |       |            |
F8    |  I_O  |   1  | C11|        |                 |       |            |
E5    |GNDIO1 |   -  |    |        |                 |       |            |
F7    |  I_O  |   1  | C12|        |                 |       |            |
F6    |VCCIO1 |   -  |    |        |                 |       |            |
F5    |  I_O  |   1  | D15|        |                 |       |            |
E8    |  I_O  |   1  | D14|        |                 |       |            |
E7    |  I_O  |   1  | D13|        |                 |       |            |
E6    |  I_O  |   1  | D12|        |                 |       |            |
D8    |  I_O  |   1  | D11|        |                 |       |            |
D7    |  I_O  |   1  | D10|        |                 |       |            |
D6    |  I_O  |   1  | D9 |        |                 |       |            |
C8    |  I_O  |   1  | D8 |        |                 |       |            |
C7    | TDO   |   -  |    |        |                 |       |            |
D5    | VCC   |   -  |    |        |                 |       |            |
B8    |  I_O  |   1  | D7 |        |                 |       |            |
A8    |  I_O  |   1  | D6 |        |                 |       |            |
B7    |  I_O  |   1  | D5 |        |                 |       |            |
A7    |  I_O  |   1  | D4 |        |                 |       |            |
A6    |VCCIO1 |   -  |    |        |                 |       |            |
B6    |  I_O  |   1  | D3 |        |                 |       |            |
C6    |  I_O  |   1  | D2 |        |                 |       |            |
A5    | I_O/OE|   1  | D0 |        |                 |       |            |
B5    |INCLK3 |   1  |    |        |                 |       |            |
C5    |INCLK0 |   0  |    |        |                 |       |            |
A4    | I_O/OE|   0  | A0 |        |                 |       |            |
B4    |  I_O  |   0  | A1 |        |                 |       |            |
C4    |  I_O  |   0  | A2 |        |                 |       |            |
A3    |  I_O  |   0  | A4 |        |                 |       |            |
A2    |  I_O  |   0  | A6 |        |                 |       |            |
----------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
</B>-------------------------------------
  --  --          ----      Up <A name=6>DIP0</A>
  --  --          ----      Up <A name=7>DIP1</A>
  --  --          ----      Up <A name=8>DIP2</A>
  --  --          ----      Up <A name=9>DIP3</A>
  --  --          ----      Up <A name=10>DIP4</A>
  --  --          ----      Up <A name=11>DIP5</A>
  --  --          ----      Up <A name=12>DIP6</A>
  --  --          ----      Up <A name=13>DIP7</A>
  --  --          ----      Up <A name=34>DIS1a</A>
  --  --          ----      Up <A name=35>DIS1b</A>
  --  --          ----      Up <A name=36>DIS1c</A>
  --  --          ----      Up <A name=37>DIS1d</A>
  --  --          ----      Up <A name=38>DIS1e</A>
  --  --          ----      Up <A name=39>DIS1f</A>
  --  --          ----      Up <A name=40>DIS1g</A>
  --  --          ----      Up <A name=65>LED19</A>
  --  --          ----      Up <A name=66>LED20</A>
  --  --          ----      Up <A name=67>LED21</A>
  --  --          ----      Up <A name=68>LED22</A>
  --  --          ----      Up <A name=69>LED23</A>
  --  --          ----      Up <A name=70>LED24</A>
  --  --          ----      Up <A name=71>LED25</A>
  --  --          ----      Up <A name=72>LED26</A>
  --  --          ----      Up <A name=73>LED27</A>
  --  --          ----      Up <A name=74>LED28</A>
  --  --          ----      Up <A name=75>LED29</A>
  --  --          ----      Up <A name=14>S1_NC</A>
  --  --          ----      Up <A name=15>S1_NO</A>
  --  --          ----      Up <A name=16>S2_NC</A>
  --  --          ----      Up <A name=17>S2_NO</A>
-------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>-------------------------------------------------------------------
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#41>DIS2a</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#42>DIS2b</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#43>DIS2c</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#44>DIS2d</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#45>DIS2e</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#46>DIS2f</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#47>DIS2g</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#48>DIS3a</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#49>DIS3b</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#50>DIS3c</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#51>DIS3d</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#52>DIS3e</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#53>DIS3f</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#54>DIS3g</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#55>DIS4a</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#56>DIS4b</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#57>DIS4c</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#58>DIS4d</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#59>DIS4e</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#60>DIS4f</A>
  --  --  3  -   3  0 DFF  *   R           ----  Fast   Down <A href=#61>DIS4g</A>
  --  --  2  -   1  0 COM                  ----  Fast   Down <A href=#18>LED0</A>
  --  --  2  -   1  0 COM                  ----  Fast   Down <A href=#19>LED1</A>
  --  --  8  -   6  0 DFF  *   R           ----  Fast   Down <A href=#28>LED10</A>
  --  --  8  -   6  0 DFF  *   R           ----  Fast   Down <A href=#29>LED11</A>
  --  --  8  -   6  0 DFF  *   R           ----  Fast   Down <A href=#30>LED12</A>
  --  --  8  -   6  0 DFF  *   R           ----  Fast   Down <A href=#31>LED13</A>
  --  --  8  -   6  0 DFF  *   R           ----  Fast   Down <A href=#32>LED14</A>
  --  --  8  -   6  0 DFF  *   R           ----  Fast   Down <A href=#33>LED15</A>
  --  --  6  -   3  0 DFF      R           ----  Fast   Down <A href=#62>LED16</A>
  --  --  3  -   1  0 COM                  ----  Fast   Down <A href=#63>LED17</A>
  --  --  4  -   2  0 COM                  ----  Fast   Down <A href=#64>LED18</A>
  --  --  2  -   1  0 COM                  ----  Fast   Down <A href=#20>LED2</A>
  --  --  2  -   1  0 COM                  ----  Fast   Down <A href=#21>LED3</A>
  --  --  2  -   1  0 COM                  ----  Fast   Down <A href=#22>LED4</A>
  --  --  2  -   1  0 COM                  ----  Fast   Down <A href=#23>LED5</A>
  --  --  2  -   1  0 COM                  ----  Fast   Down <A href=#24>LED6</A>
  --  --  2  -   1  0 COM                  ----  Fast   Down <A href=#25>LED7</A>
  --  -- 13  -   7  0 DFF    * R           ----  Fast   Down <A href=#26>LED8</A>
  --  --  8  -   6  0 DFF  *   R           ----  Fast   Down <A href=#27>LED9</A>
-------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>-------------------------------------------------------------------
-------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
</B>----------------------------------------------------
--  --  2  -   2  0 DFF  * * R         ----  <A href=#89>BFC</A>
--  -- 11  -   9  0 DFF    * R         ----  <A href=#90>Q0</A>
--  -- 11  -  10  0 DFF    * R         ----  <A href=#91>Q1</A>
--  -- 11  -   9  0 DFF    * R         ----  <A href=#92>Q2</A>
--  -- 15  -  19  0 DFF    * R         ----  <A href=#93>Q3</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#94>RDIS2a</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#95>RDIS2b</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#96>RDIS2c</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#97>RDIS2d</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#98>RDIS2e</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#99>RDIS2f</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#100>RDIS2g</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#101>RDIS3a</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#102>RDIS3b</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#103>RDIS3c</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#104>RDIS3d</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#105>RDIS3e</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#106>RDIS3f</A>
--  --  3  -   3  0 DFF    * R         ----  <A href=#107>RDIS3g</A>
--  --  7  -   8  0 DFF  *   R         ----  <A href=#81>X0</A>
--  --  5  -   4  0 DFF  *   R         ----  <A href=#82>X1</A>
--  --  5  -   4  0 DFF  *   R         ----  <A href=#83>X2</A>
--  --  5  -   4  0 DFF  *   R         ----  <A href=#84>X3</A>
--  --  5  -   4  0 DFF  *   R         ----  <A href=#85>X4</A>
--  --  5  -   4  0 DFF  *   R         ----  <A href=#86>X5</A>
--  --  5  -   4  0 DFF  *   R         ----  <A href=#87>X6</A>
--  --  5  -   4  0 DFF  *   R         ----  <A href=#88>X7</A>
--  --  0  -   0  0 COM                ----  <A href=#76>osc_dis</A>
--  --  0  -   0  0 COM                ----  <A href=#77>osc_out</A>
--  --  2  -   3  0 DFF      R         ----  <A href=#79>timdiv1</A>
--  --  2  -   3  0 DFF      R         ----  <A href=#80>timdiv2</A>
--  --  0  -   0  0 COM                ----  <A href=#78>tmr_out</A>
----------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>

<A name=89>BFC.D</A> = 0 ; (0 pterm, 0 signal)
BFC.C = 0 ; (0 pterm, 0 signal)
BFC.AR = !<A href=#14>S1_NC</A> ; (1 pterm, 1 signal)
BFC.AP = !<A href=#15>S1_NO</A> ; (1 pterm, 1 signal)

<A name=41>DIS2a.D</A> = <A href=#34>DIS1a</A> ; (1 pterm, 1 signal)
DIS2a.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2a.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=42>DIS2b.D</A> = <A href=#35>DIS1b</A> ; (1 pterm, 1 signal)
DIS2b.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2b.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=43>DIS2c.D</A> = <A href=#36>DIS1c</A> ; (1 pterm, 1 signal)
DIS2c.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2c.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=44>DIS2d.D</A> = <A href=#37>DIS1d</A> ; (1 pterm, 1 signal)
DIS2d.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2d.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=45>DIS2e.D</A> = <A href=#38>DIS1e</A> ; (1 pterm, 1 signal)
DIS2e.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2e.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=46>DIS2f.D</A> = <A href=#39>DIS1f</A> ; (1 pterm, 1 signal)
DIS2f.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2f.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=47>DIS2g.D</A> = <A href=#40>DIS1g</A> ; (1 pterm, 1 signal)
DIS2g.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2g.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=48>DIS3a.D</A> = !<A href=#94>RDIS2a.Q</A> ; (1 pterm, 1 signal)
DIS3a.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3a.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=49>DIS3b.D</A> = !<A href=#95>RDIS2b.Q</A> ; (1 pterm, 1 signal)
DIS3b.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3b.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=50>DIS3c.D</A> = !<A href=#96>RDIS2c.Q</A> ; (1 pterm, 1 signal)
DIS3c.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3c.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=51>DIS3d.D</A> = !<A href=#97>RDIS2d.Q</A> ; (1 pterm, 1 signal)
DIS3d.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3d.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=52>DIS3e.D</A> = !<A href=#98>RDIS2e.Q</A> ; (1 pterm, 1 signal)
DIS3e.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3e.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=53>DIS3f.D</A> = !<A href=#99>RDIS2f.Q</A> ; (1 pterm, 1 signal)
DIS3f.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3f.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=54>DIS3g.D</A> = !<A href=#100>RDIS2g.Q</A> ; (1 pterm, 1 signal)
DIS3g.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3g.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=55>DIS4a.D</A> = !<A href=#101>RDIS3a.Q</A> ; (1 pterm, 1 signal)
DIS4a.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4a.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=56>DIS4b.D</A> = !<A href=#102>RDIS3b.Q</A> ; (1 pterm, 1 signal)
DIS4b.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4b.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=57>DIS4c.D</A> = !<A href=#103>RDIS3c.Q</A> ; (1 pterm, 1 signal)
DIS4c.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4c.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=58>DIS4d.D</A> = !<A href=#104>RDIS3d.Q</A> ; (1 pterm, 1 signal)
DIS4d.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4d.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=59>DIS4e.D</A> = !<A href=#105>RDIS3e.Q</A> ; (1 pterm, 1 signal)
DIS4e.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4e.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=60>DIS4f.D</A> = !<A href=#106>RDIS3f.Q</A> ; (1 pterm, 1 signal)
DIS4f.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4f.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=61>DIS4g.D</A> = !<A href=#107>RDIS3g.Q</A> ; (1 pterm, 1 signal)
DIS4g.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4g.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=18>LED0</A> = !( <A href=#7>DIP1</A> & <A href=#81>X0.Q</A> ) ; (1 pterm, 2 signals)

<A name=19>LED1</A> = !( <A href=#7>DIP1</A> & <A href=#82>X1.Q</A> ) ; (1 pterm, 2 signals)

<A name=28>LED10.D.X1</A> = <A href=#27>LED9.Q</A> & !<A href=#93>Q3.Q</A>
    # !LED9.Q & <A href=#28>LED10.Q</A> & <A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & Q3.Q
    # LED9.Q & !LED10.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED10.D.X2 = <A href=#28>LED10.Q</A> & <A href=#93>Q3.Q</A> ; (1 pterm, 2 signals)
LED10.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
LED10.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=29>LED11.D.X1</A> = <A href=#28>LED10.Q</A> & !<A href=#93>Q3.Q</A>
    # !LED10.Q & <A href=#29>LED11.Q</A> & <A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & Q3.Q
    # LED10.Q & !LED11.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED11.D.X2 = <A href=#29>LED11.Q</A> & <A href=#93>Q3.Q</A> ; (1 pterm, 2 signals)
LED11.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
LED11.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=30>LED12.D.X1</A> = <A href=#29>LED11.Q</A> & !<A href=#93>Q3.Q</A>
    # !LED11.Q & <A href=#30>LED12.Q</A> & <A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & Q3.Q
    # LED11.Q & !LED12.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED12.D.X2 = <A href=#30>LED12.Q</A> & <A href=#93>Q3.Q</A> ; (1 pterm, 2 signals)
LED12.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
LED12.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=31>LED13.D.X1</A> = <A href=#30>LED12.Q</A> & !<A href=#93>Q3.Q</A>
    # !LED12.Q & <A href=#31>LED13.Q</A> & <A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & Q3.Q
    # LED12.Q & !LED13.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED13.D.X2 = <A href=#31>LED13.Q</A> & <A href=#93>Q3.Q</A> ; (1 pterm, 2 signals)
LED13.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
LED13.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=32>LED14.D.X1</A> = <A href=#31>LED13.Q</A> & !<A href=#93>Q3.Q</A>
    # !LED13.Q & <A href=#32>LED14.Q</A> & <A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & Q3.Q
    # LED13.Q & !LED14.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED14.D.X2 = <A href=#32>LED14.Q</A> & <A href=#93>Q3.Q</A> ; (1 pterm, 2 signals)
LED14.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
LED14.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=33>LED15.D.X1</A> = <A href=#32>LED14.Q</A> & !<A href=#93>Q3.Q</A>
    # !LED14.Q & <A href=#33>LED15.Q</A> & <A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & Q3.Q
    # LED14.Q & !LED15.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED15.D.X2 = <A href=#33>LED15.Q</A> & <A href=#93>Q3.Q</A> ; (1 pterm, 2 signals)
LED15.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
LED15.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=62>LED16.D</A> = !( <A href=#62>LED16.Q</A> & <A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & <A href=#93>Q3.Q</A> ) ; (1 pterm, 5 signals)
LED16.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)

<A name=63>LED17</A> = !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & <A href=#93>Q3.Q</A> ; (1 pterm, 3 signals)

<A name=64>LED18</A> = <A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A>
    # !<A href=#93>Q3.Q</A> ; (2 pterms, 4 signals)

<A name=20>LED2</A> = !( <A href=#7>DIP1</A> & <A href=#83>X2.Q</A> ) ; (1 pterm, 2 signals)

<A name=21>LED3</A> = !( <A href=#7>DIP1</A> & <A href=#84>X3.Q</A> ) ; (1 pterm, 2 signals)

<A name=22>LED4</A> = !( <A href=#7>DIP1</A> & <A href=#85>X4.Q</A> ) ; (1 pterm, 2 signals)

<A name=23>LED5</A> = !( <A href=#7>DIP1</A> & <A href=#86>X5.Q</A> ) ; (1 pterm, 2 signals)

<A name=24>LED6</A> = !( <A href=#7>DIP1</A> & <A href=#87>X6.Q</A> ) ; (1 pterm, 2 signals)

<A name=25>LED7</A> = !( <A href=#7>DIP1</A> & <A href=#88>X7.Q</A> ) ; (1 pterm, 2 signals)

<A name=26>LED8.D</A> = !( <A href=#26>LED8.Q</A> & <A href=#27>LED9.Q</A> & <A href=#28>LED10.Q</A> & <A href=#29>LED11.Q</A> & <A href=#30>LED12.Q</A> & <A href=#31>LED13.Q</A> & <A href=#32>LED14.Q</A>
       & <A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A>
    # LED8.Q & LED9.Q & LED10.Q & LED11.Q & LED12.Q & LED13.Q & LED14.Q
       & !<A href=#93>Q3.Q</A>
    # !LED8.Q & Q1.Q & Q3.Q
    # !LED8.Q & Q2.Q & Q3.Q
    # !LED8.Q & !Q0.Q & Q3.Q ) ; (5 pterms, 11 signals)
LED8.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
LED8.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=27>LED9.D.X1</A> = <A href=#26>LED8.Q</A> & !<A href=#93>Q3.Q</A>
    # !LED8.Q & <A href=#27>LED9.Q</A> & <A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & Q3.Q
    # LED8.Q & !LED9.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED9.D.X2 = <A href=#27>LED9.Q</A> & <A href=#93>Q3.Q</A> ; (1 pterm, 2 signals)
LED9.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
LED9.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=90>Q0.D.X1</A> = !<A href=#90>Q0.Q</A> & !<A href=#93>Q3.Q</A>
    # <A href=#82>X1.Q</A> & !<A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & !Q3.Q
    # <A href=#84>X3.Q</A> & Q1.Q & !Q2.Q & !Q3.Q
    # <A href=#88>X7.Q</A> & Q1.Q & Q2.Q & !Q3.Q
    # <A href=#86>X5.Q</A> & !Q1.Q & Q2.Q & !Q3.Q
    # Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (6 pterms, 8 signals)
Q0.D.X2 = !<A href=#17>S2_NO</A> & <A href=#90>Q0.Q</A> & !<A href=#93>Q3.Q</A> ; (1 pterm, 3 signals)
Q0.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
Q0.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=91>Q1.D</A> = !<A href=#17>S2_NO</A> & <A href=#83>X2.Q</A> & !<A href=#90>Q0.Q</A> & <A href=#91>Q1.Q</A> & !<A href=#92>Q2.Q</A> & !<A href=#93>Q3.Q</A>
    # !S2_NO & <A href=#87>X6.Q</A> & !Q0.Q & Q1.Q & Q2.Q & !Q3.Q
    # !S2_NO & <A href=#82>X1.Q</A> & Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # !S2_NO & <A href=#86>X5.Q</A> & Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # S2_NO & !X2.Q & !Q0.Q & Q1.Q & !Q2.Q & !Q3.Q
    # S2_NO & !X6.Q & !Q0.Q & Q1.Q & Q2.Q & !Q3.Q
    # S2_NO & !X1.Q & Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # S2_NO & !X5.Q & Q0.Q & !Q1.Q & Q2.Q & !Q3.Q ; (8 pterms, 9 signals)
Q1.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
Q1.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=92>Q2.D.X1</A> = !<A href=#17>S2_NO</A> & <A href=#90>Q0.Q</A> & <A href=#91>Q1.Q</A> & <A href=#92>Q2.Q</A> & !<A href=#93>Q3.Q</A>
    # !S2_NO & <A href=#84>X3.Q</A> & Q0.Q & Q1.Q & !Q3.Q
    # !<A href=#86>X5.Q</A> & Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # !<A href=#87>X6.Q</A> & !Q0.Q & Q1.Q & Q2.Q & !Q3.Q
    # !<A href=#85>X4.Q</A> & !Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # S2_NO & !X3.Q & Q0.Q & Q1.Q & !Q2.Q & !Q3.Q ; (6 pterms, 9 signals)
Q2.D.X2 = !<A href=#17>S2_NO</A> & <A href=#92>Q2.Q</A> & !<A href=#93>Q3.Q</A> ; (1 pterm, 3 signals)
Q2.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
Q2.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=93>Q3.D</A> = !<A href=#17>S2_NO</A> & !<A href=#85>X4.Q</A> & !<A href=#90>Q0.Q</A> & !<A href=#91>Q1.Q</A> & <A href=#92>Q2.Q</A> & !<A href=#93>Q3.Q</A>
    # !S2_NO & !<A href=#87>X6.Q</A> & Q1.Q & Q2.Q & !Q3.Q
    # S2_NO & X4.Q & !Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # !S2_NO & !<A href=#81>X0.Q</A> & !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # !S2_NO & !<A href=#83>X2.Q</A> & !Q0.Q & Q1.Q & !Q2.Q & !Q3.Q
    # S2_NO & X0.Q & !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # S2_NO & X2.Q & !Q0.Q & Q1.Q & !Q2.Q & !Q3.Q
    # !S2_NO & !<A href=#86>X5.Q</A> & Q0.Q & Q2.Q & !Q3.Q
    # !S2_NO & !<A href=#82>X1.Q</A> & Q0.Q & !Q1.Q & !Q2.Q
    # !S2_NO & !<A href=#84>X3.Q</A> & Q0.Q & Q1.Q & !Q3.Q
    # S2_NO & X3.Q & Q0.Q & Q1.Q & !Q3.Q
    # S2_NO & X1.Q & Q0.Q & !Q1.Q & !Q2.Q
    # S2_NO & X6.Q & Q1.Q & Q2.Q & !Q3.Q
    # S2_NO & X5.Q & Q0.Q & Q2.Q & !Q3.Q
    # Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # Q0.Q & Q1.Q & Q2.Q & !Q3.Q
    # !<A href=#8>DIP2</A> & !Q1.Q & !Q2.Q & Q3.Q ; (17 pterms, 13 signals)
Q3.C = <A href=#89>BFC.Q</A> ; (1 pterm, 1 signal)
Q3.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=94>RDIS2a.D</A> = !<A href=#34>DIS1a</A> ; (1 pterm, 1 signal)
RDIS2a.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS2a.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=95>RDIS2b.D</A> = !<A href=#35>DIS1b</A> ; (1 pterm, 1 signal)
RDIS2b.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS2b.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=96>RDIS2c.D</A> = !<A href=#36>DIS1c</A> ; (1 pterm, 1 signal)
RDIS2c.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS2c.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=97>RDIS2d.D</A> = !<A href=#37>DIS1d</A> ; (1 pterm, 1 signal)
RDIS2d.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS2d.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=98>RDIS2e.D</A> = !<A href=#38>DIS1e</A> ; (1 pterm, 1 signal)
RDIS2e.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS2e.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=99>RDIS2f.D</A> = !<A href=#39>DIS1f</A> ; (1 pterm, 1 signal)
RDIS2f.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS2f.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=100>RDIS2g.D</A> = !<A href=#40>DIS1g</A> ; (1 pterm, 1 signal)
RDIS2g.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS2g.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=101>RDIS3a.D</A> = <A href=#94>RDIS2a.Q</A> ; (1 pterm, 1 signal)
RDIS3a.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS3a.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=102>RDIS3b.D</A> = <A href=#95>RDIS2b.Q</A> ; (1 pterm, 1 signal)
RDIS3b.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS3b.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=103>RDIS3c.D</A> = <A href=#96>RDIS2c.Q</A> ; (1 pterm, 1 signal)
RDIS3c.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS3c.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=104>RDIS3d.D</A> = <A href=#97>RDIS2d.Q</A> ; (1 pterm, 1 signal)
RDIS3d.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS3d.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=105>RDIS3e.D</A> = <A href=#98>RDIS2e.Q</A> ; (1 pterm, 1 signal)
RDIS3e.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS3e.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=106>RDIS3f.D</A> = <A href=#99>RDIS2f.Q</A> ; (1 pterm, 1 signal)
RDIS3f.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS3f.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=107>RDIS3g.D</A> = <A href=#100>RDIS2g.Q</A> ; (1 pterm, 1 signal)
RDIS3g.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
RDIS3g.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=81>X0.D.X1</A> = !<A href=#6>DIP0</A> & <A href=#81>X0.Q</A>
    # X0.Q & <A href=#83>X2.Q</A> & <A href=#84>X3.Q</A>
    # !X0.Q & !X2.Q & X3.Q
    # X0.Q & !X2.Q & !X3.Q
    # !X0.Q & X2.Q & !X3.Q ; (5 pterms, 4 signals)
X0.D.X2 = <A href=#6>DIP0</A> & <A href=#85>X4.Q</A> ; (1 pterm, 2 signals)
X0.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
X0.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=82>X1.D</A> = <A href=#6>DIP0</A> & <A href=#81>X0.Q</A>
    # !DIP0 & <A href=#82>X1.Q</A> ; (2 pterms, 3 signals)
X1.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
X1.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=83>X2.D</A> = !<A href=#6>DIP0</A> & <A href=#83>X2.Q</A>
    # DIP0 & <A href=#82>X1.Q</A> ; (2 pterms, 3 signals)
X2.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
X2.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=84>X3.D</A> = !<A href=#6>DIP0</A> & <A href=#84>X3.Q</A>
    # DIP0 & <A href=#83>X2.Q</A> ; (2 pterms, 3 signals)
X3.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
X3.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=85>X4.D</A> = !<A href=#6>DIP0</A> & <A href=#85>X4.Q</A>
    # DIP0 & <A href=#84>X3.Q</A> ; (2 pterms, 3 signals)
X4.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
X4.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=86>X5.D</A> = <A href=#6>DIP0</A> & <A href=#85>X4.Q</A>
    # !DIP0 & <A href=#86>X5.Q</A> ; (2 pterms, 3 signals)
X5.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
X5.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=87>X6.D</A> = <A href=#6>DIP0</A> & <A href=#86>X5.Q</A>
    # !DIP0 & <A href=#87>X6.Q</A> ; (2 pterms, 3 signals)
X6.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
X6.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=88>X7.D</A> = <A href=#6>DIP0</A> & <A href=#87>X6.Q</A>
    # !DIP0 & <A href=#88>X7.Q</A> ; (2 pterms, 3 signals)
X7.C = <A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
X7.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=76>osc_dis</A> = 0 ; (0 pterm, 0 signal)

<A name=79>timdiv1.D</A> = !<A href=#79>timdiv1.Q</A> ; (1 pterm, 1 signal)
timdiv1.C = <A href=#78>tmr_out</A> ; (1 pterm, 1 signal)

<A name=80>timdiv2.D</A> = !<A href=#80>timdiv2.Q</A> ; (1 pterm, 1 signal)
timdiv2.C = <A href=#79>timdiv1.Q</A> ; (1 pterm, 1 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


