;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	ADD 410, 60
	SPL -30, 9
	DJN -1, @-20
	SUB -0, 0
	SUB -0, 0
	SLT -30, 19
	SUB <0, 0
	MOV -1, @-20
	JMN 40, <102
	ADD #92, 100
	SUB -2, 10
	MOV -4, <-20
	SUB 0, 300
	JMN 0, 202
	DJN -108, @10
	SUB 0, 300
	SPL 0, <109
	SPL -109, @10
	SUB 800, 340
	JMP <-127, 100
	SPL -109, @10
	SUB -0, 0
	ADD 800, 340
	SLT 100, 9
	DJN 300, 90
	SUB -0, 0
	SPL -109, @10
	DJN 300, 90
	SUB <0, 0
	SPL @90, <102
	SPL 0, <102
	SPL 0, <102
	CMP -207, <-126
	SUB 800, 340
	SUB #0, -3
	SUB <121, 106
	SUB 0, 300
	SUB #0, -3
	SUB #0, -3
	MOV @-127, 100
	DJN -1, @-20
	MOV @-127, 100
	JMP <-127, 100
	MOV -1, <-30
	ADD 410, 60
	SPL -30, 9
	MOV -1, <-30
	MOV -7, <-20
