Classic Timing Analyzer report for one_DE2_to_another
Wed Jul 14 10:03:13 2010
Quartus II Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Ten_MHz_input_clock'
  6. Clock Setup: 'FiftyMHz_int_ref_clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                        ;
+---------------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+
; Type                                  ; Slack ; Required Time ; Actual Time                                    ; From                                          ; To                                                           ; From Clock             ; To Clock               ; Failed Paths ;
+---------------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+
; Worst-case tsu                        ; N/A   ; None          ; 5.263 ns                                       ; input_trigger                                 ; data_program:sending_out_the_data|counter[20]                ; --                     ; Ten_MHz_input_clock    ; 0            ;
; Worst-case tco                        ; N/A   ; None          ; 7.394 ns                                       ; data_program:sending_out_the_data|dflag       ; data_ctrl_output                                             ; Ten_MHz_input_clock    ; --                     ; 0            ;
; Worst-case th                         ; N/A   ; None          ; 0.455 ns                                       ; switches[1]                                   ; data_program:sending_out_the_data|data_output_reg_18_bits[1] ; --                     ; Ten_MHz_input_clock    ; 0            ;
; Clock Setup: 'Ten_MHz_input_clock'    ; N/A   ; None          ; 127.03 MHz ( period = 7.872 ns )               ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[30]                      ; Ten_MHz_input_clock    ; Ten_MHz_input_clock    ; 0            ;
; Clock Setup: 'FiftyMHz_int_ref_clock' ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[0] ; clock_maker:clock_outputting|clock_counter[2]                ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; 0            ;
; Total number of failed paths          ;       ;               ;                                                ;                                               ;                                                              ;                        ;                        ; 0            ;
+---------------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                    ;
+------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name        ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Ten_MHz_input_clock    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FiftyMHz_int_ref_clock ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Ten_MHz_input_clock'                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                          ; To                                      ; From Clock          ; To Clock            ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[18] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[31] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[17] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[16] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[26] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[25] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[27] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[28] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[24] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[21] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[23] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[22] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[19] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[20] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[29] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 127.03 MHz ( period = 7.872 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[30] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[10] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[12] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[11] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[9]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[2]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[1]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[4]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[3]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[13] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[14] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[15] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[6]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[8]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[5]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[7]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; data_program:sending_out_the_data|counter[4]  ; data_program:sending_out_the_data|M[0]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[18] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[31] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[17] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[16] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[26] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[25] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[27] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[28] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[24] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[21] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[23] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[22] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[19] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[20] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[29] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 128.30 MHz ( period = 7.794 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[30] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[18] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[31] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[17] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[16] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[26] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[25] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[27] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[28] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[24] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[21] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[23] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[22] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[19] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[20] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[29] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[30] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[10] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[12] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[11] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[9]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[2]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[1]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[4]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[3]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[13] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[14] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[15] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[6]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[8]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[5]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[7]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; data_program:sending_out_the_data|counter[14] ; data_program:sending_out_the_data|M[0]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[18] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[31] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[17] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[16] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[26] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[25] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[27] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[28] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[24] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[21] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[23] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[22] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[19] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[20] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[29] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[30] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[10] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[12] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[11] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[9]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[2]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[1]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[4]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[3]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[13] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[14] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[15] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[6]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[8]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[5]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[7]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; data_program:sending_out_the_data|counter[18] ; data_program:sending_out_the_data|M[0]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[18] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[31] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[17] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[16] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[26] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[25] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[27] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[28] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[24] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[21] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[23] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[22] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[19] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[20] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[29] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[30] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[10] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[12] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[11] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[9]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[2]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[1]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[4]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[3]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[13] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[14] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[15] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[6]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[8]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[5]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[7]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.58 MHz ( period = 7.600 ns )                    ; data_program:sending_out_the_data|counter[5]  ; data_program:sending_out_the_data|M[0]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[18] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[31] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[17] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[16] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[26] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[25] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[27] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[28] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[24] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[21] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[23] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[22] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[19] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[20] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[29] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 131.93 MHz ( period = 7.580 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[30] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[10] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[12] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[11] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[9]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[2]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[1]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[4]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[3]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[13] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[14] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[15] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[6]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[8]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[5]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[7]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; data_program:sending_out_the_data|counter[19] ; data_program:sending_out_the_data|M[0]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[18] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[31] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[17] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[16] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[26] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[25] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[27] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[28] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[24] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[21] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[23] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[22] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[19] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[20] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[29] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; data_program:sending_out_the_data|counter[8]  ; data_program:sending_out_the_data|M[30] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[3]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[13] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[14] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[15] ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[6]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[8]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[5]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; data_program:sending_out_the_data|counter[22] ; data_program:sending_out_the_data|M[7]  ; Ten_MHz_input_clock ; Ten_MHz_input_clock ; None                        ; None                      ; 3.606 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                               ;                                         ;                     ;                     ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-----------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FiftyMHz_int_ref_clock'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------------+------------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                          ; To                                            ; From Clock             ; To Clock               ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------------+------------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[0] ; clock_maker:clock_outputting|clock_counter[2] ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[2] ; clock_maker:clock_outputting|clock_counter[1] ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; None                        ; None                      ; 0.782 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[2] ; clock_maker:clock_outputting|clock_counter[0] ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[2] ; clock_maker:clock_outputting|TenMHz_output    ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; None                        ; None                      ; 0.682 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[1] ; clock_maker:clock_outputting|clock_counter[2] ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[0] ; clock_maker:clock_outputting|clock_counter[1] ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[1] ; clock_maker:clock_outputting|TenMHz_output    ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[2] ; clock_maker:clock_outputting|clock_counter[2] ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[1] ; clock_maker:clock_outputting|clock_counter[1] ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_maker:clock_outputting|clock_counter[0] ; clock_maker:clock_outputting|clock_counter[0] ; FiftyMHz_int_ref_clock ; FiftyMHz_int_ref_clock ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------------+------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                        ;
+-------+--------------+------------+---------------+---------------------------------------------------------------+------------------------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                                                            ; To Clock               ;
+-------+--------------+------------+---------------+---------------------------------------------------------------+------------------------+
; N/A   ; None         ; 5.263 ns   ; input_trigger ; data_program:sending_out_the_data|counter[20]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 5.262 ns   ; input_trigger ; data_program:sending_out_the_data|counter[21]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 5.240 ns   ; input_trigger ; data_program:sending_out_the_data|counter[22]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.584 ns   ; input_trigger ; data_program:sending_out_the_data|trigger_arm                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.538 ns   ; switches[14]  ; data_program:sending_out_the_data|data_output_reg_18_bits[14] ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.494 ns   ; switches[16]  ; data_program:sending_out_the_data|data_output_reg_18_bits[16] ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.445 ns   ; input_trigger ; data_program:sending_out_the_data|counter[12]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.445 ns   ; input_trigger ; data_program:sending_out_the_data|counter[10]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.444 ns   ; input_trigger ; data_program:sending_out_the_data|counter[8]                  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.442 ns   ; input_trigger ; data_program:sending_out_the_data|counter[3]                  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.441 ns   ; input_trigger ; data_program:sending_out_the_data|counter[15]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.440 ns   ; input_trigger ; data_program:sending_out_the_data|counter[14]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.435 ns   ; input_trigger ; data_program:sending_out_the_data|counter[19]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.434 ns   ; input_trigger ; data_program:sending_out_the_data|counter[16]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.432 ns   ; input_trigger ; data_program:sending_out_the_data|counter[13]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.431 ns   ; input_trigger ; data_program:sending_out_the_data|counter[11]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.429 ns   ; input_trigger ; data_program:sending_out_the_data|counter[17]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.395 ns   ; input_trigger ; data_program:sending_out_the_data|counter[5]                  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.394 ns   ; input_trigger ; data_program:sending_out_the_data|counter[9]                  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.392 ns   ; input_trigger ; data_program:sending_out_the_data|counter[6]                  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.388 ns   ; input_trigger ; data_program:sending_out_the_data|counter[7]                  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.386 ns   ; input_trigger ; data_program:sending_out_the_data|counter[4]                  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.384 ns   ; switches[13]  ; data_program:sending_out_the_data|data_output_reg_18_bits[13] ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.349 ns   ; switches[15]  ; data_program:sending_out_the_data|data_output_reg_18_bits[15] ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.328 ns   ; switches[17]  ; data_program:sending_out_the_data|data_output_reg_18_bits[17] ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.150 ns   ; input_trigger ; data_program:sending_out_the_data|counter[18]                 ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.007 ns   ; input_trigger ; data_program:sending_out_the_data|counter[1]                  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.007 ns   ; input_trigger ; data_program:sending_out_the_data|counter[2]                  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 4.006 ns   ; input_trigger ; data_program:sending_out_the_data|counter[0]                  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 3.767 ns   ; key           ; safety_trigger:trigger_shoot|trigger_pulse_out                ; FiftyMHz_int_ref_clock ;
; N/A   ; None         ; 1.068 ns   ; switches[9]   ; data_program:sending_out_the_data|data_output_reg_18_bits[9]  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 0.906 ns   ; switches[11]  ; data_program:sending_out_the_data|data_output_reg_18_bits[11] ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 0.865 ns   ; switches[12]  ; data_program:sending_out_the_data|data_output_reg_18_bits[12] ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 0.804 ns   ; switches[10]  ; data_program:sending_out_the_data|data_output_reg_18_bits[10] ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 0.764 ns   ; switches[8]   ; data_program:sending_out_the_data|data_output_reg_18_bits[8]  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 0.643 ns   ; switches[7]   ; data_program:sending_out_the_data|data_output_reg_18_bits[7]  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 0.561 ns   ; switches[3]   ; data_program:sending_out_the_data|data_output_reg_18_bits[3]  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 0.216 ns   ; switches[6]   ; data_program:sending_out_the_data|data_output_reg_18_bits[6]  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 0.161 ns   ; switches[4]   ; data_program:sending_out_the_data|data_output_reg_18_bits[4]  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; -0.026 ns  ; switches[5]   ; data_program:sending_out_the_data|data_output_reg_18_bits[5]  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; -0.032 ns  ; switches[0]   ; data_program:sending_out_the_data|data_output_reg_18_bits[0]  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; -0.171 ns  ; switches[2]   ; data_program:sending_out_the_data|data_output_reg_18_bits[2]  ; Ten_MHz_input_clock    ;
; N/A   ; None         ; -0.225 ns  ; switches[1]   ; data_program:sending_out_the_data|data_output_reg_18_bits[1]  ; Ten_MHz_input_clock    ;
+-------+--------------+------------+---------------+---------------------------------------------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                 ;
+-------+--------------+------------+--------------------------------------------------+---------------------+------------------------+
; Slack ; Required tco ; Actual tco ; From                                             ; To                  ; From Clock             ;
+-------+--------------+------------+--------------------------------------------------+---------------------+------------------------+
; N/A   ; None         ; 7.394 ns   ; data_program:sending_out_the_data|dflag          ; data_ctrl_output    ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 6.758 ns   ; data_program:sending_out_the_data|data_out_1_bit ; output_data_1_bit   ; Ten_MHz_input_clock    ;
; N/A   ; None         ; 6.368 ns   ; safety_trigger:trigger_shoot|trigger_pulse_out   ; output_trigger      ; FiftyMHz_int_ref_clock ;
; N/A   ; None         ; 6.054 ns   ; clock_maker:clock_outputting|TenMHz_output       ; TenMHz_output_clock ; FiftyMHz_int_ref_clock ;
+-------+--------------+------------+--------------------------------------------------+---------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                               ;
+---------------+-------------+-----------+---------------+---------------------------------------------------------------+------------------------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                                                            ; To Clock               ;
+---------------+-------------+-----------+---------------+---------------------------------------------------------------+------------------------+
; N/A           ; None        ; 0.455 ns  ; switches[1]   ; data_program:sending_out_the_data|data_output_reg_18_bits[1]  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; 0.401 ns  ; switches[2]   ; data_program:sending_out_the_data|data_output_reg_18_bits[2]  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; 0.262 ns  ; switches[0]   ; data_program:sending_out_the_data|data_output_reg_18_bits[0]  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; 0.256 ns  ; switches[5]   ; data_program:sending_out_the_data|data_output_reg_18_bits[5]  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; 0.069 ns  ; switches[4]   ; data_program:sending_out_the_data|data_output_reg_18_bits[4]  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; 0.014 ns  ; switches[6]   ; data_program:sending_out_the_data|data_output_reg_18_bits[6]  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -0.331 ns ; switches[3]   ; data_program:sending_out_the_data|data_output_reg_18_bits[3]  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -0.413 ns ; switches[7]   ; data_program:sending_out_the_data|data_output_reg_18_bits[7]  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -0.534 ns ; switches[8]   ; data_program:sending_out_the_data|data_output_reg_18_bits[8]  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -0.574 ns ; switches[10]  ; data_program:sending_out_the_data|data_output_reg_18_bits[10] ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -0.635 ns ; switches[12]  ; data_program:sending_out_the_data|data_output_reg_18_bits[12] ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -0.676 ns ; switches[11]  ; data_program:sending_out_the_data|data_output_reg_18_bits[11] ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -0.838 ns ; switches[9]   ; data_program:sending_out_the_data|data_output_reg_18_bits[9]  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -3.537 ns ; key           ; safety_trigger:trigger_shoot|trigger_pulse_out                ; FiftyMHz_int_ref_clock ;
; N/A           ; None        ; -3.776 ns ; input_trigger ; data_program:sending_out_the_data|counter[0]                  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -3.777 ns ; input_trigger ; data_program:sending_out_the_data|counter[1]                  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -3.777 ns ; input_trigger ; data_program:sending_out_the_data|counter[2]                  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -3.920 ns ; input_trigger ; data_program:sending_out_the_data|counter[18]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.098 ns ; switches[17]  ; data_program:sending_out_the_data|data_output_reg_18_bits[17] ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.119 ns ; switches[15]  ; data_program:sending_out_the_data|data_output_reg_18_bits[15] ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.154 ns ; switches[13]  ; data_program:sending_out_the_data|data_output_reg_18_bits[13] ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.156 ns ; input_trigger ; data_program:sending_out_the_data|counter[4]                  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.158 ns ; input_trigger ; data_program:sending_out_the_data|counter[7]                  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.162 ns ; input_trigger ; data_program:sending_out_the_data|counter[6]                  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.164 ns ; input_trigger ; data_program:sending_out_the_data|counter[9]                  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.165 ns ; input_trigger ; data_program:sending_out_the_data|counter[5]                  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.199 ns ; input_trigger ; data_program:sending_out_the_data|counter[17]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.201 ns ; input_trigger ; data_program:sending_out_the_data|counter[11]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.202 ns ; input_trigger ; data_program:sending_out_the_data|counter[13]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.204 ns ; input_trigger ; data_program:sending_out_the_data|counter[16]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.205 ns ; input_trigger ; data_program:sending_out_the_data|counter[19]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.210 ns ; input_trigger ; data_program:sending_out_the_data|counter[14]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.211 ns ; input_trigger ; data_program:sending_out_the_data|counter[15]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.212 ns ; input_trigger ; data_program:sending_out_the_data|counter[3]                  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.214 ns ; input_trigger ; data_program:sending_out_the_data|counter[8]                  ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.215 ns ; input_trigger ; data_program:sending_out_the_data|counter[12]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.215 ns ; input_trigger ; data_program:sending_out_the_data|counter[10]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.264 ns ; switches[16]  ; data_program:sending_out_the_data|data_output_reg_18_bits[16] ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.308 ns ; switches[14]  ; data_program:sending_out_the_data|data_output_reg_18_bits[14] ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -4.354 ns ; input_trigger ; data_program:sending_out_the_data|trigger_arm                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -5.010 ns ; input_trigger ; data_program:sending_out_the_data|counter[22]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -5.032 ns ; input_trigger ; data_program:sending_out_the_data|counter[21]                 ; Ten_MHz_input_clock    ;
; N/A           ; None        ; -5.033 ns ; input_trigger ; data_program:sending_out_the_data|counter[20]                 ; Ten_MHz_input_clock    ;
+---------------+-------------+-----------+---------------+---------------------------------------------------------------+------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Jul 14 10:03:13 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off one_DE2_to_another -c one_DE2_to_another --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Ten_MHz_input_clock" is an undefined clock
    Info: Assuming node "FiftyMHz_int_ref_clock" is an undefined clock
Info: Clock "Ten_MHz_input_clock" has Internal fmax of 127.03 MHz between source register "data_program:sending_out_the_data|counter[4]" and destination register "data_program:sending_out_the_data|M[18]" (period= 7.872 ns)
    Info: + Longest register to register delay is 3.678 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y12_N5; Fanout = 5; REG Node = 'data_program:sending_out_the_data|counter[4]'
        Info: 2: + IC(0.325 ns) + CELL(0.376 ns) = 0.701 ns; Loc. = LCCOMB_X60_Y12_N22; Fanout = 1; COMB Node = 'data_program:sending_out_the_data|LessThan3~258'
        Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 1.100 ns; Loc. = LCCOMB_X60_Y12_N0; Fanout = 1; COMB Node = 'data_program:sending_out_the_data|LessThan3~255'
        Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 1.508 ns; Loc. = LCCOMB_X60_Y12_N6; Fanout = 1; COMB Node = 'data_program:sending_out_the_data|LessThan3~275'
        Info: 5: + IC(0.240 ns) + CELL(0.150 ns) = 1.898 ns; Loc. = LCCOMB_X60_Y12_N26; Fanout = 4; COMB Node = 'data_program:sending_out_the_data|LessThan3~274'
        Info: 6: + IC(0.274 ns) + CELL(0.150 ns) = 2.322 ns; Loc. = LCCOMB_X60_Y12_N10; Fanout = 32; COMB Node = 'data_program:sending_out_the_data|always1~1'
        Info: 7: + IC(0.696 ns) + CELL(0.660 ns) = 3.678 ns; Loc. = LCFF_X61_Y13_N5; Fanout = 3; REG Node = 'data_program:sending_out_the_data|M[18]'
        Info: Total cell delay = 1.636 ns ( 44.48 % )
        Info: Total interconnect delay = 2.042 ns ( 55.52 % )
    Info: - Smallest clock skew is -0.044 ns
        Info: + Shortest clock path from clock "Ten_MHz_input_clock" to destination register is 2.640 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 77; CLK Node = 'Ten_MHz_input_clock'
            Info: 2: + IC(1.261 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X61_Y13_N5; Fanout = 3; REG Node = 'data_program:sending_out_the_data|M[18]'
            Info: Total cell delay = 1.379 ns ( 52.23 % )
            Info: Total interconnect delay = 1.261 ns ( 47.77 % )
        Info: - Longest clock path from clock "Ten_MHz_input_clock" to source register is 2.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 77; CLK Node = 'Ten_MHz_input_clock'
            Info: 2: + IC(1.305 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X60_Y12_N5; Fanout = 5; REG Node = 'data_program:sending_out_the_data|counter[4]'
            Info: Total cell delay = 1.379 ns ( 51.38 % )
            Info: Total interconnect delay = 1.305 ns ( 48.62 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "FiftyMHz_int_ref_clock" Internal fmax is restricted to 420.17 MHz between source register "clock_maker:clock_outputting|clock_counter[0]" and destination register "clock_maker:clock_outputting|clock_counter[2]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.783 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y9_N29; Fanout = 3; REG Node = 'clock_maker:clock_outputting|clock_counter[0]'
            Info: 2: + IC(0.311 ns) + CELL(0.388 ns) = 0.699 ns; Loc. = LCCOMB_X64_Y9_N8; Fanout = 1; COMB Node = 'clock_maker:clock_outputting|clock_counter~76'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.783 ns; Loc. = LCFF_X64_Y9_N9; Fanout = 4; REG Node = 'clock_maker:clock_outputting|clock_counter[2]'
            Info: Total cell delay = 0.472 ns ( 60.28 % )
            Info: Total interconnect delay = 0.311 ns ( 39.72 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FiftyMHz_int_ref_clock" to destination register is 2.662 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'FiftyMHz_int_ref_clock'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'FiftyMHz_int_ref_clock~clkctrl'
                Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X64_Y9_N9; Fanout = 4; REG Node = 'clock_maker:clock_outputting|clock_counter[2]'
                Info: Total cell delay = 1.536 ns ( 57.70 % )
                Info: Total interconnect delay = 1.126 ns ( 42.30 % )
            Info: - Longest clock path from clock "FiftyMHz_int_ref_clock" to source register is 2.662 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'FiftyMHz_int_ref_clock'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'FiftyMHz_int_ref_clock~clkctrl'
                Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X64_Y9_N29; Fanout = 3; REG Node = 'clock_maker:clock_outputting|clock_counter[0]'
                Info: Total cell delay = 1.536 ns ( 57.70 % )
                Info: Total interconnect delay = 1.126 ns ( 42.30 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "data_program:sending_out_the_data|counter[20]" (data pin = "input_trigger", clock pin = "Ten_MHz_input_clock") is 5.263 ns
    Info: + Longest pin to register delay is 7.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M22; Fanout = 21; PIN Node = 'input_trigger'
        Info: 2: + IC(5.962 ns) + CELL(0.420 ns) = 7.214 ns; Loc. = LCCOMB_X61_Y12_N22; Fanout = 4; COMB Node = 'data_program:sending_out_the_data|always0~172'
        Info: 3: + IC(0.260 ns) + CELL(0.419 ns) = 7.893 ns; Loc. = LCCOMB_X61_Y12_N14; Fanout = 1; COMB Node = 'data_program:sending_out_the_data|counter[20]~1869'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.977 ns; Loc. = LCFF_X61_Y12_N15; Fanout = 4; REG Node = 'data_program:sending_out_the_data|counter[20]'
        Info: Total cell delay = 1.755 ns ( 22.00 % )
        Info: Total interconnect delay = 6.222 ns ( 78.00 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Ten_MHz_input_clock" to destination register is 2.678 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 77; CLK Node = 'Ten_MHz_input_clock'
        Info: 2: + IC(1.299 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X61_Y12_N15; Fanout = 4; REG Node = 'data_program:sending_out_the_data|counter[20]'
        Info: Total cell delay = 1.379 ns ( 51.49 % )
        Info: Total interconnect delay = 1.299 ns ( 48.51 % )
Info: tco from clock "Ten_MHz_input_clock" to destination pin "data_ctrl_output" through register "data_program:sending_out_the_data|dflag" is 7.394 ns
    Info: + Longest clock path from clock "Ten_MHz_input_clock" to source register is 2.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 77; CLK Node = 'Ten_MHz_input_clock'
        Info: 2: + IC(1.305 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X60_Y12_N3; Fanout = 1; REG Node = 'data_program:sending_out_the_data|dflag'
        Info: Total cell delay = 1.379 ns ( 51.38 % )
        Info: Total interconnect delay = 1.305 ns ( 48.62 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y12_N3; Fanout = 1; REG Node = 'data_program:sending_out_the_data|dflag'
        Info: 2: + IC(1.808 ns) + CELL(2.652 ns) = 4.460 ns; Loc. = PIN_K26; Fanout = 0; PIN Node = 'data_ctrl_output'
        Info: Total cell delay = 2.652 ns ( 59.46 % )
        Info: Total interconnect delay = 1.808 ns ( 40.54 % )
Info: th for register "data_program:sending_out_the_data|data_output_reg_18_bits[1]" (data pin = "switches[1]", clock pin = "Ten_MHz_input_clock") is 0.455 ns
    Info: + Longest clock path from clock "Ten_MHz_input_clock" to destination register is 2.707 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 77; CLK Node = 'Ten_MHz_input_clock'
        Info: 2: + IC(1.328 ns) + CELL(0.537 ns) = 2.707 ns; Loc. = LCFF_X58_Y12_N19; Fanout = 1; REG Node = 'data_program:sending_out_the_data|data_output_reg_18_bits[1]'
        Info: Total cell delay = 1.379 ns ( 50.94 % )
        Info: Total interconnect delay = 1.328 ns ( 49.06 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.518 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'switches[1]'
        Info: 2: + IC(1.286 ns) + CELL(0.149 ns) = 2.434 ns; Loc. = LCCOMB_X58_Y12_N18; Fanout = 1; COMB Node = 'data_program:sending_out_the_data|data_output_reg_18_bits[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.518 ns; Loc. = LCFF_X58_Y12_N19; Fanout = 1; REG Node = 'data_program:sending_out_the_data|data_output_reg_18_bits[1]'
        Info: Total cell delay = 1.232 ns ( 48.93 % )
        Info: Total interconnect delay = 1.286 ns ( 51.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 116 megabytes of memory during processing
    Info: Processing ended: Wed Jul 14 10:03:13 2010
    Info: Elapsed time: 00:00:00


