{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 17:57:39 2021 " "Info: Processing started: Thu Mar 18 17:57:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off out_set_reg -c out_set_reg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off out_set_reg -c out_set_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "My_SPI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file My_SPI.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_SPI " "Info: Found entity 1: My_SPI" {  } { { "My_SPI.v" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/My_SPI.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "out_set_reg.sv(47) " "Warning (10273): Verilog HDL warning at out_set_reg.sv(47): extended using \"x\" or \"z\"" {  } { { "out_set_reg.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/out_set_reg.sv" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_set_reg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file out_set_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 out_set_reg " "Info: Found entity 1: out_set_reg" {  } { { "out_set_reg.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/out_set_reg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "separate_regs_out.sv(157) " "Warning (10273): Verilog HDL warning at separate_regs_out.sv(157): extended using \"x\" or \"z\"" {  } { { "separate_regs_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/separate_regs_out.sv" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separate_regs_out.sv 3 3 " "Info: Found 3 design units, including 3 entities, in source file separate_regs_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 separate_regs_out " "Info: Found entity 1: separate_regs_out" {  } { { "separate_regs_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/separate_regs_out.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Reg_out " "Info: Found entity 2: Reg_out" {  } { { "separate_regs_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/separate_regs_out.sv" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Buffer_IO " "Info: Found entity 3: Buffer_IO" {  } { { "separate_regs_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/separate_regs_out.sv" 151 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEC_for_regs.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file DEC_for_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DEC_for_regs " "Info: Found entity 1: DEC_for_regs" {  } { { "DEC_for_regs.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_regs.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEC_for_dir.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file DEC_for_dir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DEC_for_dir " "Info: Found entity 1: DEC_for_dir" {  } { { "DEC_for_dir.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_for_dir.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_dir_out.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file regs_dir_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regs_dir_out " "Info: Found entity 1: regs_dir_out" {  } { { "regs_dir_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/regs_dir_out.sv" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Reg_out_dir " "Info: Found entity 2: Reg_out_dir" {  } { { "regs_dir_out.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/regs_dir_out.sv" 110 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_3.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file delay_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay_3 " "Info: Found entity 1: delay_3" {  } { { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 d_trig " "Info: Found entity 2: d_trig" {  } { { "delay_3.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "General_block_diagram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file General_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 General_block_diagram " "Info: Found entity 1: General_block_diagram" {  } { { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEC_common.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file DEC_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DEC_common " "Info: Found entity 1: DEC_common" {  } { { "DEC_common.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_common.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic_unit.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_logic_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_logic_unit " "Info: Found entity 1: control_logic_unit" {  } { { "control_logic_unit.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/control_logic_unit.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "reg_out_unit.sv(198) " "Warning (10275): Verilog HDL Module Instantiation warning at reg_out_unit.sv(198): ignored dangling comma in List of Port Connections" {  } { { "reg_out_unit.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/reg_out_unit.sv" 198 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_out_unit.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_out_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_out_unit " "Info: Found entity 1: reg_out_unit" {  } { { "reg_out_unit.sv" "" { Text "E:/Dmitry/Harris_harris/out_set_reg/reg_out_unit.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "General_block_diagram " "Info: Elaborating entity \"General_block_diagram\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_out_unit reg_out_unit:inst9 " "Info: Elaborating entity \"reg_out_unit\" for hierarchy \"reg_out_unit:inst9\"" {  } { { "General_block_diagram.bdf" "inst9" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 272 816 1072 848 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs_dir_out reg_out_unit:inst9\|regs_dir_out:regs_dir_out_my " "Info: Elaborating entity \"regs_dir_out\" for hierarchy \"reg_out_unit:inst9\|regs_dir_out:regs_dir_out_my\"" {  } { { "reg_out_unit.sv" "regs_dir_out_my" { Text "E:/Dmitry/Harris_harris/out_set_reg/reg_out_unit.sv" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_out_dir reg_out_unit:inst9\|regs_dir_out:regs_dir_out_my\|Reg_out_dir:Reg_out_0 " "Info: Elaborating entity \"Reg_out_dir\" for hierarchy \"reg_out_unit:inst9\|regs_dir_out:regs_dir_out_my\|Reg_out_dir:Reg_out_0\"" {  } { { "regs_dir_out.sv" "Reg_out_0" { Text "E:/Dmitry/Harris_harris/out_set_reg/regs_dir_out.sv" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separate_regs_out reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my " "Info: Elaborating entity \"separate_regs_out\" for hierarchy \"reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\"" {  } { { "reg_out_unit.sv" "separate_regs_out_my" { Text "E:/Dmitry/Harris_harris/out_set_reg/reg_out_unit.sv" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_out reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\|Reg_out:Reg_out_0 " "Info: Elaborating entity \"Reg_out\" for hierarchy \"reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\|Reg_out:Reg_out_0\"" {  } { { "separate_regs_out.sv" "Reg_out_0" { Text "E:/Dmitry/Harris_harris/out_set_reg/separate_regs_out.sv" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer_IO reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\|Buffer_IO:Buffer_IO_0 " "Info: Elaborating entity \"Buffer_IO\" for hierarchy \"reg_out_unit:inst9\|separate_regs_out:separate_regs_out_my\|Buffer_IO:Buffer_IO_0\"" {  } { { "separate_regs_out.sv" "Buffer_IO_0" { Text "E:/Dmitry/Harris_harris/out_set_reg/separate_regs_out.sv" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic_unit control_logic_unit:inst " "Info: Elaborating entity \"control_logic_unit\" for hierarchy \"control_logic_unit:inst\"" {  } { { "General_block_diagram.bdf" "inst" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 376 200 432 472 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_3 control_logic_unit:inst\|delay_3:delay_3_my " "Info: Elaborating entity \"delay_3\" for hierarchy \"control_logic_unit:inst\|delay_3:delay_3_my\"" {  } { { "control_logic_unit.sv" "delay_3_my" { Text "E:/Dmitry/Harris_harris/out_set_reg/control_logic_unit.sv" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_trig control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_1 " "Info: Elaborating entity \"d_trig\" for hierarchy \"control_logic_unit:inst\|delay_3:delay_3_my\|d_trig:d_trig_1\"" {  } { { "delay_3.sv" "d_trig_1" { Text "E:/Dmitry/Harris_harris/out_set_reg/delay_3.sv" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_common control_logic_unit:inst\|DEC_common:DEC_common_my " "Info: Elaborating entity \"DEC_common\" for hierarchy \"control_logic_unit:inst\|DEC_common:DEC_common_my\"" {  } { { "control_logic_unit.sv" "DEC_common_my" { Text "E:/Dmitry/Harris_harris/out_set_reg/control_logic_unit.sv" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_for_regs control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1 " "Info: Elaborating entity \"DEC_for_regs\" for hierarchy \"control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_regs:DEC_for_regs_1\"" {  } { { "DEC_common.sv" "DEC_for_regs_1" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_common.sv" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_for_dir control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_dir:DEC_for_dir_1 " "Info: Elaborating entity \"DEC_for_dir\" for hierarchy \"control_logic_unit:inst\|DEC_common:DEC_common_my\|DEC_for_dir:DEC_for_dir_1\"" {  } { { "DEC_common.sv" "DEC_for_dir_1" { Text "E:/Dmitry/Harris_harris/out_set_reg/DEC_common.sv" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "Warning (15610): No output dependent on input pin \"data_in\[13\]\"" {  } { { "General_block_diagram.bdf" "" { Schematic "E:/Dmitry/Harris_harris/out_set_reg/General_block_diagram.bdf" { { 400 -248 -80 416 "data_in\[15..0\]" "" } { 384 -80 200 408 "data_in\[15..0\]" "" } { 296 696 816 308 "data_in\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Info: Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Info: Implemented 46 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dmitry/Harris_harris/out_set_reg/out_set_reg.map.smsg " "Info: Generated suppressed messages file E:/Dmitry/Harris_harris/out_set_reg/out_set_reg.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 17:57:40 2021 " "Info: Processing ended: Thu Mar 18 17:57:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
