Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/pr_pc.sv" Line 1. Module pr_pc has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/pr_f_d.sv" Line 1. Module pr_f_d has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/signext.sv" Line 8. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/pr_d_e.sv" Line 1. Module pr_d_e has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/lab11/lab11.srcs/sources_1/new/mux3.sv" Line 30. Module mux3(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/pr_e_m.sv" Line 1. Module pr_e_m has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/pr_m_w.sv" Line 1. Module pr_m_w has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/pr_pc.sv" Line 1. Module pr_pc has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/pr_f_d.sv" Line 1. Module pr_f_d has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/signext.sv" Line 8. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/pr_d_e.sv" Line 1. Module pr_d_e has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/lab11/lab11.srcs/sources_1/new/mux3.sv" Line 30. Module mux3(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/pr_e_m.sv" Line 1. Module pr_e_m has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/pr_m_w.sv" Line 1. Module pr_m_w has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/lab11/lab11.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/User/lab11/lab11.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/mips.sv:30]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/User/Documents/ece212_alex_maurice/lab11/sv/mips.sv:31]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pr_pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pr_f_d
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.pr_d_e
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.pr_e_m
Compiling module xil_defaultlib.pr_m_w
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
