0.6
2017.4
Dec 15 2017
21:07:18
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/new/single_neuron_test_tb.sv,1588347003,systemVerilog,,,,single_neuron_test_tb,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/new/single_neuron_test.sv,1588352459,systemVerilog,,G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/new/single_neuron_test_tb.sv,,single_neuron_test,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
