Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 12 23:28:04 2017


Command Line:  /home/ed/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f ch05_decoder_7_seg_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg (searchpath added)
Verilog design file = src/decoder_7_seg.v
Verilog design file = src/seg_test.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting seg_test as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file src/decoder_7_seg.v. VERI-1482
Analyzing Verilog file src/seg_test.v. VERI-1482
Analyzing Verilog file /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/ed/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): seg_test
INFO - synthesis: src/seg_test.v(1): compiling module seg_test. VERI-1018
INFO - synthesis: src/decoder_7_seg.v(1): compiling module decoder_7_seg. VERI-1018
Loading NGL library '/home/ed/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/ed/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = seg_test.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : ch05_decoder_7_seg_Implmnt/ch05_decoder_7_seg.scf

Results of NGD DRC are available in seg_test_drc.log.

################### Begin Area Report (seg_test)######################
Number of register bits => 7 of 3520 (0 % )
SB_DFF => 7
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 7
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 7
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : leds_c_3_c, loads : 8
  Net : leds_c_2_c, loads : 8
  Net : leds_c_1_c, loads : 8
  Net : leds_c_0_c, loads : 8
  Net : decoder/SEG2_c, loads : 1
  Net : decoder/n17, loads : 1
  Net : decoder/n18, loads : 1
  Net : decoder/n19, loads : 1
  Net : decoder/n20, loads : 1
  Net : decoder/n21, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 152.805  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.187  secs
--------------------------------------------------------------
