// Seed: 1397410450
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    output tri  id_2,
    input  tri0 id_3,
    output tri  id_4,
    input  wor  id_5,
    input  tri1 id_6,
    output wire id_7
);
  wire id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd69
) (
    input wand id_0,
    output wand id_1,
    output tri id_2,
    input tri _id_3,
    input supply0 id_4
    , id_6, id_7
);
  logic [7:0][-1 : id_3] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_4,
      id_0,
      id_2
  );
  assign modCall_1.id_7 = 0;
  assign id_8[1] = ~id_4;
endmodule
