

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'
================================================================
* Date:           Wed Mar 20 05:12:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        6|  2073605|  60.000 ns|  20.736 ms|    6|  2073605|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        4|  2073603|         5|          1|          1|  1 ~ 2073600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rem = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 8 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%val = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 11 'alloca' 'val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_cast2_cast_cast_cast"   --->   Operation 12 'read' 'last_blk_width_cast2_cast_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub3"   --->   Operation 13 'read' 'sub3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load"   --->   Operation 14 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 15 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load"   --->   Operation 16 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_cast2_cast_cast"   --->   Operation 17 'read' 'last_blk_width_cast2_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_cast_cast = sext i4 %last_blk_width_cast2_cast_cast_cast_read"   --->   Operation 19 'sext' 'last_blk_width_cast2_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_cast_cast_cast = zext i5 %last_blk_width_cast2_cast_cast_cast_cast"   --->   Operation 20 'zext' 'last_blk_width_cast2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_cast8 = sext i4 %last_blk_width_cast2_cast_cast_read"   --->   Operation 21 'sext' 'last_blk_width_cast2_cast_cast_cast8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln1049 = store i512 0, i512 %val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 24 'store' 'store_ln1049' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln1051 = store i32 0, i32 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 25 'store' 'store_ln1051' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 0, i32 %rem" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 27 'store' 'store_ln1048' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.83>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 29 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_2 = load i32 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 30 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1054 = zext i31 %i_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 31 'zext' 'zext_ln1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln1054 = icmp_slt  i32 %zext_ln1054, i32 %bound_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 32 'icmp' 'icmp_ln1054' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.52ns)   --->   "%add_ln1054 = add i31 %i_load, i31 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 33 'add' 'add_ln1054' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1054 = br i1 %icmp_ln1054, void %for.end.loopexit.exitStub, void %for.body.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 34 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.55ns)   --->   "%bLast_width = icmp_eq  i32 %j_2, i32 %sub_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059]   --->   Operation 35 'icmp' 'bLast_width' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%icmp_ln1084 = icmp_slt  i32 %j_2, i32 %cols_bound_per_npc_load_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 36 'icmp' 'icmp_ln1084' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1084 = br i1 %icmp_ln1084, void %if.end42, void %if.then41" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 37 'br' 'br_ln1084' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%add_ln1086 = add i32 %j_2, i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 38 'add' 'add_ln1086' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.69ns)   --->   "%j_3 = select i1 %bLast_width, i32 0, i32 %add_ln1086" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 39 'select' 'j_3' <Predicate = (icmp_ln1054)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln1051 = store i32 %j_3, i32 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 40 'store' 'store_ln1051' <Predicate = (icmp_ln1054)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln1054 = store i31 %add_ln1054, i31 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 41 'store' 'store_ln1054' <Predicate = (icmp_ln1054)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %for.body" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 42 'br' 'br_ln1054' <Predicate = (icmp_ln1054)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.83>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%rem_1 = load i32 %rem" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 43 'load' 'rem_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.02ns)   --->   "%xf_bits_per_clock = select i1 %bLast_width, i4 %last_blk_width_load_read, i4 8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1060]   --->   Operation 44 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1054)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1060 = sext i4 %xf_bits_per_clock" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1060]   --->   Operation 45 'sext' 'sext_ln1060' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1060 = zext i5 %sext_ln1060" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1060]   --->   Operation 46 'zext' 'zext_ln1060' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1060_1 = zext i5 %sext_ln1060" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1060]   --->   Operation 47 'zext' 'zext_ln1060_1' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.68ns)   --->   "%ptr_width_minus = select i1 %bLast_width, i10 %sub3_read, i10 488" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1061]   --->   Operation 48 'select' 'ptr_width_minus' <Predicate = (icmp_ln1054)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1061 = zext i10 %ptr_width_minus" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1061]   --->   Operation 49 'zext' 'zext_ln1061' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%icmp_ln1065 = icmp_slt  i32 %rem_1, i32 %zext_ln1060" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1065]   --->   Operation 50 'icmp' 'icmp_ln1065' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1065 = br i1 %icmp_ln1065, void %if.else, void %if.then_ifconv" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1065]   --->   Operation 51 'br' 'br_ln1065' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln1074 = add i10 %last_blk_width_cast2_cast_cast_cast_cast_cast, i10 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 52 'add' 'add_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065 & bLast_width)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1074)   --->   "%select_ln1074 = select i1 %bLast_width, i10 %add_ln1074, i10 535" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 53 'select' 'select_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1074)   --->   "%zext_ln1074 = zext i10 %select_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 54 'zext' 'zext_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln1074 = sub i32 %zext_ln1074, i32 %rem_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 55 'sub' 'sub_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (2.55ns)   --->   "%sub_ln1074_1 = sub i32 512, i32 %rem_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 56 'sub' 'sub_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (2.55ns)   --->   "%icmp_ln1074 = icmp_ugt  i32 %sub_ln1074_1, i32 %sub_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 57 'icmp' 'icmp_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1074 = trunc i32 %sub_ln1074_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 58 'trunc' 'trunc_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1074_1 = trunc i32 %sub_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 59 'trunc' 'trunc_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%rem_3 = sub i32 %rem_1, i32 %zext_ln1060" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1075]   --->   Operation 60 'sub' 'rem_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 %rem_3, i32 %rem" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 61 'store' 'store_ln1048' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.70>
ST_3 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln1066 = icmp_eq  i32 %rem_1, i32 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066]   --->   Operation 62 'icmp' 'icmp_ln1066' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1067 = trunc i32 %rem_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 63 'trunc' 'trunc_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1067_1 = trunc i32 %rem_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 64 'trunc' 'trunc_ln1067_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.82ns)   --->   "%sub_ln1067 = sub i9 0, i9 %trunc_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 65 'sub' 'sub_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln1071 = add i6 %zext_ln1060_1, i6 63" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 66 'add' 'add_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1071 = sext i6 %add_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 67 'sext' 'sext_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1071_1 = sext i6 %add_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 68 'sext' 'sext_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.82ns)   --->   "%sub_ln1071 = sub i9 %sext_ln1071_1, i9 %trunc_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 69 'sub' 'sub_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.55ns)   --->   "%icmp_ln1071 = icmp_ugt  i32 %rem_1, i32 %sext_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 70 'icmp' 'icmp_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1071_1 = trunc i6 %add_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 71 'trunc' 'trunc_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.55ns)   --->   "%rem_2 = add i32 %rem_1, i32 %zext_ln1061" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1072]   --->   Operation 72 'add' 'rem_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 %rem_2, i32 %rem" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 73 'store' 'store_ln1048' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.70>

State 4 <SV = 3> <Delay = 5.94>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln1057 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1057]   --->   Operation 74 'specpipeline' 'specpipeline_ln1057' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1056 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2073600, i64 1036800" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1056]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln1056' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln1054 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 76 'specloopname' 'specloopname_ln1054' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%val_load = load i512 %val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 77 'load' 'val_load' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%tmp_2 = partselect i512 @llvm.part.select.i512, i512 %val_load, i32 511, i32 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 78 'partselect' 'tmp_2' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.82ns)   --->   "%sub_ln1074_2 = sub i9 %trunc_ln1074, i9 %trunc_ln1074_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 79 'sub' 'sub_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%xor_ln1074 = xor i9 %trunc_ln1074, i9 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 80 'xor' 'xor_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.82ns)   --->   "%sub_ln1074_3 = sub i9 %trunc_ln1074_1, i9 %trunc_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 81 'sub' 'sub_ln1074_3' <Predicate = (icmp_ln1054 & !icmp_ln1065 & !icmp_ln1074)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%select_ln1074_2 = select i1 %icmp_ln1074, i512 %tmp_2, i512 %val_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 82 'select' 'select_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%select_ln1074_3 = select i1 %icmp_ln1074, i9 %xor_ln1074, i9 %trunc_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 83 'select' 'select_ln1074_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%zext_ln1074_1 = zext i9 %select_ln1074_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 84 'zext' 'zext_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (5.94ns) (out node of the LUT)   --->   "%lshr_ln1074 = lshr i512 %select_ln1074_2, i512 %zext_ln1074_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 85 'lshr' 'lshr_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1074_2 = trunc i512 %lshr_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 86 'trunc' 'trunc_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i9 %sub_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 87 'zext' 'zext_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (5.94ns)   --->   "%lshr_ln1067 = lshr i512 %val_load, i512 %zext_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 88 'lshr' 'lshr_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (3.63ns)   --->   "%val_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %ldata" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1069]   --->   Operation 89 'read' 'val_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071)   --->   "%xor_ln1071 = xor i9 %sub_ln1071, i9 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 90 'xor' 'xor_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071)   --->   "%zext_ln1071 = zext i9 %xor_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 91 'zext' 'zext_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (3.25ns) (out node of the LUT)   --->   "%lshr_ln1071 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 92 'lshr' 'lshr_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1071_2)   --->   "%select_ln1071 = select i1 %icmp_ln1071, i5 %trunc_ln1067_1, i5 %trunc_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 93 'select' 'select_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln1071_2 = sub i5 23, i5 %select_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 94 'sub' 'sub_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln1049 = store i512 %val_2, i512 %val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 95 'store' 'store_ln1049' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%select_ln1074_1 = select i1 %icmp_ln1074, i9 %sub_ln1074_2, i9 %sub_ln1074_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 96 'select' 'select_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%xor_ln1074_1 = xor i9 %select_ln1074_1, i9 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 97 'xor' 'xor_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%zext_ln1074_2 = zext i9 %xor_ln1074_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 98 'zext' 'zext_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (3.25ns) (out node of the LUT)   --->   "%lshr_ln1074_1 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln1074_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 99 'lshr' 'lshr_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1074_3 = trunc i512 %lshr_ln1074_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 100 'trunc' 'trunc_ln1074_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.03ns)   --->   "%localbuffer_5 = and i24 %trunc_ln1074_2, i24 %trunc_ln1074_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 101 'and' 'localbuffer_5' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end30_ifconv"   --->   Operation 102 'br' 'br_ln0' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.58>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%trunc_ln1067_2 = trunc i512 %lshr_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 103 'trunc' 'trunc_ln1067_2' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (3.25ns)   --->   "%lshr_ln1067_1 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 104 'lshr' 'lshr_ln1067_1' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%trunc_ln1067_3 = trunc i512 %lshr_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 105 'trunc' 'trunc_ln1067_3' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%and_ln1067 = and i24 %trunc_ln1067_2, i24 %trunc_ln1067_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 106 'and' 'and_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.78ns)   --->   "%sub_ln1067_1 = sub i5 24, i5 %trunc_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 107 'sub' 'sub_ln1067_1' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1067_1 = zext i5 %sub_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 108 'zext' 'zext_ln1067_1' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (2.66ns)   --->   "%lshr_ln1067_2 = lshr i24 16777215, i24 %zext_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 109 'lshr' 'lshr_ln1067_2' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%localbuffer = and i24 %and_ln1067, i24 %lshr_ln1067_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 110 'and' 'localbuffer' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%localbuffer_3 = select i1 %icmp_ln1066, i24 0, i24 %localbuffer" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066]   --->   Operation 111 'select' 'localbuffer_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%trunc_ln1049 = trunc i512 %val_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 112 'trunc' 'trunc_ln1049' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%trunc_ln1071 = trunc i512 %lshr_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 113 'trunc' 'trunc_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%and_ln1071 = and i24 %trunc_ln1049, i24 %trunc_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 114 'and' 'and_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.78ns)   --->   "%sub_ln1071_1 = sub i5 23, i5 %trunc_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 115 'sub' 'sub_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065 & icmp_ln1071)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%select_ln1071_1 = select i1 %icmp_ln1071, i5 %trunc_ln1071_1, i5 %trunc_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 116 'select' 'select_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%select_ln1071_2 = select i1 %icmp_ln1071, i5 %sub_ln1071_1, i5 %trunc_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 117 'select' 'select_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%zext_ln1071_1 = zext i5 %select_ln1071_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 118 'zext' 'zext_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%zext_ln1071_2 = zext i5 %select_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 119 'zext' 'zext_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1071_3 = zext i5 %sub_ln1071_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 120 'zext' 'zext_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (4.20ns) (out node of the LUT)   --->   "%shl_ln1071 = shl i24 %and_ln1071, i24 %zext_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 121 'shl' 'shl_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 4.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%tmp = partselect i24 @llvm.part.select.i24, i24 %shl_ln1071, i32 23, i32 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 122 'partselect' 'tmp' <Predicate = (icmp_ln1054 & icmp_ln1065 & icmp_ln1071)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%select_ln1071_3 = select i1 %icmp_ln1071, i24 %tmp, i24 %shl_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 123 'select' 'select_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (2.66ns) (out node of the LUT)   --->   "%shl_ln1071_1 = shl i24 16777215, i24 %zext_ln1071_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 124 'shl' 'shl_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (2.66ns)   --->   "%lshr_ln1071_1 = lshr i24 16777215, i24 %zext_ln1071_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 125 'lshr' 'lshr_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.03ns)   --->   "%and_ln1071_1 = and i24 %shl_ln1071_1, i24 %lshr_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 126 'and' 'and_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%xor_ln1071_1 = xor i24 %and_ln1071_1, i24 16777215" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 127 'xor' 'xor_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.03ns) (out node of the LUT)   --->   "%and_ln1071_2 = and i24 %localbuffer_3, i24 %xor_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 128 'and' 'and_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%and_ln1071_3 = and i24 %select_ln1071_3, i24 %and_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 129 'and' 'and_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.03ns) (out node of the LUT)   --->   "%localbuffer_4 = or i24 %and_ln1071_2, i24 %and_ln1071_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 130 'or' 'localbuffer_4' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.73ns)   --->   "%sub_ln1082 = sub i5 24, i5 %last_blk_width_cast2_cast_cast_cast8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1082]   --->   Operation 131 'sub' 'sub_ln1082' <Predicate = (bLast_width)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1082 = zext i5 %sub_ln1082" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1082]   --->   Operation 132 'zext' 'zext_ln1082' <Predicate = (bLast_width)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (2.66ns)   --->   "%lshr_ln1082 = lshr i24 16777215, i24 %zext_ln1082" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1082]   --->   Operation 133 'lshr' 'lshr_ln1082' <Predicate = (bLast_width)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (!icmp_ln1054)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.25>
ST_6 : Operation 134 [1/1] (1.58ns)   --->   "%br_ln1073 = br void %if.end30_ifconv" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1073]   --->   Operation 134 'br' 'br_ln1073' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.58>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2)   --->   "%localbuffer_1 = phi i24 %localbuffer_4, void %if.then_ifconv, i24 %localbuffer_5, void %if.else"   --->   Operation 135 'phi' 'localbuffer_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2)   --->   "%select_ln1059 = select i1 %bLast_width, i24 %lshr_ln1082, i24 16777215" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059]   --->   Operation 136 'select' 'select_ln1059' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (1.03ns) (out node of the LUT)   --->   "%localbuffer2 = and i24 %localbuffer_1, i24 %select_ln1059" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059]   --->   Operation 137 'and' 'localbuffer2' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (3.63ns)   --->   "%write_ln1084 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %imgInput0_data, i24 %localbuffer2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 138 'write' 'write_ln1084' <Predicate = (icmp_ln1084)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln1084 = br void %if.end42" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 139 'br' 'br_ln1084' <Predicate = (icmp_ln1084)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('rem', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048) [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln1048', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048) of constant 0 on local variable 'rem', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048 [29]  (1.707 ns)

 <State 2>: 4.838ns
The critical path consists of the following:
	'load' operation 32 bit ('j', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086) on local variable 'j', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051 [34]  (0.000 ns)
	'icmp' operation 1 bit ('bLast', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059) [43]  (2.552 ns)
	'select' operation 32 bit ('j', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086) [145]  (0.698 ns)
	'store' operation 0 bit ('store_ln1051', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051) of variable 'j', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086 on local variable 'j', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051 [146]  (1.588 ns)

 <State 3>: 6.835ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln1074', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [54]  (1.731 ns)
	'select' operation 10 bit ('select_ln1074', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [55]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln1074', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [57]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln1074', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [59]  (2.552 ns)

 <State 4>: 5.944ns
The critical path consists of the following:
	'load' operation 512 bit ('val_load', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067) on local variable 'val', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049 [51]  (0.000 ns)
	'lshr' operation 512 bit ('lshr_ln1067', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067) [86]  (5.944 ns)

 <State 5>: 7.018ns
The critical path consists of the following:
	'sub' operation 5 bit ('sub_ln1071_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071) [109]  (1.780 ns)
	'select' operation 5 bit ('select_ln1071_2', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071) [112]  (0.000 ns)
	'shl' operation 24 bit ('shl_ln1071', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071) [117]  (4.204 ns)
	'select' operation 24 bit ('select_ln1071_3', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071) [119]  (0.000 ns)
	'and' operation 24 bit ('and_ln1071_3', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071) [125]  (0.000 ns)
	'or' operation 24 bit ('localbuffer', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071) [126]  (1.034 ns)

 <State 6>: 6.256ns
The critical path consists of the following:
	multiplexor before 'phi' operation 24 bit ('localbuffer') with incoming values : ('localbuffer', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) ('localbuffer', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071) [132]  (1.588 ns)
	'phi' operation 24 bit ('localbuffer') with incoming values : ('localbuffer', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) ('localbuffer', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071) [132]  (0.000 ns)
	'and' operation 24 bit ('localbuffer2', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059) [137]  (1.034 ns)
	fifo write operation ('write_ln1084', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084) on port 'imgInput0_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084) [141]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
