OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X4.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1660.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk_i" has 21541 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 36 placement blockages have been identified.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 21541.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0019]  Total number of sinks after clustering: 803.
[INFO CTS-0024]  Normalized sink region: [(4.33786, 8.325), (194.331, 204.329)].
[INFO CTS-0025]     Width:  189.9929.
[INFO CTS-0026]     Height: 196.0037.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 402
    Sub-region size: 189.9929 X 98.0018
[INFO CTS-0034]     Segment length (rounded): 50.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 349 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 8 delay: 1
    Key: 224 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 13
      location: 1.0 buffer: BUF_X4
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 13 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 2 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 201
    Sub-region size: 94.9964 X 98.0018
[INFO CTS-0034]     Segment length (rounded): 48.
    Key: 224 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 13
      location: 1.0 buffer: BUF_X4
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 349 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 8 delay: 1
    Key: 224 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 13
      location: 1.0 buffer: BUF_X4
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 101
    Sub-region size: 94.9964 X 49.0009
[INFO CTS-0034]     Segment length (rounded): 24.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 349 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 8 delay: 1
    Key: 224 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 13
      location: 1.0 buffer: BUF_X4
 Out of 178 sinks, 4 sinks closer to other cluster.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 51
    Sub-region size: 47.4982 X 49.0009
[INFO CTS-0034]     Segment length (rounded): 24.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 349 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 8 delay: 1
 Out of 81 sinks, 1 sinks closer to other cluster.
 Level 5
    Direction: Vertical
    Sinks per sub-region: 26
    Sub-region size: 47.4982 X 24.5005
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 224 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 13
      location: 1.0 buffer: BUF_X4
    Key: 42 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Out of 44 sinks, 1 sinks closer to other cluster.
 Out of 40 sinks, 5 sinks closer to other cluster.
 Out of 33 sinks, 1 sinks closer to other cluster.
 Level 6
    Direction: Horizontal
    Sinks per sub-region: 13
    Sub-region size: 23.7491 X 24.5005
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 61 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 4 delay: 1
 Out of 13 sinks, 1 sinks closer to other cluster.
 Out of 24 sinks, 3 sinks closer to other cluster.
 Out of 26 sinks, 1 sinks closer to other cluster.
 Out of 22 sinks, 1 sinks closer to other cluster.
 Out of 25 sinks, 1 sinks closer to other cluster.
 Out of 36 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 803.
[INFO CTS-0018]     Created 902 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 7.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 8.
[INFO CTS-0015]     Created 902 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:47, 3:6, 4:2, 5:1, 6:3, 7:2, 8:5, 9:10, 10:8, 11:11, 12:6, 13:7, 14:6, 15:10, 16:5, 17:4, 18:5, 19:1, 20:2, 21:7, 22:4, 23:2, 24:2, 25:2, 26:4, 28:2, 29:3, 30:684..
[INFO CTS-0017]     Max level of the clock tree: 6.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 21541
[INFO CTS-0100]  Leaf buffers 787
[INFO CTS-0101]  Average sink wire length 2121.06 um
[INFO CTS-0102]  Path depth 7 - 8

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------
Warning: There are 4 unclocked register/latch pins.
Warning: There are 2391 unconstrained endpoints.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.97

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
ex_stage_i/lsu_i/_4900_/GN v
   3.08
ex_stage_i/lsu_i/_4896_/CK ^
   0.47      0.00       2.62


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: i_perf_counters/_11753_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1   13.54    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ input211/A (BUF_X16)
     1   27.04    0.01    0.02    0.02 ^ input211/Z (BUF_X16)
                                         net211 (net)
                  0.01    0.00    0.02 ^ wire5535/A (BUF_X32)
   104  378.70    0.01    0.02    0.04 ^ wire5535/Z (BUF_X32)
                                         net5535 (net)
                  0.16    0.13    0.17 ^ i_perf_counters/_11753_/RN (DFFR_X1)
                                  0.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1  102.36    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.06    0.05    0.05 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    0.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.11 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    0.15 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.15 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    0.19 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.20 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    0.24 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.24 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    0.30 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.31 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.54    0.02    0.04    0.34 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    0.35 ^ clkbuf_6_34__f_clk_i/A (BUF_X4)
    13   97.07    0.06    0.08    0.42 ^ clkbuf_6_34__f_clk_i/Z (BUF_X4)
                                         clknet_6_34__leaf_clk_i (net)
                  0.06    0.00    0.43 ^ clkbuf_leaf_212_clk_i/A (BUF_X4)
    30   46.48    0.03    0.05    0.48 ^ clkbuf_leaf_212_clk_i/Z (BUF_X4)
                                         clknet_leaf_212_clk_i (net)
                  0.03    0.00    0.48 ^ i_perf_counters/_11753_/CK (DFFR_X1)
                          0.00    0.48   clock reconvergence pessimism
                          0.39    0.87   library removal time
                                  0.87   data required time
-----------------------------------------------------------------------------
                                  0.87   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                 -0.70   slack (VIOLATED)


Startpoint: irq_i[0] (input port clocked by core_clock)
Endpoint: csr_regfile_i/_17405_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1    2.80    0.00    0.00    0.00 ^ irq_i[0] (in)
                                         irq_i[0] (net)
                  0.00    0.00    0.00 ^ input209/A (CLKBUF_X3)
     1   21.78    0.02    0.04    0.04 ^ input209/Z (CLKBUF_X3)
                                         net209 (net)
                  0.02    0.01    0.05 ^ csr_regfile_i/_17405_/D (DFFR_X1)
                                  0.05   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1  102.36    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.06    0.05    0.05 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    0.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.11 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    0.15 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.15 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    0.19 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.20 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    0.24 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.24 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    0.30 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.31 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.54    0.02    0.04    0.34 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    0.35 ^ clkbuf_6_35__f_clk_i/A (BUF_X4)
    10   73.78    0.04    0.06    0.41 ^ clkbuf_6_35__f_clk_i/Z (BUF_X4)
                                         clknet_6_35__leaf_clk_i (net)
                  0.04    0.00    0.41 ^ clkbuf_leaf_163_clk_i/A (BUF_X4)
    30   44.27    0.03    0.05    0.46 ^ clkbuf_leaf_163_clk_i/Z (BUF_X4)
                                         clknet_leaf_163_clk_i (net)
                  0.03    0.00    0.46 ^ csr_regfile_i/_17405_/CK (DFFR_X1)
                          0.00    0.46   clock reconvergence pessimism
                          0.02    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.05   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1   13.54    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ input211/A (BUF_X16)
     1   27.04    0.01    0.02    0.02 ^ input211/Z (BUF_X16)
                                         net211 (net)
                  0.01    0.00    0.02 ^ wire5535/A (BUF_X32)
   104  378.70    0.01    0.02    0.04 ^ wire5535/Z (BUF_X32)
                                         net5535 (net)
                  0.09    0.07    0.11 ^ wire5442/A (BUF_X32)
   109  316.34    0.01    0.03    0.15 ^ wire5442/Z (BUF_X32)
                                         net5442 (net)
                  0.06    0.05    0.20 ^ max_length5441/A (BUF_X32)
    91  297.06    0.01    0.03    0.23 ^ max_length5441/Z (BUF_X32)
                                         net5441 (net)
                  0.05    0.04    0.27 ^ max_length5434/A (BUF_X32)
    79  220.45    0.01    0.03    0.30 ^ max_length5434/Z (BUF_X32)
                                         net5434 (net)
                  0.04    0.03    0.34 ^ max_length5433/A (BUF_X32)
    77  233.35    0.01    0.03    0.37 ^ max_length5433/Z (BUF_X32)
                                         net5433 (net)
                  0.01    0.00    0.37 ^ max_length5432/A (BUF_X32)
    89  240.52    0.01    0.02    0.39 ^ max_length5432/Z (BUF_X32)
                                         net5432 (net)
                  0.05    0.04    0.43 ^ max_length5431/A (BUF_X32)
   126  376.98    0.01    0.03    0.46 ^ max_length5431/Z (BUF_X32)
                                         net5431 (net)
                  0.16    0.13    0.59 ^ max_length5428/A (BUF_X32)
   115  335.64    0.02    0.04    0.63 ^ max_length5428/Z (BUF_X32)
                                         net5428 (net)
                  0.08    0.06    0.69 ^ max_length5422/A (BUF_X32)
   120  349.80    0.01    0.03    0.73 ^ max_length5422/Z (BUF_X32)
                                         net5422 (net)
                  0.06    0.05    0.78 ^ wire5421/A (BUF_X32)
   114  329.48    0.01    0.03    0.81 ^ wire5421/Z (BUF_X32)
                                         net5421 (net)
                  0.13    0.11    0.92 ^ max_length5410/A (BUF_X32)
   104  307.79    0.01    0.03    0.95 ^ max_length5410/Z (BUF_X32)
                                         net5410 (net)
                  0.07    0.06    1.01 ^ max_length5408/A (BUF_X32)
    75  258.12    0.01    0.03    1.04 ^ max_length5408/Z (BUF_X32)
                                         net5408 (net)
                  0.06    0.05    1.09 ^ max_length5406/A (BUF_X32)
    80  215.95    0.01    0.03    1.12 ^ max_length5406/Z (BUF_X32)
                                         net5406 (net)
                  0.04    0.03    1.15 ^ max_length5405/A (BUF_X32)
   110  326.27    0.01    0.03    1.18 ^ max_length5405/Z (BUF_X32)
                                         net5405 (net)
                  0.04    0.03    1.21 ^ max_length5401/A (BUF_X32)
   114  287.36    0.01    0.03    1.24 ^ max_length5401/Z (BUF_X32)
                                         net5401 (net)
                  0.06    0.05    1.29 ^ max_length5400/A (BUF_X32)
   119  328.82    0.01    0.03    1.33 ^ max_length5400/Z (BUF_X32)
                                         net5400 (net)
                  0.06    0.05    1.37 ^ max_length5398/A (BUF_X32)
   120  301.33    0.01    0.03    1.41 ^ max_length5398/Z (BUF_X32)
                                         net5398 (net)
                  0.05    0.04    1.44 ^ wire5397/A (BUF_X32)
   117  264.95    0.01    0.03    1.48 ^ wire5397/Z (BUF_X32)
                                         net5397 (net)
                  0.07    0.05    1.53 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_/RN (DFFR_X1)
                                  1.53   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1  102.36    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.06    0.05    6.05 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    6.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.11 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   32.74    0.02    0.04    6.15 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.02    0.01    6.15 ^ clkbuf_2_1_0_clk_i/A (BUF_X4)
     1   33.84    0.02    0.04    6.19 ^ clkbuf_2_1_0_clk_i/Z (BUF_X4)
                                         clknet_2_1_0_clk_i (net)
                  0.02    0.01    6.20 ^ clkbuf_2_1_1_clk_i/A (BUF_X4)
     2   43.42    0.03    0.05    6.24 ^ clkbuf_2_1_1_clk_i/Z (BUF_X4)
                                         clknet_2_1_1_clk_i (net)
                  0.03    0.00    6.25 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
     4   64.76    0.04    0.06    6.30 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
                                         clknet_3_2_0_clk_i (net)
                  0.04    0.00    6.31 ^ clkbuf_5_10_0_clk_i/A (BUF_X4)
     2   24.55    0.02    0.04    6.35 ^ clkbuf_5_10_0_clk_i/Z (BUF_X4)
                                         clknet_5_10_0_clk_i (net)
                  0.02    0.00    6.35 ^ clkbuf_6_20__f_clk_i/A (BUF_X4)
     8   87.50    0.05    0.07    6.42 ^ clkbuf_6_20__f_clk_i/Z (BUF_X4)
                                         clknet_6_20__leaf_clk_i (net)
                  0.05    0.01    6.42 ^ clkbuf_leaf_626_clk_i/A (BUF_X4)
    23   33.79    0.02    0.04    6.47 ^ clkbuf_leaf_626_clk_i/Z (BUF_X4)
                                         clknet_leaf_626_clk_i (net)
                  0.02    0.00    6.47 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_/CK (DFFR_X1)
                          0.00    6.47   clock reconvergence pessimism
                          0.05    6.52   library recovery time
                                  6.52   data required time
-----------------------------------------------------------------------------
                                  6.52   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  4.99   slack (MET)


Startpoint: issue_stage_i/i_scoreboard/_57557_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_59880_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1  102.36    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.06    0.05    0.05 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    0.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.11 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    0.15 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.15 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    0.19 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.20 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    0.24 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.24 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    0.30 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.31 ^ clkbuf_5_18_0_clk_i/A (BUF_X4)
     2   23.56    0.02    0.04    0.34 ^ clkbuf_5_18_0_clk_i/Z (BUF_X4)
                                         clknet_5_18_0_clk_i (net)
                  0.02    0.00    0.34 ^ clkbuf_6_37__f_clk_i/A (BUF_X4)
    12   85.46    0.05    0.07    0.41 ^ clkbuf_6_37__f_clk_i/Z (BUF_X4)
                                         clknet_6_37__leaf_clk_i (net)
                  0.05    0.00    0.42 ^ clkbuf_leaf_124_clk_i/A (BUF_X4)
    30   45.48    0.03    0.05    0.47 ^ clkbuf_leaf_124_clk_i/Z (BUF_X4)
                                         clknet_leaf_124_clk_i (net)
                  0.03    0.00    0.47 ^ issue_stage_i/i_scoreboard/_57557_/CK (DFFR_X2)
     4   14.69    0.02    0.15    0.62 ^ issue_stage_i/i_scoreboard/_57557_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/N68 (net)
                  0.02    0.00    0.62 ^ issue_stage_i/i_scoreboard/_57550_/A (HA_X1)
     5   36.37    0.08    0.12    0.74 ^ issue_stage_i/i_scoreboard/_57550_/CO (HA_X1)
                                         issue_stage_i/i_scoreboard/_28617_ (net)
                  0.08    0.00    0.74 ^ issue_stage_i/i_scoreboard/_28644_/A2 (AND2_X4)
    31  133.61    0.07    0.11    0.84 ^ issue_stage_i/i_scoreboard/_28644_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_24212_ (net)
                  0.07    0.00    0.84 ^ wire4028/A (BUF_X16)
    52  194.11    0.02    0.04    0.89 ^ wire4028/Z (BUF_X16)
                                         net4028 (net)
                  0.02    0.01    0.90 ^ max_length4025/A (BUF_X32)
    65  190.33    0.01    0.03    0.92 ^ max_length4025/Z (BUF_X32)
                                         net4025 (net)
                  0.05    0.04    0.97 ^ max_length4024/A (BUF_X32)
    49  136.40    0.01    0.03    0.99 ^ max_length4024/Z (BUF_X32)
                                         net4024 (net)
                  0.01    0.00    1.00 ^ issue_stage_i/i_scoreboard/_29596_/A (AOI21_X1)
     1    1.64    0.01    0.01    1.01 v issue_stage_i/i_scoreboard/_29596_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25087_ (net)
                  0.01    0.00    1.01 v issue_stage_i/i_scoreboard/_29597_/A (AOI21_X1)
     1    2.19    0.02    0.04    1.05 ^ issue_stage_i/i_scoreboard/_29597_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25088_ (net)
                  0.02    0.00    1.05 ^ issue_stage_i/i_scoreboard/_29598_/B1 (OAI21_X1)
     1    1.08    0.01    0.02    1.07 v issue_stage_i/i_scoreboard/_29598_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25089_ (net)
                  0.01    0.00    1.07 v issue_stage_i/i_scoreboard/_29599_/A (MUX2_X1)
     1    1.29    0.01    0.06    1.12 v issue_stage_i/i_scoreboard/_29599_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25090_ (net)
                  0.01    0.00    1.12 v issue_stage_i/i_scoreboard/_29600_/B (MUX2_X1)
     1    1.10    0.01    0.06    1.18 v issue_stage_i/i_scoreboard/_29600_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25091_ (net)
                  0.01    0.00    1.18 v issue_stage_i/i_scoreboard/_29601_/B (MUX2_X1)
     1    1.66    0.01    0.06    1.24 v issue_stage_i/i_scoreboard/_29601_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25092_ (net)
                  0.01    0.00    1.24 v issue_stage_i/i_scoreboard/_29602_/B (MUX2_X2)
     7   24.23    0.02    0.08    1.32 v issue_stage_i/i_scoreboard/_29602_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[284] (net)
                  0.02    0.00    1.32 v _2626_/A2 (NAND2_X1)
     1    1.85    0.01    0.02    1.34 ^ _2626_/ZN (NAND2_X1)
                                         _0358_ (net)
                  0.01    0.00    1.34 ^ _2627_/A3 (NAND3_X1)
     1    3.58    0.02    0.03    1.37 v _2627_/ZN (NAND3_X1)
                                         _0359_ (net)
                  0.02    0.00    1.37 v _2628_/A4 (NOR4_X2)
     1    6.56    0.06    0.10    1.46 ^ _2628_/ZN (NOR4_X2)
                                         _0360_ (net)
                  0.06    0.00    1.46 ^ _2634_/A (AOI21_X4)
     5   17.99    0.02    0.03    1.49 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.49 v _2648_/A2 (NOR2_X2)
     3   16.96    0.05    0.07    1.56 ^ _2648_/ZN (NOR2_X2)
                                         _0378_ (net)
                  0.05    0.00    1.56 ^ _2651_/B1 (OAI21_X4)
    10   50.75    0.03    0.05    1.61 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.03    0.00    1.61 v _2966_/A1 (NOR2_X4)
     7   45.70    0.06    0.08    1.69 ^ _2966_/ZN (NOR2_X4)
                                         _0558_ (net)
                  0.06    0.00    1.69 ^ _3189_/A2 (AND2_X4)
     7   30.22    0.02    0.05    1.75 ^ _3189_/ZN (AND2_X4)
                                         commit_stage_i.csr_op_o[5] (net)
                  0.02    0.00    1.75 ^ csr_regfile_i/_09113_/A1 (AND2_X2)
     4   22.07    0.03    0.06    1.81 ^ csr_regfile_i/_09113_/ZN (AND2_X2)
                                         csr_regfile_i/_03824_ (net)
                  0.03    0.00    1.81 ^ csr_regfile_i/_11285_/A (AOI21_X4)
     4   19.32    0.02    0.02    1.83 v csr_regfile_i/_11285_/ZN (AOI21_X4)
                                         csr_regfile_i/_05846_ (net)
                  0.02    0.00    1.83 v csr_regfile_i/_14356_/A3 (NOR3_X1)
     2    4.83    0.05    0.08    1.91 ^ csr_regfile_i/_14356_/ZN (NOR3_X1)
                                         csr_regfile_i/_01912_ (net)
                  0.05    0.00    1.91 ^ csr_regfile_i/_14359_/A3 (NAND4_X1)
     1    1.25    0.02    0.03    1.94 v csr_regfile_i/_14359_/ZN (NAND4_X1)
                                         csr_regfile_i/_01915_ (net)
                  0.02    0.00    1.94 v csr_regfile_i/_14360_/A2 (OR2_X1)
     1    6.64    0.01    0.06    2.01 v csr_regfile_i/_14360_/ZN (OR2_X1)
                                         csr_regfile_i/_01916_ (net)
                  0.01    0.00    2.01 v csr_regfile_i/_14361_/B2 (AOI21_X4)
     6   29.48    0.05    0.06    2.07 ^ csr_regfile_i/_14361_/ZN (AOI21_X4)
                                         csr_regfile_i/_01917_ (net)
                  0.05    0.00    2.07 ^ csr_regfile_i/_14373_/A (INV_X1)
     2    4.55    0.01    0.02    2.09 v csr_regfile_i/_14373_/ZN (INV_X1)
                                         csr_regfile_i/_01927_ (net)
                  0.01    0.00    2.09 v csr_regfile_i/_15282_/A (OAI21_X2)
     2    9.10    0.03    0.03    2.12 ^ csr_regfile_i/_15282_/ZN (OAI21_X2)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.03    0.00    2.12 ^ _2662_/A1 (NAND3_X2)
     3    8.41    0.02    0.03    2.15 v _2662_/ZN (NAND3_X2)
                                         _0390_ (net)
                  0.02    0.00    2.15 v _2786_/A2 (AND2_X4)
    63  124.97    0.02    0.05    2.20 v _2786_/ZN (AND2_X4)
                                         _0446_ (net)
                  0.05    0.04    2.24 v _2850_/A2 (AOI22_X1)
     1    2.17    0.03    0.06    2.30 ^ _2850_/ZN (AOI22_X1)
                                         _0485_ (net)
                  0.03    0.00    2.30 ^ _2851_/A2 (NOR2_X1)
     3    7.38    0.02    0.02    2.32 v _2851_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[90] (net)
                  0.02    0.00    2.32 v csr_regfile_i/_14549_/A4 (NOR4_X1)
     1    3.99    0.06    0.11    2.43 ^ csr_regfile_i/_14549_/ZN (NOR4_X1)
                                         csr_regfile_i/_02038_ (net)
                  0.06    0.00    2.43 ^ csr_regfile_i/_14550_/A4 (NAND4_X2)
     1    6.76    0.03    0.04    2.47 v csr_regfile_i/_14550_/ZN (NAND4_X2)
                                         csr_regfile_i/_02039_ (net)
                  0.03    0.00    2.47 v csr_regfile_i/_14551_/A4 (NOR4_X4)
     2   19.35    0.07    0.12    2.60 ^ csr_regfile_i/_14551_/ZN (NOR4_X4)
                                         csr_regfile_i/_02040_ (net)
                  0.07    0.01    2.60 ^ csr_regfile_i/_14565_/A2 (NAND2_X2)
     2   13.42    0.02    0.04    2.64 v csr_regfile_i/_14565_/ZN (NAND2_X2)
                                         csr_regfile_i/_02053_ (net)
                  0.02    0.00    2.64 v csr_regfile_i/_14566_/A (INV_X1)
     2    3.56    0.01    0.02    2.66 ^ csr_regfile_i/_14566_/ZN (INV_X1)
                                         csr_regfile_i/_02054_ (net)
                  0.01    0.00    2.66 ^ csr_regfile_i/_15272_/A1 (NAND2_X1)
     1    1.68    0.01    0.01    2.68 v csr_regfile_i/_15272_/ZN (NAND2_X1)
                                         csr_regfile_i/_02656_ (net)
                  0.01    0.00    2.68 v csr_regfile_i/_15273_/A3 (NAND3_X1)
     2    3.54    0.02    0.02    2.70 ^ csr_regfile_i/_15273_/ZN (NAND3_X1)
                                         csr_regfile_i/_02657_ (net)
                  0.02    0.00    2.70 ^ csr_regfile_i/_15425_/A2 (NAND2_X1)
     1    5.75    0.02    0.02    2.73 v csr_regfile_i/_15425_/ZN (NAND2_X1)
                                         csr_regfile_i/_02742_ (net)
                  0.02    0.00    2.73 v csr_regfile_i/_15426_/A (OAI21_X4)
    17   84.91    0.10    0.05    2.78 ^ csr_regfile_i/_15426_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.10    0.02    2.80 ^ _2673_/A2 (NOR3_X1)
     1    5.88    0.03    0.03    2.83 v _2673_/ZN (NOR3_X1)
                                         _0400_ (net)
                  0.03    0.00    2.83 v _2674_/A2 (NAND2_X4)
    55  228.85    0.08    0.09    2.92 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.12    0.06    2.97 ^ ex_stage_i/i_mult/_5338_/B2 (OAI21_X4)
    37   98.17    0.06    0.09    3.07 v ex_stage_i/i_mult/_5338_/ZN (OAI21_X4)
                                         ex_stage_i/mult_valid (net)
                  0.07    0.01    3.08 v ex_stage_i/_6130_/A1 (AND2_X4)
    32  109.30    0.03    0.08    3.16 v ex_stage_i/_6130_/ZN (AND2_X4)
                                         ex_stage_i/_1221_ (net)
                  0.04    0.02    3.18 v ex_stage_i/_7561_/S (MUX2_X2)
    31   91.53    0.10    0.16    3.34 ^ ex_stage_i/_7561_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.10    0.02    3.36 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.05    0.01    0.06    3.43 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    3.43 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    1.80    0.01    0.06    3.48 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.48 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X1)
     1    1.26    0.05    0.05    3.53 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X1)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.05    0.00    3.53 ^ issue_stage_i/i_scoreboard/_54157_/A1 (AND2_X1)
     3    9.61    0.02    0.06    3.60 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.02    0.00    3.60 ^ issue_stage_i/i_scoreboard/_54177_/B (XNOR2_X1)
     2    3.42    0.03    0.05    3.64 ^ issue_stage_i/i_scoreboard/_54177_/ZN (XNOR2_X1)
                                         issue_stage_i/i_scoreboard/_21781_ (net)
                  0.03    0.00    3.64 ^ issue_stage_i/i_scoreboard/_54197_/A2 (NAND2_X1)
     2    4.70    0.01    0.02    3.67 v issue_stage_i/i_scoreboard/_54197_/ZN (NAND2_X1)
                                         issue_stage_i/i_scoreboard/_21800_ (net)
                  0.01    0.00    3.67 v issue_stage_i/i_scoreboard/_54199_/A2 (OR4_X4)
     5   25.81    0.02    0.11    3.77 v issue_stage_i/i_scoreboard/_54199_/ZN (OR4_X4)
                                         issue_stage_i/i_scoreboard/_21802_ (net)
                  0.02    0.01    3.78 v issue_stage_i/i_scoreboard/_54251_/B2 (OAI21_X2)
     2   10.24    0.03    0.05    3.83 ^ issue_stage_i/i_scoreboard/_54251_/ZN (OAI21_X2)
                                         issue_stage_i/i_scoreboard/_21854_ (net)
                  0.03    0.00    3.83 ^ issue_stage_i/i_scoreboard/_54539_/A2 (NAND2_X4)
     6   31.39    0.02    0.03    3.86 v issue_stage_i/i_scoreboard/_54539_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22131_ (net)
                  0.02    0.01    3.87 v issue_stage_i/i_scoreboard/_54540_/A2 (NAND2_X4)
    10   50.63    0.04    0.04    3.91 ^ issue_stage_i/i_scoreboard/_54540_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22132_ (net)
                  0.04    0.01    3.92 ^ issue_stage_i/i_scoreboard/_56537_/B1 (AOI21_X2)
     1    6.59    0.02    0.03    3.95 v issue_stage_i/i_scoreboard/_56537_/ZN (AOI21_X2)
                                         issue_stage_i/i_scoreboard/_24009_ (net)
                  0.02    0.00    3.95 v issue_stage_i/i_scoreboard/_56538_/B2 (AOI22_X4)
    18   86.59    0.11    0.15    4.10 ^ issue_stage_i/i_scoreboard/_56538_/ZN (AOI22_X4)
                                         issue_stage_i/rs2_valid_iro_sb (net)
                  0.11    0.00    4.10 ^ issue_stage_i/i_issue_read_operands/_4380_/A1 (NOR2_X1)
     2    7.46    0.03    0.03    4.13 v issue_stage_i/i_issue_read_operands/_4380_/ZN (NOR2_X1)
                                         issue_stage_i/i_issue_read_operands/_1535_ (net)
                  0.03    0.00    4.13 v issue_stage_i/i_issue_read_operands/_4846_/B1 (AOI21_X4)
    12   22.67    0.04    0.06    4.19 ^ issue_stage_i/i_issue_read_operands/_4846_/ZN (AOI21_X4)
                                         issue_stage_i/i_issue_read_operands/_2001_ (net)
                  0.04    0.00    4.19 ^ issue_stage_i/i_issue_read_operands/_4849_/A1 (NAND2_X1)
     1    5.99    0.02    0.03    4.22 v issue_stage_i/i_issue_read_operands/_4849_/ZN (NAND2_X1)
                                         issue_stage_i/i_issue_read_operands/_2004_ (net)
                  0.02    0.00    4.22 v issue_stage_i/i_issue_read_operands/_4850_/A3 (NOR3_X4)
     3   22.17    0.05    0.08    4.30 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.05    0.01    4.31 ^ issue_stage_i/i_scoreboard/_36825_/A1 (AND2_X4)
    11   57.95    0.03    0.07    4.38 ^ issue_stage_i/i_scoreboard/_36825_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_06793_ (net)
                  0.03    0.00    4.38 ^ issue_stage_i/i_scoreboard/_36862_/A3 (NAND4_X4)
    52  189.11    0.10    0.11    4.50 v issue_stage_i/i_scoreboard/_36862_/ZN (NAND4_X4)
                                         issue_stage_i/i_scoreboard/_06821_ (net)
                  0.10    0.01    4.50 v issue_stage_i/i_scoreboard/_36956_/A2 (AND2_X1)
     5   11.58    0.02    0.08    4.58 v issue_stage_i/i_scoreboard/_36956_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_06895_ (net)
                  0.02    0.00    4.58 v issue_stage_i/i_scoreboard/_36999_/B2 (AOI21_X1)
     1    1.82    0.03    0.03    4.62 ^ issue_stage_i/i_scoreboard/_36999_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_06938_ (net)
                  0.03    0.00    4.62 ^ issue_stage_i/i_scoreboard/_37001_/B1 (OAI21_X1)
     1    3.12    0.01    0.02    4.64 v issue_stage_i/i_scoreboard/_37001_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_06940_ (net)
                  0.01    0.00    4.64 v issue_stage_i/i_scoreboard/_37002_/C2 (AOI221_X2)
     6   23.59    0.11    0.13    4.78 ^ issue_stage_i/i_scoreboard/_37002_/ZN (AOI221_X2)
                                         issue_stage_i/i_scoreboard/_06941_ (net)
                  0.11    0.00    4.78 ^ issue_stage_i/i_scoreboard/_47232_/A2 (AND2_X4)
     2   56.08    0.03    0.08    4.85 ^ issue_stage_i/i_scoreboard/_47232_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_15635_ (net)
                  0.03    0.00    4.85 ^ issue_stage_i/i_scoreboard/_47233_/A (INV_X32)
   125  449.32    0.01    0.01    4.87 v issue_stage_i/i_scoreboard/_47233_/ZN (INV_X32)
                                         issue_stage_i/i_scoreboard/_15636_ (net)
                  0.32    0.26    5.13 v issue_stage_i/i_scoreboard/_47771_/A2 (NOR2_X4)
    13   65.05    0.11    0.21    5.34 ^ issue_stage_i/i_scoreboard/_47771_/ZN (NOR2_X4)
                                         issue_stage_i/i_scoreboard/_16046_ (net)
                  0.11    0.01    5.35 ^ wire459/A (BUF_X16)
    30  105.26    0.02    0.04    5.39 ^ wire459/Z (BUF_X16)
                                         net459 (net)
                  0.03    0.02    5.41 ^ issue_stage_i/i_scoreboard/_47828_/B1 (AOI21_X1)
     1    1.54    0.03    0.02    5.43 v issue_stage_i/i_scoreboard/_47828_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_16097_ (net)
                  0.03    0.00    5.43 v issue_stage_i/i_scoreboard/_47834_/B1 (AOI21_X1)
     1    1.24    0.02    0.03    5.46 ^ issue_stage_i/i_scoreboard/_47834_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[2318] (net)
                  0.02    0.00    5.46 ^ issue_stage_i/i_scoreboard/_59880_/D (DFFR_X1)
                                  5.46   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1  102.36    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.06    0.05    6.05 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    6.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.11 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    6.15 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    6.15 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    6.19 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    6.20 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    6.24 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    6.24 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    6.30 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    6.31 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.54    0.02    0.04    6.34 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    6.35 ^ clkbuf_6_35__f_clk_i/A (BUF_X4)
    10   73.78    0.04    0.06    6.41 ^ clkbuf_6_35__f_clk_i/Z (BUF_X4)
                                         clknet_6_35__leaf_clk_i (net)
                  0.04    0.00    6.41 ^ clkbuf_leaf_161_clk_i/A (BUF_X4)
    30   45.30    0.03    0.05    6.46 ^ clkbuf_leaf_161_clk_i/Z (BUF_X4)
                                         clknet_leaf_161_clk_i (net)
                  0.03    0.00    6.46 ^ issue_stage_i/i_scoreboard/_59880_/CK (DFFR_X1)
                          0.00    6.46   clock reconvergence pessimism
                         -0.03    6.43   library setup time
                                  6.43   data required time
-----------------------------------------------------------------------------
                                  6.43   data required time
                                 -5.46   data arrival time
-----------------------------------------------------------------------------
                                  0.97   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1   13.54    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ input211/A (BUF_X16)
     1   27.04    0.01    0.02    0.02 ^ input211/Z (BUF_X16)
                                         net211 (net)
                  0.01    0.00    0.02 ^ wire5535/A (BUF_X32)
   104  378.70    0.01    0.02    0.04 ^ wire5535/Z (BUF_X32)
                                         net5535 (net)
                  0.09    0.07    0.11 ^ wire5442/A (BUF_X32)
   109  316.34    0.01    0.03    0.15 ^ wire5442/Z (BUF_X32)
                                         net5442 (net)
                  0.06    0.05    0.20 ^ max_length5441/A (BUF_X32)
    91  297.06    0.01    0.03    0.23 ^ max_length5441/Z (BUF_X32)
                                         net5441 (net)
                  0.05    0.04    0.27 ^ max_length5434/A (BUF_X32)
    79  220.45    0.01    0.03    0.30 ^ max_length5434/Z (BUF_X32)
                                         net5434 (net)
                  0.04    0.03    0.34 ^ max_length5433/A (BUF_X32)
    77  233.35    0.01    0.03    0.37 ^ max_length5433/Z (BUF_X32)
                                         net5433 (net)
                  0.01    0.00    0.37 ^ max_length5432/A (BUF_X32)
    89  240.52    0.01    0.02    0.39 ^ max_length5432/Z (BUF_X32)
                                         net5432 (net)
                  0.05    0.04    0.43 ^ max_length5431/A (BUF_X32)
   126  376.98    0.01    0.03    0.46 ^ max_length5431/Z (BUF_X32)
                                         net5431 (net)
                  0.16    0.13    0.59 ^ max_length5428/A (BUF_X32)
   115  335.64    0.02    0.04    0.63 ^ max_length5428/Z (BUF_X32)
                                         net5428 (net)
                  0.08    0.06    0.69 ^ max_length5422/A (BUF_X32)
   120  349.80    0.01    0.03    0.73 ^ max_length5422/Z (BUF_X32)
                                         net5422 (net)
                  0.06    0.05    0.78 ^ wire5421/A (BUF_X32)
   114  329.48    0.01    0.03    0.81 ^ wire5421/Z (BUF_X32)
                                         net5421 (net)
                  0.13    0.11    0.92 ^ max_length5410/A (BUF_X32)
   104  307.79    0.01    0.03    0.95 ^ max_length5410/Z (BUF_X32)
                                         net5410 (net)
                  0.07    0.06    1.01 ^ max_length5408/A (BUF_X32)
    75  258.12    0.01    0.03    1.04 ^ max_length5408/Z (BUF_X32)
                                         net5408 (net)
                  0.06    0.05    1.09 ^ max_length5406/A (BUF_X32)
    80  215.95    0.01    0.03    1.12 ^ max_length5406/Z (BUF_X32)
                                         net5406 (net)
                  0.04    0.03    1.15 ^ max_length5405/A (BUF_X32)
   110  326.27    0.01    0.03    1.18 ^ max_length5405/Z (BUF_X32)
                                         net5405 (net)
                  0.04    0.03    1.21 ^ max_length5401/A (BUF_X32)
   114  287.36    0.01    0.03    1.24 ^ max_length5401/Z (BUF_X32)
                                         net5401 (net)
                  0.06    0.05    1.29 ^ max_length5400/A (BUF_X32)
   119  328.82    0.01    0.03    1.33 ^ max_length5400/Z (BUF_X32)
                                         net5400 (net)
                  0.06    0.05    1.37 ^ max_length5398/A (BUF_X32)
   120  301.33    0.01    0.03    1.41 ^ max_length5398/Z (BUF_X32)
                                         net5398 (net)
                  0.05    0.04    1.44 ^ wire5397/A (BUF_X32)
   117  264.95    0.01    0.03    1.48 ^ wire5397/Z (BUF_X32)
                                         net5397 (net)
                  0.07    0.05    1.53 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_/RN (DFFR_X1)
                                  1.53   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1  102.36    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.06    0.05    6.05 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    6.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.11 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   32.74    0.02    0.04    6.15 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.02    0.01    6.15 ^ clkbuf_2_1_0_clk_i/A (BUF_X4)
     1   33.84    0.02    0.04    6.19 ^ clkbuf_2_1_0_clk_i/Z (BUF_X4)
                                         clknet_2_1_0_clk_i (net)
                  0.02    0.01    6.20 ^ clkbuf_2_1_1_clk_i/A (BUF_X4)
     2   43.42    0.03    0.05    6.24 ^ clkbuf_2_1_1_clk_i/Z (BUF_X4)
                                         clknet_2_1_1_clk_i (net)
                  0.03    0.00    6.25 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
     4   64.76    0.04    0.06    6.30 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
                                         clknet_3_2_0_clk_i (net)
                  0.04    0.00    6.31 ^ clkbuf_5_10_0_clk_i/A (BUF_X4)
     2   24.55    0.02    0.04    6.35 ^ clkbuf_5_10_0_clk_i/Z (BUF_X4)
                                         clknet_5_10_0_clk_i (net)
                  0.02    0.00    6.35 ^ clkbuf_6_20__f_clk_i/A (BUF_X4)
     8   87.50    0.05    0.07    6.42 ^ clkbuf_6_20__f_clk_i/Z (BUF_X4)
                                         clknet_6_20__leaf_clk_i (net)
                  0.05    0.01    6.42 ^ clkbuf_leaf_626_clk_i/A (BUF_X4)
    23   33.79    0.02    0.04    6.47 ^ clkbuf_leaf_626_clk_i/Z (BUF_X4)
                                         clknet_leaf_626_clk_i (net)
                  0.02    0.00    6.47 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_/CK (DFFR_X1)
                          0.00    6.47   clock reconvergence pessimism
                          0.05    6.52   library recovery time
                                  6.52   data required time
-----------------------------------------------------------------------------
                                  6.52   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  4.99   slack (MET)


Startpoint: issue_stage_i/i_scoreboard/_57557_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_59880_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1  102.36    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.06    0.05    0.05 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    0.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.11 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    0.15 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.15 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    0.19 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.20 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    0.24 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.24 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    0.30 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.31 ^ clkbuf_5_18_0_clk_i/A (BUF_X4)
     2   23.56    0.02    0.04    0.34 ^ clkbuf_5_18_0_clk_i/Z (BUF_X4)
                                         clknet_5_18_0_clk_i (net)
                  0.02    0.00    0.34 ^ clkbuf_6_37__f_clk_i/A (BUF_X4)
    12   85.46    0.05    0.07    0.41 ^ clkbuf_6_37__f_clk_i/Z (BUF_X4)
                                         clknet_6_37__leaf_clk_i (net)
                  0.05    0.00    0.42 ^ clkbuf_leaf_124_clk_i/A (BUF_X4)
    30   45.48    0.03    0.05    0.47 ^ clkbuf_leaf_124_clk_i/Z (BUF_X4)
                                         clknet_leaf_124_clk_i (net)
                  0.03    0.00    0.47 ^ issue_stage_i/i_scoreboard/_57557_/CK (DFFR_X2)
     4   14.69    0.02    0.15    0.62 ^ issue_stage_i/i_scoreboard/_57557_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/N68 (net)
                  0.02    0.00    0.62 ^ issue_stage_i/i_scoreboard/_57550_/A (HA_X1)
     5   36.37    0.08    0.12    0.74 ^ issue_stage_i/i_scoreboard/_57550_/CO (HA_X1)
                                         issue_stage_i/i_scoreboard/_28617_ (net)
                  0.08    0.00    0.74 ^ issue_stage_i/i_scoreboard/_28644_/A2 (AND2_X4)
    31  133.61    0.07    0.11    0.84 ^ issue_stage_i/i_scoreboard/_28644_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_24212_ (net)
                  0.07    0.00    0.84 ^ wire4028/A (BUF_X16)
    52  194.11    0.02    0.04    0.89 ^ wire4028/Z (BUF_X16)
                                         net4028 (net)
                  0.02    0.01    0.90 ^ max_length4025/A (BUF_X32)
    65  190.33    0.01    0.03    0.92 ^ max_length4025/Z (BUF_X32)
                                         net4025 (net)
                  0.05    0.04    0.97 ^ max_length4024/A (BUF_X32)
    49  136.40    0.01    0.03    0.99 ^ max_length4024/Z (BUF_X32)
                                         net4024 (net)
                  0.01    0.00    1.00 ^ issue_stage_i/i_scoreboard/_29596_/A (AOI21_X1)
     1    1.64    0.01    0.01    1.01 v issue_stage_i/i_scoreboard/_29596_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25087_ (net)
                  0.01    0.00    1.01 v issue_stage_i/i_scoreboard/_29597_/A (AOI21_X1)
     1    2.19    0.02    0.04    1.05 ^ issue_stage_i/i_scoreboard/_29597_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25088_ (net)
                  0.02    0.00    1.05 ^ issue_stage_i/i_scoreboard/_29598_/B1 (OAI21_X1)
     1    1.08    0.01    0.02    1.07 v issue_stage_i/i_scoreboard/_29598_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25089_ (net)
                  0.01    0.00    1.07 v issue_stage_i/i_scoreboard/_29599_/A (MUX2_X1)
     1    1.29    0.01    0.06    1.12 v issue_stage_i/i_scoreboard/_29599_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25090_ (net)
                  0.01    0.00    1.12 v issue_stage_i/i_scoreboard/_29600_/B (MUX2_X1)
     1    1.10    0.01    0.06    1.18 v issue_stage_i/i_scoreboard/_29600_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25091_ (net)
                  0.01    0.00    1.18 v issue_stage_i/i_scoreboard/_29601_/B (MUX2_X1)
     1    1.66    0.01    0.06    1.24 v issue_stage_i/i_scoreboard/_29601_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25092_ (net)
                  0.01    0.00    1.24 v issue_stage_i/i_scoreboard/_29602_/B (MUX2_X2)
     7   24.23    0.02    0.08    1.32 v issue_stage_i/i_scoreboard/_29602_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[284] (net)
                  0.02    0.00    1.32 v _2626_/A2 (NAND2_X1)
     1    1.85    0.01    0.02    1.34 ^ _2626_/ZN (NAND2_X1)
                                         _0358_ (net)
                  0.01    0.00    1.34 ^ _2627_/A3 (NAND3_X1)
     1    3.58    0.02    0.03    1.37 v _2627_/ZN (NAND3_X1)
                                         _0359_ (net)
                  0.02    0.00    1.37 v _2628_/A4 (NOR4_X2)
     1    6.56    0.06    0.10    1.46 ^ _2628_/ZN (NOR4_X2)
                                         _0360_ (net)
                  0.06    0.00    1.46 ^ _2634_/A (AOI21_X4)
     5   17.99    0.02    0.03    1.49 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.49 v _2648_/A2 (NOR2_X2)
     3   16.96    0.05    0.07    1.56 ^ _2648_/ZN (NOR2_X2)
                                         _0378_ (net)
                  0.05    0.00    1.56 ^ _2651_/B1 (OAI21_X4)
    10   50.75    0.03    0.05    1.61 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.03    0.00    1.61 v _2966_/A1 (NOR2_X4)
     7   45.70    0.06    0.08    1.69 ^ _2966_/ZN (NOR2_X4)
                                         _0558_ (net)
                  0.06    0.00    1.69 ^ _3189_/A2 (AND2_X4)
     7   30.22    0.02    0.05    1.75 ^ _3189_/ZN (AND2_X4)
                                         commit_stage_i.csr_op_o[5] (net)
                  0.02    0.00    1.75 ^ csr_regfile_i/_09113_/A1 (AND2_X2)
     4   22.07    0.03    0.06    1.81 ^ csr_regfile_i/_09113_/ZN (AND2_X2)
                                         csr_regfile_i/_03824_ (net)
                  0.03    0.00    1.81 ^ csr_regfile_i/_11285_/A (AOI21_X4)
     4   19.32    0.02    0.02    1.83 v csr_regfile_i/_11285_/ZN (AOI21_X4)
                                         csr_regfile_i/_05846_ (net)
                  0.02    0.00    1.83 v csr_regfile_i/_14356_/A3 (NOR3_X1)
     2    4.83    0.05    0.08    1.91 ^ csr_regfile_i/_14356_/ZN (NOR3_X1)
                                         csr_regfile_i/_01912_ (net)
                  0.05    0.00    1.91 ^ csr_regfile_i/_14359_/A3 (NAND4_X1)
     1    1.25    0.02    0.03    1.94 v csr_regfile_i/_14359_/ZN (NAND4_X1)
                                         csr_regfile_i/_01915_ (net)
                  0.02    0.00    1.94 v csr_regfile_i/_14360_/A2 (OR2_X1)
     1    6.64    0.01    0.06    2.01 v csr_regfile_i/_14360_/ZN (OR2_X1)
                                         csr_regfile_i/_01916_ (net)
                  0.01    0.00    2.01 v csr_regfile_i/_14361_/B2 (AOI21_X4)
     6   29.48    0.05    0.06    2.07 ^ csr_regfile_i/_14361_/ZN (AOI21_X4)
                                         csr_regfile_i/_01917_ (net)
                  0.05    0.00    2.07 ^ csr_regfile_i/_14373_/A (INV_X1)
     2    4.55    0.01    0.02    2.09 v csr_regfile_i/_14373_/ZN (INV_X1)
                                         csr_regfile_i/_01927_ (net)
                  0.01    0.00    2.09 v csr_regfile_i/_15282_/A (OAI21_X2)
     2    9.10    0.03    0.03    2.12 ^ csr_regfile_i/_15282_/ZN (OAI21_X2)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.03    0.00    2.12 ^ _2662_/A1 (NAND3_X2)
     3    8.41    0.02    0.03    2.15 v _2662_/ZN (NAND3_X2)
                                         _0390_ (net)
                  0.02    0.00    2.15 v _2786_/A2 (AND2_X4)
    63  124.97    0.02    0.05    2.20 v _2786_/ZN (AND2_X4)
                                         _0446_ (net)
                  0.05    0.04    2.24 v _2850_/A2 (AOI22_X1)
     1    2.17    0.03    0.06    2.30 ^ _2850_/ZN (AOI22_X1)
                                         _0485_ (net)
                  0.03    0.00    2.30 ^ _2851_/A2 (NOR2_X1)
     3    7.38    0.02    0.02    2.32 v _2851_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[90] (net)
                  0.02    0.00    2.32 v csr_regfile_i/_14549_/A4 (NOR4_X1)
     1    3.99    0.06    0.11    2.43 ^ csr_regfile_i/_14549_/ZN (NOR4_X1)
                                         csr_regfile_i/_02038_ (net)
                  0.06    0.00    2.43 ^ csr_regfile_i/_14550_/A4 (NAND4_X2)
     1    6.76    0.03    0.04    2.47 v csr_regfile_i/_14550_/ZN (NAND4_X2)
                                         csr_regfile_i/_02039_ (net)
                  0.03    0.00    2.47 v csr_regfile_i/_14551_/A4 (NOR4_X4)
     2   19.35    0.07    0.12    2.60 ^ csr_regfile_i/_14551_/ZN (NOR4_X4)
                                         csr_regfile_i/_02040_ (net)
                  0.07    0.01    2.60 ^ csr_regfile_i/_14565_/A2 (NAND2_X2)
     2   13.42    0.02    0.04    2.64 v csr_regfile_i/_14565_/ZN (NAND2_X2)
                                         csr_regfile_i/_02053_ (net)
                  0.02    0.00    2.64 v csr_regfile_i/_14566_/A (INV_X1)
     2    3.56    0.01    0.02    2.66 ^ csr_regfile_i/_14566_/ZN (INV_X1)
                                         csr_regfile_i/_02054_ (net)
                  0.01    0.00    2.66 ^ csr_regfile_i/_15272_/A1 (NAND2_X1)
     1    1.68    0.01    0.01    2.68 v csr_regfile_i/_15272_/ZN (NAND2_X1)
                                         csr_regfile_i/_02656_ (net)
                  0.01    0.00    2.68 v csr_regfile_i/_15273_/A3 (NAND3_X1)
     2    3.54    0.02    0.02    2.70 ^ csr_regfile_i/_15273_/ZN (NAND3_X1)
                                         csr_regfile_i/_02657_ (net)
                  0.02    0.00    2.70 ^ csr_regfile_i/_15425_/A2 (NAND2_X1)
     1    5.75    0.02    0.02    2.73 v csr_regfile_i/_15425_/ZN (NAND2_X1)
                                         csr_regfile_i/_02742_ (net)
                  0.02    0.00    2.73 v csr_regfile_i/_15426_/A (OAI21_X4)
    17   84.91    0.10    0.05    2.78 ^ csr_regfile_i/_15426_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.10    0.02    2.80 ^ _2673_/A2 (NOR3_X1)
     1    5.88    0.03    0.03    2.83 v _2673_/ZN (NOR3_X1)
                                         _0400_ (net)
                  0.03    0.00    2.83 v _2674_/A2 (NAND2_X4)
    55  228.85    0.08    0.09    2.92 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.12    0.06    2.97 ^ ex_stage_i/i_mult/_5338_/B2 (OAI21_X4)
    37   98.17    0.06    0.09    3.07 v ex_stage_i/i_mult/_5338_/ZN (OAI21_X4)
                                         ex_stage_i/mult_valid (net)
                  0.07    0.01    3.08 v ex_stage_i/_6130_/A1 (AND2_X4)
    32  109.30    0.03    0.08    3.16 v ex_stage_i/_6130_/ZN (AND2_X4)
                                         ex_stage_i/_1221_ (net)
                  0.04    0.02    3.18 v ex_stage_i/_7561_/S (MUX2_X2)
    31   91.53    0.10    0.16    3.34 ^ ex_stage_i/_7561_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.10    0.02    3.36 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.05    0.01    0.06    3.43 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    3.43 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    1.80    0.01    0.06    3.48 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.48 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X1)
     1    1.26    0.05    0.05    3.53 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X1)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.05    0.00    3.53 ^ issue_stage_i/i_scoreboard/_54157_/A1 (AND2_X1)
     3    9.61    0.02    0.06    3.60 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.02    0.00    3.60 ^ issue_stage_i/i_scoreboard/_54177_/B (XNOR2_X1)
     2    3.42    0.03    0.05    3.64 ^ issue_stage_i/i_scoreboard/_54177_/ZN (XNOR2_X1)
                                         issue_stage_i/i_scoreboard/_21781_ (net)
                  0.03    0.00    3.64 ^ issue_stage_i/i_scoreboard/_54197_/A2 (NAND2_X1)
     2    4.70    0.01    0.02    3.67 v issue_stage_i/i_scoreboard/_54197_/ZN (NAND2_X1)
                                         issue_stage_i/i_scoreboard/_21800_ (net)
                  0.01    0.00    3.67 v issue_stage_i/i_scoreboard/_54199_/A2 (OR4_X4)
     5   25.81    0.02    0.11    3.77 v issue_stage_i/i_scoreboard/_54199_/ZN (OR4_X4)
                                         issue_stage_i/i_scoreboard/_21802_ (net)
                  0.02    0.01    3.78 v issue_stage_i/i_scoreboard/_54251_/B2 (OAI21_X2)
     2   10.24    0.03    0.05    3.83 ^ issue_stage_i/i_scoreboard/_54251_/ZN (OAI21_X2)
                                         issue_stage_i/i_scoreboard/_21854_ (net)
                  0.03    0.00    3.83 ^ issue_stage_i/i_scoreboard/_54539_/A2 (NAND2_X4)
     6   31.39    0.02    0.03    3.86 v issue_stage_i/i_scoreboard/_54539_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22131_ (net)
                  0.02    0.01    3.87 v issue_stage_i/i_scoreboard/_54540_/A2 (NAND2_X4)
    10   50.63    0.04    0.04    3.91 ^ issue_stage_i/i_scoreboard/_54540_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22132_ (net)
                  0.04    0.01    3.92 ^ issue_stage_i/i_scoreboard/_56537_/B1 (AOI21_X2)
     1    6.59    0.02    0.03    3.95 v issue_stage_i/i_scoreboard/_56537_/ZN (AOI21_X2)
                                         issue_stage_i/i_scoreboard/_24009_ (net)
                  0.02    0.00    3.95 v issue_stage_i/i_scoreboard/_56538_/B2 (AOI22_X4)
    18   86.59    0.11    0.15    4.10 ^ issue_stage_i/i_scoreboard/_56538_/ZN (AOI22_X4)
                                         issue_stage_i/rs2_valid_iro_sb (net)
                  0.11    0.00    4.10 ^ issue_stage_i/i_issue_read_operands/_4380_/A1 (NOR2_X1)
     2    7.46    0.03    0.03    4.13 v issue_stage_i/i_issue_read_operands/_4380_/ZN (NOR2_X1)
                                         issue_stage_i/i_issue_read_operands/_1535_ (net)
                  0.03    0.00    4.13 v issue_stage_i/i_issue_read_operands/_4846_/B1 (AOI21_X4)
    12   22.67    0.04    0.06    4.19 ^ issue_stage_i/i_issue_read_operands/_4846_/ZN (AOI21_X4)
                                         issue_stage_i/i_issue_read_operands/_2001_ (net)
                  0.04    0.00    4.19 ^ issue_stage_i/i_issue_read_operands/_4849_/A1 (NAND2_X1)
     1    5.99    0.02    0.03    4.22 v issue_stage_i/i_issue_read_operands/_4849_/ZN (NAND2_X1)
                                         issue_stage_i/i_issue_read_operands/_2004_ (net)
                  0.02    0.00    4.22 v issue_stage_i/i_issue_read_operands/_4850_/A3 (NOR3_X4)
     3   22.17    0.05    0.08    4.30 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.05    0.01    4.31 ^ issue_stage_i/i_scoreboard/_36825_/A1 (AND2_X4)
    11   57.95    0.03    0.07    4.38 ^ issue_stage_i/i_scoreboard/_36825_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_06793_ (net)
                  0.03    0.00    4.38 ^ issue_stage_i/i_scoreboard/_36862_/A3 (NAND4_X4)
    52  189.11    0.10    0.11    4.50 v issue_stage_i/i_scoreboard/_36862_/ZN (NAND4_X4)
                                         issue_stage_i/i_scoreboard/_06821_ (net)
                  0.10    0.01    4.50 v issue_stage_i/i_scoreboard/_36956_/A2 (AND2_X1)
     5   11.58    0.02    0.08    4.58 v issue_stage_i/i_scoreboard/_36956_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_06895_ (net)
                  0.02    0.00    4.58 v issue_stage_i/i_scoreboard/_36999_/B2 (AOI21_X1)
     1    1.82    0.03    0.03    4.62 ^ issue_stage_i/i_scoreboard/_36999_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_06938_ (net)
                  0.03    0.00    4.62 ^ issue_stage_i/i_scoreboard/_37001_/B1 (OAI21_X1)
     1    3.12    0.01    0.02    4.64 v issue_stage_i/i_scoreboard/_37001_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_06940_ (net)
                  0.01    0.00    4.64 v issue_stage_i/i_scoreboard/_37002_/C2 (AOI221_X2)
     6   23.59    0.11    0.13    4.78 ^ issue_stage_i/i_scoreboard/_37002_/ZN (AOI221_X2)
                                         issue_stage_i/i_scoreboard/_06941_ (net)
                  0.11    0.00    4.78 ^ issue_stage_i/i_scoreboard/_47232_/A2 (AND2_X4)
     2   56.08    0.03    0.08    4.85 ^ issue_stage_i/i_scoreboard/_47232_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_15635_ (net)
                  0.03    0.00    4.85 ^ issue_stage_i/i_scoreboard/_47233_/A (INV_X32)
   125  449.32    0.01    0.01    4.87 v issue_stage_i/i_scoreboard/_47233_/ZN (INV_X32)
                                         issue_stage_i/i_scoreboard/_15636_ (net)
                  0.32    0.26    5.13 v issue_stage_i/i_scoreboard/_47771_/A2 (NOR2_X4)
    13   65.05    0.11    0.21    5.34 ^ issue_stage_i/i_scoreboard/_47771_/ZN (NOR2_X4)
                                         issue_stage_i/i_scoreboard/_16046_ (net)
                  0.11    0.01    5.35 ^ wire459/A (BUF_X16)
    30  105.26    0.02    0.04    5.39 ^ wire459/Z (BUF_X16)
                                         net459 (net)
                  0.03    0.02    5.41 ^ issue_stage_i/i_scoreboard/_47828_/B1 (AOI21_X1)
     1    1.54    0.03    0.02    5.43 v issue_stage_i/i_scoreboard/_47828_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_16097_ (net)
                  0.03    0.00    5.43 v issue_stage_i/i_scoreboard/_47834_/B1 (AOI21_X1)
     1    1.24    0.02    0.03    5.46 ^ issue_stage_i/i_scoreboard/_47834_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[2318] (net)
                  0.02    0.00    5.46 ^ issue_stage_i/i_scoreboard/_59880_/D (DFFR_X1)
                                  5.46   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1  102.36    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.06    0.05    6.05 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    6.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.11 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    6.15 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    6.15 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    6.19 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    6.20 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    6.24 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    6.24 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    6.30 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    6.31 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.54    0.02    0.04    6.34 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    6.35 ^ clkbuf_6_35__f_clk_i/A (BUF_X4)
    10   73.78    0.04    0.06    6.41 ^ clkbuf_6_35__f_clk_i/Z (BUF_X4)
                                         clknet_6_35__leaf_clk_i (net)
                  0.04    0.00    6.41 ^ clkbuf_leaf_161_clk_i/A (BUF_X4)
    30   45.30    0.03    0.05    6.46 ^ clkbuf_leaf_161_clk_i/Z (BUF_X4)
                                         clknet_leaf_161_clk_i (net)
                  0.03    0.00    6.46 ^ issue_stage_i/i_scoreboard/_59880_/CK (DFFR_X1)
                          0.00    6.46   clock reconvergence pessimism
                         -0.03    6.43   library setup time
                                  6.43   data required time
-----------------------------------------------------------------------------
                                  6.43   data required time
                                 -5.46   data arrival time
-----------------------------------------------------------------------------
                                  0.97   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
i_cache_subsystem/i_nbdcache/_13314_/ZN    0.20    0.21   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
i_cache_subsystem/i_nbdcache/_13314_/ZN   25.63   49.39  -23.76 (VIOLATED)
i_frontend/i_btb/_13336_/ZN           106.81  126.73  -19.92 (VIOLATED)
i_cache_subsystem/i_nbdcache/_07139_/ZN   63.32   74.48  -11.15 (VIOLATED)
ex_stage_i/_9486_/Q                   120.85  129.42   -8.57 (VIOLATED)
csr_regfile_i/_08812_/ZN               63.32   69.01   -5.69 (VIOLATED)
ex_stage_i/lsu_i/i_store_unit/store_buffer_i/_10096_/CO   60.58   65.90   -5.32 (VIOLATED)
csr_regfile_i/_08836_/ZN               41.50   45.30   -3.79 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_11061_/ZN  237.43  240.67   -3.25 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_18892_/ZN   63.32   66.44   -3.11 (VIOLATED)
i_cache_subsystem/i_nbdcache/_07936_/ZN   11.48   14.42   -2.94 (VIOLATED)
ex_stage_i/_9478_/Q                   120.85  122.45   -1.60 (VIOLATED)
ex_stage_i/lsu_i/_4883_/CO             60.58   61.71   -1.14 (VIOLATED)
i_frontend/i_fetch_fifo/i_fifo_v3/_7976_/CO   60.58   61.16   -0.58 (VIOLATED)
csr_regfile_i/_08662_/ZN               41.50   42.01   -0.51 (VIOLATED)
issue_stage_i/i_scoreboard/_50414_/ZN  106.81  107.09   -0.28 (VIOLATED)
csr_regfile_i/_09027_/ZN               63.32   63.56   -0.24 (VIOLATED)
ex_stage_i/lsu_i/i_mmu/_1709_/ZN       41.50   41.73   -0.23 (VIOLATED)
_3526_/ZN                              39.60   39.65   -0.06 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
-0.008537073619663715

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0430

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-23.755264282226562

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
25.63479995727539

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9267

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 1

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 18

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 14708

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
5.4578

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
0.9714

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
17.798380

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.51e-02   1.17e-02   1.96e-03   4.87e-02  16.8%
Combinational          6.24e-02   7.90e-02   6.03e-03   1.47e-01  50.8%
Macro                  7.02e-02   5.91e-04   2.31e-02   9.39e-02  32.4%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.68e-01   9.12e-02   3.11e-02   2.90e-01 100.0%
                          57.8%      31.5%      10.7%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 780189 u^2 38% utilization.

[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0047] Found 1 long wires.
[INFO RSZ-0048] Inserted 1 buffers in 1 nets.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------
Warning: There are 4 unclocked register/latch pins.
Warning: There are 2391 unconstrained endpoints.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.97

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
ex_stage_i/lsu_i/_4900_/GN v
   3.10
ex_stage_i/lsu_i/_4896_/CK ^
   0.48      0.00       2.62


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: i_perf_counters/_11753_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1   13.54    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ input211/A (BUF_X16)
     1   27.04    0.01    0.02    0.02 ^ input211/Z (BUF_X16)
                                         net211 (net)
                  0.01    0.00    0.02 ^ wire5535/A (BUF_X32)
   104  378.70    0.01    0.02    0.04 ^ wire5535/Z (BUF_X32)
                                         net5535 (net)
                  0.16    0.13    0.17 ^ i_perf_counters/_11753_/RN (DFFR_X1)
                                  0.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   37.04    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    0.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    0.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    0.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    0.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    0.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.32 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.54    0.02    0.04    0.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_34__f_clk_i/A (BUF_X4)
    13   97.07    0.06    0.08    0.44 ^ clkbuf_6_34__f_clk_i/Z (BUF_X4)
                                         clknet_6_34__leaf_clk_i (net)
                  0.06    0.00    0.44 ^ clkbuf_leaf_212_clk_i/A (BUF_X4)
    30   46.48    0.03    0.05    0.49 ^ clkbuf_leaf_212_clk_i/Z (BUF_X4)
                                         clknet_leaf_212_clk_i (net)
                  0.03    0.00    0.49 ^ i_perf_counters/_11753_/CK (DFFR_X1)
                          0.00    0.49   clock reconvergence pessimism
                          0.39    0.89   library removal time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                 -0.71   slack (VIOLATED)


Startpoint: irq_i[0] (input port clocked by core_clock)
Endpoint: csr_regfile_i/_17405_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1    2.80    0.00    0.00    0.00 ^ irq_i[0] (in)
                                         irq_i[0] (net)
                  0.00    0.00    0.00 ^ input209/A (CLKBUF_X3)
     1   21.78    0.02    0.04    0.04 ^ input209/Z (CLKBUF_X3)
                                         net209 (net)
                  0.02    0.01    0.05 ^ csr_regfile_i/_17405_/D (DFFR_X1)
                                  0.05   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   37.04    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    0.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    0.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    0.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    0.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    0.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.32 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.54    0.02    0.04    0.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_35__f_clk_i/A (BUF_X4)
    10   73.78    0.04    0.06    0.42 ^ clkbuf_6_35__f_clk_i/Z (BUF_X4)
                                         clknet_6_35__leaf_clk_i (net)
                  0.04    0.00    0.43 ^ clkbuf_leaf_163_clk_i/A (BUF_X4)
    30   44.27    0.03    0.05    0.48 ^ clkbuf_leaf_163_clk_i/Z (BUF_X4)
                                         clknet_leaf_163_clk_i (net)
                  0.03    0.00    0.48 ^ csr_regfile_i/_17405_/CK (DFFR_X1)
                          0.00    0.48   clock reconvergence pessimism
                          0.02    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.05   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1   13.54    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ input211/A (BUF_X16)
     1   27.04    0.01    0.02    0.02 ^ input211/Z (BUF_X16)
                                         net211 (net)
                  0.01    0.00    0.02 ^ wire5535/A (BUF_X32)
   104  378.70    0.01    0.02    0.04 ^ wire5535/Z (BUF_X32)
                                         net5535 (net)
                  0.09    0.07    0.11 ^ wire5442/A (BUF_X32)
   109  316.34    0.01    0.03    0.15 ^ wire5442/Z (BUF_X32)
                                         net5442 (net)
                  0.06    0.05    0.20 ^ max_length5441/A (BUF_X32)
    91  297.06    0.01    0.03    0.23 ^ max_length5441/Z (BUF_X32)
                                         net5441 (net)
                  0.05    0.04    0.27 ^ max_length5434/A (BUF_X32)
    79  220.45    0.01    0.03    0.30 ^ max_length5434/Z (BUF_X32)
                                         net5434 (net)
                  0.04    0.03    0.34 ^ max_length5433/A (BUF_X32)
    77  233.35    0.01    0.03    0.37 ^ max_length5433/Z (BUF_X32)
                                         net5433 (net)
                  0.01    0.00    0.37 ^ max_length5432/A (BUF_X32)
    89  240.52    0.01    0.02    0.39 ^ max_length5432/Z (BUF_X32)
                                         net5432 (net)
                  0.05    0.04    0.43 ^ max_length5431/A (BUF_X32)
   126  376.98    0.01    0.03    0.46 ^ max_length5431/Z (BUF_X32)
                                         net5431 (net)
                  0.16    0.13    0.59 ^ max_length5428/A (BUF_X32)
   115  335.64    0.02    0.04    0.63 ^ max_length5428/Z (BUF_X32)
                                         net5428 (net)
                  0.08    0.06    0.69 ^ max_length5422/A (BUF_X32)
   120  349.80    0.01    0.03    0.73 ^ max_length5422/Z (BUF_X32)
                                         net5422 (net)
                  0.06    0.05    0.78 ^ wire5421/A (BUF_X32)
   114  329.48    0.01    0.03    0.81 ^ wire5421/Z (BUF_X32)
                                         net5421 (net)
                  0.13    0.11    0.92 ^ max_length5410/A (BUF_X32)
   104  307.79    0.01    0.03    0.95 ^ max_length5410/Z (BUF_X32)
                                         net5410 (net)
                  0.07    0.06    1.01 ^ max_length5408/A (BUF_X32)
    75  258.12    0.01    0.03    1.04 ^ max_length5408/Z (BUF_X32)
                                         net5408 (net)
                  0.06    0.05    1.09 ^ max_length5406/A (BUF_X32)
    80  215.95    0.01    0.03    1.12 ^ max_length5406/Z (BUF_X32)
                                         net5406 (net)
                  0.04    0.03    1.15 ^ max_length5405/A (BUF_X32)
   110  326.27    0.01    0.03    1.18 ^ max_length5405/Z (BUF_X32)
                                         net5405 (net)
                  0.04    0.03    1.21 ^ max_length5401/A (BUF_X32)
   114  287.36    0.01    0.03    1.24 ^ max_length5401/Z (BUF_X32)
                                         net5401 (net)
                  0.06    0.05    1.29 ^ max_length5400/A (BUF_X32)
   119  328.82    0.01    0.03    1.33 ^ max_length5400/Z (BUF_X32)
                                         net5400 (net)
                  0.06    0.05    1.37 ^ max_length5398/A (BUF_X32)
   120  301.33    0.01    0.03    1.41 ^ max_length5398/Z (BUF_X32)
                                         net5398 (net)
                  0.05    0.04    1.44 ^ wire5397/A (BUF_X32)
   117  264.95    0.01    0.03    1.48 ^ wire5397/Z (BUF_X32)
                                         net5397 (net)
                  0.07    0.05    1.53 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_/RN (DFFR_X1)
                                  1.53   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1   37.04    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    6.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    6.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    6.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    6.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.12 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   32.74    0.02    0.04    6.16 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.02    0.01    6.17 ^ clkbuf_2_1_0_clk_i/A (BUF_X4)
     1   33.84    0.02    0.04    6.20 ^ clkbuf_2_1_0_clk_i/Z (BUF_X4)
                                         clknet_2_1_0_clk_i (net)
                  0.02    0.01    6.21 ^ clkbuf_2_1_1_clk_i/A (BUF_X4)
     2   43.42    0.03    0.05    6.26 ^ clkbuf_2_1_1_clk_i/Z (BUF_X4)
                                         clknet_2_1_1_clk_i (net)
                  0.03    0.00    6.26 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
     4   64.76    0.04    0.06    6.32 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
                                         clknet_3_2_0_clk_i (net)
                  0.04    0.00    6.32 ^ clkbuf_5_10_0_clk_i/A (BUF_X4)
     2   24.55    0.02    0.04    6.36 ^ clkbuf_5_10_0_clk_i/Z (BUF_X4)
                                         clknet_5_10_0_clk_i (net)
                  0.02    0.00    6.36 ^ clkbuf_6_20__f_clk_i/A (BUF_X4)
     8   87.50    0.05    0.07    6.43 ^ clkbuf_6_20__f_clk_i/Z (BUF_X4)
                                         clknet_6_20__leaf_clk_i (net)
                  0.05    0.01    6.44 ^ clkbuf_leaf_626_clk_i/A (BUF_X4)
    23   33.79    0.02    0.04    6.48 ^ clkbuf_leaf_626_clk_i/Z (BUF_X4)
                                         clknet_leaf_626_clk_i (net)
                  0.02    0.00    6.48 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_/CK (DFFR_X1)
                          0.00    6.48   clock reconvergence pessimism
                          0.05    6.53   library recovery time
                                  6.53   data required time
-----------------------------------------------------------------------------
                                  6.53   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  5.01   slack (MET)


Startpoint: issue_stage_i/i_scoreboard/_57557_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_59880_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   37.04    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    0.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    0.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    0.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    0.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    0.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.32 ^ clkbuf_5_18_0_clk_i/A (BUF_X4)
     2   23.56    0.02    0.04    0.36 ^ clkbuf_5_18_0_clk_i/Z (BUF_X4)
                                         clknet_5_18_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_37__f_clk_i/A (BUF_X4)
    12   85.46    0.05    0.07    0.43 ^ clkbuf_6_37__f_clk_i/Z (BUF_X4)
                                         clknet_6_37__leaf_clk_i (net)
                  0.05    0.00    0.43 ^ clkbuf_leaf_124_clk_i/A (BUF_X4)
    30   45.48    0.03    0.05    0.48 ^ clkbuf_leaf_124_clk_i/Z (BUF_X4)
                                         clknet_leaf_124_clk_i (net)
                  0.03    0.00    0.48 ^ issue_stage_i/i_scoreboard/_57557_/CK (DFFR_X2)
     4   14.69    0.02    0.15    0.63 ^ issue_stage_i/i_scoreboard/_57557_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/N68 (net)
                  0.02    0.00    0.63 ^ issue_stage_i/i_scoreboard/_57550_/A (HA_X1)
     5   36.37    0.08    0.12    0.75 ^ issue_stage_i/i_scoreboard/_57550_/CO (HA_X1)
                                         issue_stage_i/i_scoreboard/_28617_ (net)
                  0.08    0.00    0.75 ^ issue_stage_i/i_scoreboard/_28644_/A2 (AND2_X4)
    31  133.61    0.07    0.11    0.86 ^ issue_stage_i/i_scoreboard/_28644_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_24212_ (net)
                  0.07    0.00    0.86 ^ wire4028/A (BUF_X16)
    52  194.11    0.02    0.04    0.90 ^ wire4028/Z (BUF_X16)
                                         net4028 (net)
                  0.02    0.01    0.91 ^ max_length4025/A (BUF_X32)
    65  190.33    0.01    0.03    0.94 ^ max_length4025/Z (BUF_X32)
                                         net4025 (net)
                  0.05    0.04    0.98 ^ max_length4024/A (BUF_X32)
    49  136.40    0.01    0.03    1.01 ^ max_length4024/Z (BUF_X32)
                                         net4024 (net)
                  0.01    0.00    1.01 ^ issue_stage_i/i_scoreboard/_29596_/A (AOI21_X1)
     1    1.64    0.01    0.01    1.03 v issue_stage_i/i_scoreboard/_29596_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25087_ (net)
                  0.01    0.00    1.03 v issue_stage_i/i_scoreboard/_29597_/A (AOI21_X1)
     1    2.19    0.02    0.04    1.07 ^ issue_stage_i/i_scoreboard/_29597_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25088_ (net)
                  0.02    0.00    1.07 ^ issue_stage_i/i_scoreboard/_29598_/B1 (OAI21_X1)
     1    1.08    0.01    0.02    1.08 v issue_stage_i/i_scoreboard/_29598_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25089_ (net)
                  0.01    0.00    1.08 v issue_stage_i/i_scoreboard/_29599_/A (MUX2_X1)
     1    1.29    0.01    0.06    1.14 v issue_stage_i/i_scoreboard/_29599_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25090_ (net)
                  0.01    0.00    1.14 v issue_stage_i/i_scoreboard/_29600_/B (MUX2_X1)
     1    1.10    0.01    0.06    1.20 v issue_stage_i/i_scoreboard/_29600_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25091_ (net)
                  0.01    0.00    1.20 v issue_stage_i/i_scoreboard/_29601_/B (MUX2_X1)
     1    1.66    0.01    0.06    1.25 v issue_stage_i/i_scoreboard/_29601_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25092_ (net)
                  0.01    0.00    1.25 v issue_stage_i/i_scoreboard/_29602_/B (MUX2_X2)
     7   24.23    0.02    0.08    1.33 v issue_stage_i/i_scoreboard/_29602_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[284] (net)
                  0.02    0.00    1.33 v _2626_/A2 (NAND2_X1)
     1    1.85    0.01    0.02    1.35 ^ _2626_/ZN (NAND2_X1)
                                         _0358_ (net)
                  0.01    0.00    1.35 ^ _2627_/A3 (NAND3_X1)
     1    3.58    0.02    0.03    1.38 v _2627_/ZN (NAND3_X1)
                                         _0359_ (net)
                  0.02    0.00    1.38 v _2628_/A4 (NOR4_X2)
     1    6.56    0.06    0.10    1.48 ^ _2628_/ZN (NOR4_X2)
                                         _0360_ (net)
                  0.06    0.00    1.48 ^ _2634_/A (AOI21_X4)
     5   17.99    0.02    0.03    1.51 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.51 v _2648_/A2 (NOR2_X2)
     3   16.96    0.05    0.07    1.57 ^ _2648_/ZN (NOR2_X2)
                                         _0378_ (net)
                  0.05    0.00    1.57 ^ _2651_/B1 (OAI21_X4)
    10   50.75    0.03    0.05    1.62 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.03    0.00    1.63 v _2966_/A1 (NOR2_X4)
     7   45.70    0.06    0.08    1.71 ^ _2966_/ZN (NOR2_X4)
                                         _0558_ (net)
                  0.06    0.00    1.71 ^ _3189_/A2 (AND2_X4)
     7   30.22    0.02    0.05    1.76 ^ _3189_/ZN (AND2_X4)
                                         commit_stage_i.csr_op_o[5] (net)
                  0.02    0.00    1.76 ^ csr_regfile_i/_09113_/A1 (AND2_X2)
     4   22.07    0.03    0.06    1.82 ^ csr_regfile_i/_09113_/ZN (AND2_X2)
                                         csr_regfile_i/_03824_ (net)
                  0.03    0.00    1.82 ^ csr_regfile_i/_11285_/A (AOI21_X4)
     4   19.32    0.02    0.02    1.84 v csr_regfile_i/_11285_/ZN (AOI21_X4)
                                         csr_regfile_i/_05846_ (net)
                  0.02    0.00    1.85 v csr_regfile_i/_14356_/A3 (NOR3_X1)
     2    4.83    0.05    0.08    1.92 ^ csr_regfile_i/_14356_/ZN (NOR3_X1)
                                         csr_regfile_i/_01912_ (net)
                  0.05    0.00    1.92 ^ csr_regfile_i/_14359_/A3 (NAND4_X1)
     1    1.25    0.02    0.03    1.96 v csr_regfile_i/_14359_/ZN (NAND4_X1)
                                         csr_regfile_i/_01915_ (net)
                  0.02    0.00    1.96 v csr_regfile_i/_14360_/A2 (OR2_X1)
     1    6.64    0.01    0.06    2.02 v csr_regfile_i/_14360_/ZN (OR2_X1)
                                         csr_regfile_i/_01916_ (net)
                  0.01    0.00    2.02 v csr_regfile_i/_14361_/B2 (AOI21_X4)
     6   29.48    0.05    0.06    2.08 ^ csr_regfile_i/_14361_/ZN (AOI21_X4)
                                         csr_regfile_i/_01917_ (net)
                  0.05    0.00    2.09 ^ csr_regfile_i/_14373_/A (INV_X1)
     2    4.55    0.01    0.02    2.10 v csr_regfile_i/_14373_/ZN (INV_X1)
                                         csr_regfile_i/_01927_ (net)
                  0.01    0.00    2.10 v csr_regfile_i/_15282_/A (OAI21_X2)
     2    9.10    0.03    0.03    2.13 ^ csr_regfile_i/_15282_/ZN (OAI21_X2)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.03    0.00    2.13 ^ _2662_/A1 (NAND3_X2)
     3    8.41    0.02    0.03    2.17 v _2662_/ZN (NAND3_X2)
                                         _0390_ (net)
                  0.02    0.00    2.17 v _2786_/A2 (AND2_X4)
    63  124.97    0.02    0.05    2.22 v _2786_/ZN (AND2_X4)
                                         _0446_ (net)
                  0.05    0.04    2.25 v _2850_/A2 (AOI22_X1)
     1    2.17    0.03    0.06    2.31 ^ _2850_/ZN (AOI22_X1)
                                         _0485_ (net)
                  0.03    0.00    2.31 ^ _2851_/A2 (NOR2_X1)
     3    7.38    0.02    0.02    2.34 v _2851_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[90] (net)
                  0.02    0.00    2.34 v csr_regfile_i/_14549_/A4 (NOR4_X1)
     1    3.99    0.06    0.11    2.44 ^ csr_regfile_i/_14549_/ZN (NOR4_X1)
                                         csr_regfile_i/_02038_ (net)
                  0.06    0.00    2.44 ^ csr_regfile_i/_14550_/A4 (NAND4_X2)
     1    6.76    0.03    0.04    2.49 v csr_regfile_i/_14550_/ZN (NAND4_X2)
                                         csr_regfile_i/_02039_ (net)
                  0.03    0.00    2.49 v csr_regfile_i/_14551_/A4 (NOR4_X4)
     2   19.35    0.07    0.12    2.61 ^ csr_regfile_i/_14551_/ZN (NOR4_X4)
                                         csr_regfile_i/_02040_ (net)
                  0.07    0.01    2.62 ^ csr_regfile_i/_14565_/A2 (NAND2_X2)
     2   13.42    0.02    0.04    2.65 v csr_regfile_i/_14565_/ZN (NAND2_X2)
                                         csr_regfile_i/_02053_ (net)
                  0.02    0.00    2.65 v csr_regfile_i/_14566_/A (INV_X1)
     2    3.56    0.01    0.02    2.68 ^ csr_regfile_i/_14566_/ZN (INV_X1)
                                         csr_regfile_i/_02054_ (net)
                  0.01    0.00    2.68 ^ csr_regfile_i/_15272_/A1 (NAND2_X1)
     1    1.68    0.01    0.01    2.69 v csr_regfile_i/_15272_/ZN (NAND2_X1)
                                         csr_regfile_i/_02656_ (net)
                  0.01    0.00    2.69 v csr_regfile_i/_15273_/A3 (NAND3_X1)
     2    3.54    0.02    0.02    2.72 ^ csr_regfile_i/_15273_/ZN (NAND3_X1)
                                         csr_regfile_i/_02657_ (net)
                  0.02    0.00    2.72 ^ csr_regfile_i/_15425_/A2 (NAND2_X1)
     1    5.75    0.02    0.02    2.74 v csr_regfile_i/_15425_/ZN (NAND2_X1)
                                         csr_regfile_i/_02742_ (net)
                  0.02    0.00    2.74 v csr_regfile_i/_15426_/A (OAI21_X4)
    17   84.91    0.10    0.05    2.80 ^ csr_regfile_i/_15426_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.10    0.02    2.81 ^ _2673_/A2 (NOR3_X1)
     1    5.88    0.03    0.03    2.84 v _2673_/ZN (NOR3_X1)
                                         _0400_ (net)
                  0.03    0.00    2.84 v _2674_/A2 (NAND2_X4)
    55  228.85    0.08    0.09    2.93 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.12    0.06    2.99 ^ ex_stage_i/i_mult/_5338_/B2 (OAI21_X4)
    37   98.17    0.06    0.09    3.08 v ex_stage_i/i_mult/_5338_/ZN (OAI21_X4)
                                         ex_stage_i/mult_valid (net)
                  0.07    0.01    3.10 v ex_stage_i/_6130_/A1 (AND2_X4)
    32  109.30    0.03    0.08    3.18 v ex_stage_i/_6130_/ZN (AND2_X4)
                                         ex_stage_i/_1221_ (net)
                  0.04    0.02    3.19 v ex_stage_i/_7561_/S (MUX2_X2)
    31   91.53    0.10    0.16    3.36 ^ ex_stage_i/_7561_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.10    0.02    3.38 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.05    0.01    0.06    3.44 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    3.44 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    1.80    0.01    0.06    3.50 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.50 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X1)
     1    1.26    0.05    0.05    3.55 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X1)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.05    0.00    3.55 ^ issue_stage_i/i_scoreboard/_54157_/A1 (AND2_X1)
     3    9.61    0.02    0.06    3.61 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.02    0.00    3.61 ^ issue_stage_i/i_scoreboard/_54177_/B (XNOR2_X1)
     2    3.42    0.03    0.05    3.66 ^ issue_stage_i/i_scoreboard/_54177_/ZN (XNOR2_X1)
                                         issue_stage_i/i_scoreboard/_21781_ (net)
                  0.03    0.00    3.66 ^ issue_stage_i/i_scoreboard/_54197_/A2 (NAND2_X1)
     2    4.70    0.01    0.02    3.68 v issue_stage_i/i_scoreboard/_54197_/ZN (NAND2_X1)
                                         issue_stage_i/i_scoreboard/_21800_ (net)
                  0.01    0.00    3.68 v issue_stage_i/i_scoreboard/_54199_/A2 (OR4_X4)
     5   25.81    0.02    0.11    3.79 v issue_stage_i/i_scoreboard/_54199_/ZN (OR4_X4)
                                         issue_stage_i/i_scoreboard/_21802_ (net)
                  0.02    0.01    3.79 v issue_stage_i/i_scoreboard/_54251_/B2 (OAI21_X2)
     2   10.24    0.03    0.05    3.85 ^ issue_stage_i/i_scoreboard/_54251_/ZN (OAI21_X2)
                                         issue_stage_i/i_scoreboard/_21854_ (net)
                  0.03    0.00    3.85 ^ issue_stage_i/i_scoreboard/_54539_/A2 (NAND2_X4)
     6   31.39    0.02    0.03    3.88 v issue_stage_i/i_scoreboard/_54539_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22131_ (net)
                  0.02    0.01    3.88 v issue_stage_i/i_scoreboard/_54540_/A2 (NAND2_X4)
    10   50.63    0.04    0.04    3.93 ^ issue_stage_i/i_scoreboard/_54540_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22132_ (net)
                  0.04    0.01    3.94 ^ issue_stage_i/i_scoreboard/_56537_/B1 (AOI21_X2)
     1    6.59    0.02    0.03    3.96 v issue_stage_i/i_scoreboard/_56537_/ZN (AOI21_X2)
                                         issue_stage_i/i_scoreboard/_24009_ (net)
                  0.02    0.00    3.96 v issue_stage_i/i_scoreboard/_56538_/B2 (AOI22_X4)
    18   86.59    0.11    0.15    4.11 ^ issue_stage_i/i_scoreboard/_56538_/ZN (AOI22_X4)
                                         issue_stage_i/rs2_valid_iro_sb (net)
                  0.11    0.00    4.12 ^ issue_stage_i/i_issue_read_operands/_4380_/A1 (NOR2_X1)
     2    7.46    0.03    0.03    4.15 v issue_stage_i/i_issue_read_operands/_4380_/ZN (NOR2_X1)
                                         issue_stage_i/i_issue_read_operands/_1535_ (net)
                  0.03    0.00    4.15 v issue_stage_i/i_issue_read_operands/_4846_/B1 (AOI21_X4)
    12   22.67    0.04    0.06    4.20 ^ issue_stage_i/i_issue_read_operands/_4846_/ZN (AOI21_X4)
                                         issue_stage_i/i_issue_read_operands/_2001_ (net)
                  0.04    0.00    4.20 ^ issue_stage_i/i_issue_read_operands/_4849_/A1 (NAND2_X1)
     1    5.99    0.02    0.03    4.23 v issue_stage_i/i_issue_read_operands/_4849_/ZN (NAND2_X1)
                                         issue_stage_i/i_issue_read_operands/_2004_ (net)
                  0.02    0.00    4.23 v issue_stage_i/i_issue_read_operands/_4850_/A3 (NOR3_X4)
     3   22.17    0.05    0.08    4.32 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.05    0.01    4.32 ^ issue_stage_i/i_scoreboard/_36825_/A1 (AND2_X4)
    11   57.95    0.03    0.07    4.39 ^ issue_stage_i/i_scoreboard/_36825_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_06793_ (net)
                  0.03    0.00    4.40 ^ issue_stage_i/i_scoreboard/_36862_/A3 (NAND4_X4)
    52  189.11    0.10    0.11    4.51 v issue_stage_i/i_scoreboard/_36862_/ZN (NAND4_X4)
                                         issue_stage_i/i_scoreboard/_06821_ (net)
                  0.10    0.01    4.52 v issue_stage_i/i_scoreboard/_36956_/A2 (AND2_X1)
     5   11.58    0.02    0.08    4.60 v issue_stage_i/i_scoreboard/_36956_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_06895_ (net)
                  0.02    0.00    4.60 v issue_stage_i/i_scoreboard/_36999_/B2 (AOI21_X1)
     1    1.82    0.03    0.03    4.63 ^ issue_stage_i/i_scoreboard/_36999_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_06938_ (net)
                  0.03    0.00    4.63 ^ issue_stage_i/i_scoreboard/_37001_/B1 (OAI21_X1)
     1    3.12    0.01    0.02    4.66 v issue_stage_i/i_scoreboard/_37001_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_06940_ (net)
                  0.01    0.00    4.66 v issue_stage_i/i_scoreboard/_37002_/C2 (AOI221_X2)
     6   23.59    0.11    0.13    4.79 ^ issue_stage_i/i_scoreboard/_37002_/ZN (AOI221_X2)
                                         issue_stage_i/i_scoreboard/_06941_ (net)
                  0.11    0.00    4.79 ^ issue_stage_i/i_scoreboard/_47232_/A2 (AND2_X4)
     2   56.08    0.03    0.08    4.87 ^ issue_stage_i/i_scoreboard/_47232_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_15635_ (net)
                  0.03    0.00    4.87 ^ issue_stage_i/i_scoreboard/_47233_/A (INV_X32)
   125  449.32    0.01    0.01    4.88 v issue_stage_i/i_scoreboard/_47233_/ZN (INV_X32)
                                         issue_stage_i/i_scoreboard/_15636_ (net)
                  0.32    0.26    5.14 v issue_stage_i/i_scoreboard/_47771_/A2 (NOR2_X4)
    13   65.05    0.11    0.21    5.35 ^ issue_stage_i/i_scoreboard/_47771_/ZN (NOR2_X4)
                                         issue_stage_i/i_scoreboard/_16046_ (net)
                  0.11    0.01    5.36 ^ wire459/A (BUF_X16)
    30  105.26    0.02    0.04    5.40 ^ wire459/Z (BUF_X16)
                                         net459 (net)
                  0.03    0.02    5.42 ^ issue_stage_i/i_scoreboard/_47828_/B1 (AOI21_X1)
     1    1.54    0.03    0.02    5.44 v issue_stage_i/i_scoreboard/_47828_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_16097_ (net)
                  0.03    0.00    5.44 v issue_stage_i/i_scoreboard/_47834_/B1 (AOI21_X1)
     1    1.24    0.02    0.03    5.47 ^ issue_stage_i/i_scoreboard/_47834_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[2318] (net)
                  0.02    0.00    5.47 ^ issue_stage_i/i_scoreboard/_59880_/D (DFFR_X1)
                                  5.47   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1   37.04    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    6.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    6.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    6.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    6.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    6.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    6.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    6.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    6.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    6.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    6.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    6.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    6.32 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.54    0.02    0.04    6.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    6.36 ^ clkbuf_6_35__f_clk_i/A (BUF_X4)
    10   73.78    0.04    0.06    6.42 ^ clkbuf_6_35__f_clk_i/Z (BUF_X4)
                                         clknet_6_35__leaf_clk_i (net)
                  0.04    0.00    6.43 ^ clkbuf_leaf_161_clk_i/A (BUF_X4)
    30   45.30    0.03    0.05    6.48 ^ clkbuf_leaf_161_clk_i/Z (BUF_X4)
                                         clknet_leaf_161_clk_i (net)
                  0.03    0.00    6.48 ^ issue_stage_i/i_scoreboard/_59880_/CK (DFFR_X1)
                          0.00    6.48   clock reconvergence pessimism
                         -0.03    6.44   library setup time
                                  6.44   data required time
-----------------------------------------------------------------------------
                                  6.44   data required time
                                 -5.47   data arrival time
-----------------------------------------------------------------------------
                                  0.97   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1   13.54    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ input211/A (BUF_X16)
     1   27.04    0.01    0.02    0.02 ^ input211/Z (BUF_X16)
                                         net211 (net)
                  0.01    0.00    0.02 ^ wire5535/A (BUF_X32)
   104  378.70    0.01    0.02    0.04 ^ wire5535/Z (BUF_X32)
                                         net5535 (net)
                  0.09    0.07    0.11 ^ wire5442/A (BUF_X32)
   109  316.34    0.01    0.03    0.15 ^ wire5442/Z (BUF_X32)
                                         net5442 (net)
                  0.06    0.05    0.20 ^ max_length5441/A (BUF_X32)
    91  297.06    0.01    0.03    0.23 ^ max_length5441/Z (BUF_X32)
                                         net5441 (net)
                  0.05    0.04    0.27 ^ max_length5434/A (BUF_X32)
    79  220.45    0.01    0.03    0.30 ^ max_length5434/Z (BUF_X32)
                                         net5434 (net)
                  0.04    0.03    0.34 ^ max_length5433/A (BUF_X32)
    77  233.35    0.01    0.03    0.37 ^ max_length5433/Z (BUF_X32)
                                         net5433 (net)
                  0.01    0.00    0.37 ^ max_length5432/A (BUF_X32)
    89  240.52    0.01    0.02    0.39 ^ max_length5432/Z (BUF_X32)
                                         net5432 (net)
                  0.05    0.04    0.43 ^ max_length5431/A (BUF_X32)
   126  376.98    0.01    0.03    0.46 ^ max_length5431/Z (BUF_X32)
                                         net5431 (net)
                  0.16    0.13    0.59 ^ max_length5428/A (BUF_X32)
   115  335.64    0.02    0.04    0.63 ^ max_length5428/Z (BUF_X32)
                                         net5428 (net)
                  0.08    0.06    0.69 ^ max_length5422/A (BUF_X32)
   120  349.80    0.01    0.03    0.73 ^ max_length5422/Z (BUF_X32)
                                         net5422 (net)
                  0.06    0.05    0.78 ^ wire5421/A (BUF_X32)
   114  329.48    0.01    0.03    0.81 ^ wire5421/Z (BUF_X32)
                                         net5421 (net)
                  0.13    0.11    0.92 ^ max_length5410/A (BUF_X32)
   104  307.79    0.01    0.03    0.95 ^ max_length5410/Z (BUF_X32)
                                         net5410 (net)
                  0.07    0.06    1.01 ^ max_length5408/A (BUF_X32)
    75  258.12    0.01    0.03    1.04 ^ max_length5408/Z (BUF_X32)
                                         net5408 (net)
                  0.06    0.05    1.09 ^ max_length5406/A (BUF_X32)
    80  215.95    0.01    0.03    1.12 ^ max_length5406/Z (BUF_X32)
                                         net5406 (net)
                  0.04    0.03    1.15 ^ max_length5405/A (BUF_X32)
   110  326.27    0.01    0.03    1.18 ^ max_length5405/Z (BUF_X32)
                                         net5405 (net)
                  0.04    0.03    1.21 ^ max_length5401/A (BUF_X32)
   114  287.36    0.01    0.03    1.24 ^ max_length5401/Z (BUF_X32)
                                         net5401 (net)
                  0.06    0.05    1.29 ^ max_length5400/A (BUF_X32)
   119  328.82    0.01    0.03    1.33 ^ max_length5400/Z (BUF_X32)
                                         net5400 (net)
                  0.06    0.05    1.37 ^ max_length5398/A (BUF_X32)
   120  301.33    0.01    0.03    1.41 ^ max_length5398/Z (BUF_X32)
                                         net5398 (net)
                  0.05    0.04    1.44 ^ wire5397/A (BUF_X32)
   117  264.95    0.01    0.03    1.48 ^ wire5397/Z (BUF_X32)
                                         net5397 (net)
                  0.07    0.05    1.53 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_/RN (DFFR_X1)
                                  1.53   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1   37.04    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    6.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    6.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    6.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    6.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.12 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   32.74    0.02    0.04    6.16 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.02    0.01    6.17 ^ clkbuf_2_1_0_clk_i/A (BUF_X4)
     1   33.84    0.02    0.04    6.20 ^ clkbuf_2_1_0_clk_i/Z (BUF_X4)
                                         clknet_2_1_0_clk_i (net)
                  0.02    0.01    6.21 ^ clkbuf_2_1_1_clk_i/A (BUF_X4)
     2   43.42    0.03    0.05    6.26 ^ clkbuf_2_1_1_clk_i/Z (BUF_X4)
                                         clknet_2_1_1_clk_i (net)
                  0.03    0.00    6.26 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
     4   64.76    0.04    0.06    6.32 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
                                         clknet_3_2_0_clk_i (net)
                  0.04    0.00    6.32 ^ clkbuf_5_10_0_clk_i/A (BUF_X4)
     2   24.55    0.02    0.04    6.36 ^ clkbuf_5_10_0_clk_i/Z (BUF_X4)
                                         clknet_5_10_0_clk_i (net)
                  0.02    0.00    6.36 ^ clkbuf_6_20__f_clk_i/A (BUF_X4)
     8   87.50    0.05    0.07    6.43 ^ clkbuf_6_20__f_clk_i/Z (BUF_X4)
                                         clknet_6_20__leaf_clk_i (net)
                  0.05    0.01    6.44 ^ clkbuf_leaf_626_clk_i/A (BUF_X4)
    23   33.79    0.02    0.04    6.48 ^ clkbuf_leaf_626_clk_i/Z (BUF_X4)
                                         clknet_leaf_626_clk_i (net)
                  0.02    0.00    6.48 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10641_/CK (DFFR_X1)
                          0.00    6.48   clock reconvergence pessimism
                          0.05    6.53   library recovery time
                                  6.53   data required time
-----------------------------------------------------------------------------
                                  6.53   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  5.01   slack (MET)


Startpoint: issue_stage_i/i_scoreboard/_57557_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_59880_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   37.04    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    0.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    0.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    0.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    0.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    0.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.32 ^ clkbuf_5_18_0_clk_i/A (BUF_X4)
     2   23.56    0.02    0.04    0.36 ^ clkbuf_5_18_0_clk_i/Z (BUF_X4)
                                         clknet_5_18_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_37__f_clk_i/A (BUF_X4)
    12   85.46    0.05    0.07    0.43 ^ clkbuf_6_37__f_clk_i/Z (BUF_X4)
                                         clknet_6_37__leaf_clk_i (net)
                  0.05    0.00    0.43 ^ clkbuf_leaf_124_clk_i/A (BUF_X4)
    30   45.48    0.03    0.05    0.48 ^ clkbuf_leaf_124_clk_i/Z (BUF_X4)
                                         clknet_leaf_124_clk_i (net)
                  0.03    0.00    0.48 ^ issue_stage_i/i_scoreboard/_57557_/CK (DFFR_X2)
     4   14.69    0.02    0.15    0.63 ^ issue_stage_i/i_scoreboard/_57557_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/N68 (net)
                  0.02    0.00    0.63 ^ issue_stage_i/i_scoreboard/_57550_/A (HA_X1)
     5   36.37    0.08    0.12    0.75 ^ issue_stage_i/i_scoreboard/_57550_/CO (HA_X1)
                                         issue_stage_i/i_scoreboard/_28617_ (net)
                  0.08    0.00    0.75 ^ issue_stage_i/i_scoreboard/_28644_/A2 (AND2_X4)
    31  133.61    0.07    0.11    0.86 ^ issue_stage_i/i_scoreboard/_28644_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_24212_ (net)
                  0.07    0.00    0.86 ^ wire4028/A (BUF_X16)
    52  194.11    0.02    0.04    0.90 ^ wire4028/Z (BUF_X16)
                                         net4028 (net)
                  0.02    0.01    0.91 ^ max_length4025/A (BUF_X32)
    65  190.33    0.01    0.03    0.94 ^ max_length4025/Z (BUF_X32)
                                         net4025 (net)
                  0.05    0.04    0.98 ^ max_length4024/A (BUF_X32)
    49  136.40    0.01    0.03    1.01 ^ max_length4024/Z (BUF_X32)
                                         net4024 (net)
                  0.01    0.00    1.01 ^ issue_stage_i/i_scoreboard/_29596_/A (AOI21_X1)
     1    1.64    0.01    0.01    1.03 v issue_stage_i/i_scoreboard/_29596_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25087_ (net)
                  0.01    0.00    1.03 v issue_stage_i/i_scoreboard/_29597_/A (AOI21_X1)
     1    2.19    0.02    0.04    1.07 ^ issue_stage_i/i_scoreboard/_29597_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25088_ (net)
                  0.02    0.00    1.07 ^ issue_stage_i/i_scoreboard/_29598_/B1 (OAI21_X1)
     1    1.08    0.01    0.02    1.08 v issue_stage_i/i_scoreboard/_29598_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25089_ (net)
                  0.01    0.00    1.08 v issue_stage_i/i_scoreboard/_29599_/A (MUX2_X1)
     1    1.29    0.01    0.06    1.14 v issue_stage_i/i_scoreboard/_29599_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25090_ (net)
                  0.01    0.00    1.14 v issue_stage_i/i_scoreboard/_29600_/B (MUX2_X1)
     1    1.10    0.01    0.06    1.20 v issue_stage_i/i_scoreboard/_29600_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25091_ (net)
                  0.01    0.00    1.20 v issue_stage_i/i_scoreboard/_29601_/B (MUX2_X1)
     1    1.66    0.01    0.06    1.25 v issue_stage_i/i_scoreboard/_29601_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25092_ (net)
                  0.01    0.00    1.25 v issue_stage_i/i_scoreboard/_29602_/B (MUX2_X2)
     7   24.23    0.02    0.08    1.33 v issue_stage_i/i_scoreboard/_29602_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[284] (net)
                  0.02    0.00    1.33 v _2626_/A2 (NAND2_X1)
     1    1.85    0.01    0.02    1.35 ^ _2626_/ZN (NAND2_X1)
                                         _0358_ (net)
                  0.01    0.00    1.35 ^ _2627_/A3 (NAND3_X1)
     1    3.58    0.02    0.03    1.38 v _2627_/ZN (NAND3_X1)
                                         _0359_ (net)
                  0.02    0.00    1.38 v _2628_/A4 (NOR4_X2)
     1    6.56    0.06    0.10    1.48 ^ _2628_/ZN (NOR4_X2)
                                         _0360_ (net)
                  0.06    0.00    1.48 ^ _2634_/A (AOI21_X4)
     5   17.99    0.02    0.03    1.51 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.51 v _2648_/A2 (NOR2_X2)
     3   16.96    0.05    0.07    1.57 ^ _2648_/ZN (NOR2_X2)
                                         _0378_ (net)
                  0.05    0.00    1.57 ^ _2651_/B1 (OAI21_X4)
    10   50.75    0.03    0.05    1.62 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.03    0.00    1.63 v _2966_/A1 (NOR2_X4)
     7   45.70    0.06    0.08    1.71 ^ _2966_/ZN (NOR2_X4)
                                         _0558_ (net)
                  0.06    0.00    1.71 ^ _3189_/A2 (AND2_X4)
     7   30.22    0.02    0.05    1.76 ^ _3189_/ZN (AND2_X4)
                                         commit_stage_i.csr_op_o[5] (net)
                  0.02    0.00    1.76 ^ csr_regfile_i/_09113_/A1 (AND2_X2)
     4   22.07    0.03    0.06    1.82 ^ csr_regfile_i/_09113_/ZN (AND2_X2)
                                         csr_regfile_i/_03824_ (net)
                  0.03    0.00    1.82 ^ csr_regfile_i/_11285_/A (AOI21_X4)
     4   19.32    0.02    0.02    1.84 v csr_regfile_i/_11285_/ZN (AOI21_X4)
                                         csr_regfile_i/_05846_ (net)
                  0.02    0.00    1.85 v csr_regfile_i/_14356_/A3 (NOR3_X1)
     2    4.83    0.05    0.08    1.92 ^ csr_regfile_i/_14356_/ZN (NOR3_X1)
                                         csr_regfile_i/_01912_ (net)
                  0.05    0.00    1.92 ^ csr_regfile_i/_14359_/A3 (NAND4_X1)
     1    1.25    0.02    0.03    1.96 v csr_regfile_i/_14359_/ZN (NAND4_X1)
                                         csr_regfile_i/_01915_ (net)
                  0.02    0.00    1.96 v csr_regfile_i/_14360_/A2 (OR2_X1)
     1    6.64    0.01    0.06    2.02 v csr_regfile_i/_14360_/ZN (OR2_X1)
                                         csr_regfile_i/_01916_ (net)
                  0.01    0.00    2.02 v csr_regfile_i/_14361_/B2 (AOI21_X4)
     6   29.48    0.05    0.06    2.08 ^ csr_regfile_i/_14361_/ZN (AOI21_X4)
                                         csr_regfile_i/_01917_ (net)
                  0.05    0.00    2.09 ^ csr_regfile_i/_14373_/A (INV_X1)
     2    4.55    0.01    0.02    2.10 v csr_regfile_i/_14373_/ZN (INV_X1)
                                         csr_regfile_i/_01927_ (net)
                  0.01    0.00    2.10 v csr_regfile_i/_15282_/A (OAI21_X2)
     2    9.10    0.03    0.03    2.13 ^ csr_regfile_i/_15282_/ZN (OAI21_X2)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.03    0.00    2.13 ^ _2662_/A1 (NAND3_X2)
     3    8.41    0.02    0.03    2.17 v _2662_/ZN (NAND3_X2)
                                         _0390_ (net)
                  0.02    0.00    2.17 v _2786_/A2 (AND2_X4)
    63  124.97    0.02    0.05    2.22 v _2786_/ZN (AND2_X4)
                                         _0446_ (net)
                  0.05    0.04    2.25 v _2850_/A2 (AOI22_X1)
     1    2.17    0.03    0.06    2.31 ^ _2850_/ZN (AOI22_X1)
                                         _0485_ (net)
                  0.03    0.00    2.31 ^ _2851_/A2 (NOR2_X1)
     3    7.38    0.02    0.02    2.34 v _2851_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[90] (net)
                  0.02    0.00    2.34 v csr_regfile_i/_14549_/A4 (NOR4_X1)
     1    3.99    0.06    0.11    2.44 ^ csr_regfile_i/_14549_/ZN (NOR4_X1)
                                         csr_regfile_i/_02038_ (net)
                  0.06    0.00    2.44 ^ csr_regfile_i/_14550_/A4 (NAND4_X2)
     1    6.76    0.03    0.04    2.49 v csr_regfile_i/_14550_/ZN (NAND4_X2)
                                         csr_regfile_i/_02039_ (net)
                  0.03    0.00    2.49 v csr_regfile_i/_14551_/A4 (NOR4_X4)
     2   19.35    0.07    0.12    2.61 ^ csr_regfile_i/_14551_/ZN (NOR4_X4)
                                         csr_regfile_i/_02040_ (net)
                  0.07    0.01    2.62 ^ csr_regfile_i/_14565_/A2 (NAND2_X2)
     2   13.42    0.02    0.04    2.65 v csr_regfile_i/_14565_/ZN (NAND2_X2)
                                         csr_regfile_i/_02053_ (net)
                  0.02    0.00    2.65 v csr_regfile_i/_14566_/A (INV_X1)
     2    3.56    0.01    0.02    2.68 ^ csr_regfile_i/_14566_/ZN (INV_X1)
                                         csr_regfile_i/_02054_ (net)
                  0.01    0.00    2.68 ^ csr_regfile_i/_15272_/A1 (NAND2_X1)
     1    1.68    0.01    0.01    2.69 v csr_regfile_i/_15272_/ZN (NAND2_X1)
                                         csr_regfile_i/_02656_ (net)
                  0.01    0.00    2.69 v csr_regfile_i/_15273_/A3 (NAND3_X1)
     2    3.54    0.02    0.02    2.72 ^ csr_regfile_i/_15273_/ZN (NAND3_X1)
                                         csr_regfile_i/_02657_ (net)
                  0.02    0.00    2.72 ^ csr_regfile_i/_15425_/A2 (NAND2_X1)
     1    5.75    0.02    0.02    2.74 v csr_regfile_i/_15425_/ZN (NAND2_X1)
                                         csr_regfile_i/_02742_ (net)
                  0.02    0.00    2.74 v csr_regfile_i/_15426_/A (OAI21_X4)
    17   84.91    0.10    0.05    2.80 ^ csr_regfile_i/_15426_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.10    0.02    2.81 ^ _2673_/A2 (NOR3_X1)
     1    5.88    0.03    0.03    2.84 v _2673_/ZN (NOR3_X1)
                                         _0400_ (net)
                  0.03    0.00    2.84 v _2674_/A2 (NAND2_X4)
    55  228.85    0.08    0.09    2.93 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.12    0.06    2.99 ^ ex_stage_i/i_mult/_5338_/B2 (OAI21_X4)
    37   98.17    0.06    0.09    3.08 v ex_stage_i/i_mult/_5338_/ZN (OAI21_X4)
                                         ex_stage_i/mult_valid (net)
                  0.07    0.01    3.10 v ex_stage_i/_6130_/A1 (AND2_X4)
    32  109.30    0.03    0.08    3.18 v ex_stage_i/_6130_/ZN (AND2_X4)
                                         ex_stage_i/_1221_ (net)
                  0.04    0.02    3.19 v ex_stage_i/_7561_/S (MUX2_X2)
    31   91.53    0.10    0.16    3.36 ^ ex_stage_i/_7561_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.10    0.02    3.38 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.05    0.01    0.06    3.44 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    3.44 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    1.80    0.01    0.06    3.50 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.50 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X1)
     1    1.26    0.05    0.05    3.55 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X1)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.05    0.00    3.55 ^ issue_stage_i/i_scoreboard/_54157_/A1 (AND2_X1)
     3    9.61    0.02    0.06    3.61 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.02    0.00    3.61 ^ issue_stage_i/i_scoreboard/_54177_/B (XNOR2_X1)
     2    3.42    0.03    0.05    3.66 ^ issue_stage_i/i_scoreboard/_54177_/ZN (XNOR2_X1)
                                         issue_stage_i/i_scoreboard/_21781_ (net)
                  0.03    0.00    3.66 ^ issue_stage_i/i_scoreboard/_54197_/A2 (NAND2_X1)
     2    4.70    0.01    0.02    3.68 v issue_stage_i/i_scoreboard/_54197_/ZN (NAND2_X1)
                                         issue_stage_i/i_scoreboard/_21800_ (net)
                  0.01    0.00    3.68 v issue_stage_i/i_scoreboard/_54199_/A2 (OR4_X4)
     5   25.81    0.02    0.11    3.79 v issue_stage_i/i_scoreboard/_54199_/ZN (OR4_X4)
                                         issue_stage_i/i_scoreboard/_21802_ (net)
                  0.02    0.01    3.79 v issue_stage_i/i_scoreboard/_54251_/B2 (OAI21_X2)
     2   10.24    0.03    0.05    3.85 ^ issue_stage_i/i_scoreboard/_54251_/ZN (OAI21_X2)
                                         issue_stage_i/i_scoreboard/_21854_ (net)
                  0.03    0.00    3.85 ^ issue_stage_i/i_scoreboard/_54539_/A2 (NAND2_X4)
     6   31.39    0.02    0.03    3.88 v issue_stage_i/i_scoreboard/_54539_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22131_ (net)
                  0.02    0.01    3.88 v issue_stage_i/i_scoreboard/_54540_/A2 (NAND2_X4)
    10   50.63    0.04    0.04    3.93 ^ issue_stage_i/i_scoreboard/_54540_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22132_ (net)
                  0.04    0.01    3.94 ^ issue_stage_i/i_scoreboard/_56537_/B1 (AOI21_X2)
     1    6.59    0.02    0.03    3.96 v issue_stage_i/i_scoreboard/_56537_/ZN (AOI21_X2)
                                         issue_stage_i/i_scoreboard/_24009_ (net)
                  0.02    0.00    3.96 v issue_stage_i/i_scoreboard/_56538_/B2 (AOI22_X4)
    18   86.59    0.11    0.15    4.11 ^ issue_stage_i/i_scoreboard/_56538_/ZN (AOI22_X4)
                                         issue_stage_i/rs2_valid_iro_sb (net)
                  0.11    0.00    4.12 ^ issue_stage_i/i_issue_read_operands/_4380_/A1 (NOR2_X1)
     2    7.46    0.03    0.03    4.15 v issue_stage_i/i_issue_read_operands/_4380_/ZN (NOR2_X1)
                                         issue_stage_i/i_issue_read_operands/_1535_ (net)
                  0.03    0.00    4.15 v issue_stage_i/i_issue_read_operands/_4846_/B1 (AOI21_X4)
    12   22.67    0.04    0.06    4.20 ^ issue_stage_i/i_issue_read_operands/_4846_/ZN (AOI21_X4)
                                         issue_stage_i/i_issue_read_operands/_2001_ (net)
                  0.04    0.00    4.20 ^ issue_stage_i/i_issue_read_operands/_4849_/A1 (NAND2_X1)
     1    5.99    0.02    0.03    4.23 v issue_stage_i/i_issue_read_operands/_4849_/ZN (NAND2_X1)
                                         issue_stage_i/i_issue_read_operands/_2004_ (net)
                  0.02    0.00    4.23 v issue_stage_i/i_issue_read_operands/_4850_/A3 (NOR3_X4)
     3   22.17    0.05    0.08    4.32 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.05    0.01    4.32 ^ issue_stage_i/i_scoreboard/_36825_/A1 (AND2_X4)
    11   57.95    0.03    0.07    4.39 ^ issue_stage_i/i_scoreboard/_36825_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_06793_ (net)
                  0.03    0.00    4.40 ^ issue_stage_i/i_scoreboard/_36862_/A3 (NAND4_X4)
    52  189.11    0.10    0.11    4.51 v issue_stage_i/i_scoreboard/_36862_/ZN (NAND4_X4)
                                         issue_stage_i/i_scoreboard/_06821_ (net)
                  0.10    0.01    4.52 v issue_stage_i/i_scoreboard/_36956_/A2 (AND2_X1)
     5   11.58    0.02    0.08    4.60 v issue_stage_i/i_scoreboard/_36956_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_06895_ (net)
                  0.02    0.00    4.60 v issue_stage_i/i_scoreboard/_36999_/B2 (AOI21_X1)
     1    1.82    0.03    0.03    4.63 ^ issue_stage_i/i_scoreboard/_36999_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_06938_ (net)
                  0.03    0.00    4.63 ^ issue_stage_i/i_scoreboard/_37001_/B1 (OAI21_X1)
     1    3.12    0.01    0.02    4.66 v issue_stage_i/i_scoreboard/_37001_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_06940_ (net)
                  0.01    0.00    4.66 v issue_stage_i/i_scoreboard/_37002_/C2 (AOI221_X2)
     6   23.59    0.11    0.13    4.79 ^ issue_stage_i/i_scoreboard/_37002_/ZN (AOI221_X2)
                                         issue_stage_i/i_scoreboard/_06941_ (net)
                  0.11    0.00    4.79 ^ issue_stage_i/i_scoreboard/_47232_/A2 (AND2_X4)
     2   56.08    0.03    0.08    4.87 ^ issue_stage_i/i_scoreboard/_47232_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_15635_ (net)
                  0.03    0.00    4.87 ^ issue_stage_i/i_scoreboard/_47233_/A (INV_X32)
   125  449.32    0.01    0.01    4.88 v issue_stage_i/i_scoreboard/_47233_/ZN (INV_X32)
                                         issue_stage_i/i_scoreboard/_15636_ (net)
                  0.32    0.26    5.14 v issue_stage_i/i_scoreboard/_47771_/A2 (NOR2_X4)
    13   65.05    0.11    0.21    5.35 ^ issue_stage_i/i_scoreboard/_47771_/ZN (NOR2_X4)
                                         issue_stage_i/i_scoreboard/_16046_ (net)
                  0.11    0.01    5.36 ^ wire459/A (BUF_X16)
    30  105.26    0.02    0.04    5.40 ^ wire459/Z (BUF_X16)
                                         net459 (net)
                  0.03    0.02    5.42 ^ issue_stage_i/i_scoreboard/_47828_/B1 (AOI21_X1)
     1    1.54    0.03    0.02    5.44 v issue_stage_i/i_scoreboard/_47828_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_16097_ (net)
                  0.03    0.00    5.44 v issue_stage_i/i_scoreboard/_47834_/B1 (AOI21_X1)
     1    1.24    0.02    0.03    5.47 ^ issue_stage_i/i_scoreboard/_47834_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[2318] (net)
                  0.02    0.00    5.47 ^ issue_stage_i/i_scoreboard/_59880_/D (DFFR_X1)
                                  5.47   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1   37.04    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    6.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    6.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    6.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.43    0.03    0.05    6.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.73    0.02    0.04    6.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    6.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   34.00    0.02    0.04    6.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    6.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.64    0.02    0.04    6.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    6.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.87    0.04    0.06    6.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    6.32 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.54    0.02    0.04    6.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    6.36 ^ clkbuf_6_35__f_clk_i/A (BUF_X4)
    10   73.78    0.04    0.06    6.42 ^ clkbuf_6_35__f_clk_i/Z (BUF_X4)
                                         clknet_6_35__leaf_clk_i (net)
                  0.04    0.00    6.43 ^ clkbuf_leaf_161_clk_i/A (BUF_X4)
    30   45.30    0.03    0.05    6.48 ^ clkbuf_leaf_161_clk_i/Z (BUF_X4)
                                         clknet_leaf_161_clk_i (net)
                  0.03    0.00    6.48 ^ issue_stage_i/i_scoreboard/_59880_/CK (DFFR_X1)
                          0.00    6.48   clock reconvergence pessimism
                         -0.03    6.44   library setup time
                                  6.44   data required time
-----------------------------------------------------------------------------
                                  6.44   data required time
                                 -5.47   data arrival time
-----------------------------------------------------------------------------
                                  0.97   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
i_cache_subsystem/i_nbdcache/_13314_/ZN    0.20    0.21   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
i_cache_subsystem/i_nbdcache/_13314_/ZN   25.63   49.39  -23.76 (VIOLATED)
i_frontend/i_btb/_13336_/ZN           106.81  126.73  -19.92 (VIOLATED)
i_cache_subsystem/i_nbdcache/_07139_/ZN   63.32   74.48  -11.15 (VIOLATED)
ex_stage_i/_9486_/Q                   120.85  129.42   -8.57 (VIOLATED)
csr_regfile_i/_08812_/ZN               63.32   69.01   -5.69 (VIOLATED)
ex_stage_i/lsu_i/i_store_unit/store_buffer_i/_10096_/CO   60.58   65.90   -5.32 (VIOLATED)
csr_regfile_i/_08836_/ZN               41.50   45.30   -3.79 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_11061_/ZN  237.43  240.67   -3.25 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_18892_/ZN   63.32   66.44   -3.11 (VIOLATED)
i_cache_subsystem/i_nbdcache/_07936_/ZN   11.48   14.42   -2.94 (VIOLATED)
ex_stage_i/_9478_/Q                   120.85  122.45   -1.60 (VIOLATED)
ex_stage_i/lsu_i/_4883_/CO             60.58   61.71   -1.14 (VIOLATED)
i_frontend/i_fetch_fifo/i_fifo_v3/_7976_/CO   60.58   61.16   -0.58 (VIOLATED)
csr_regfile_i/_08662_/ZN               41.50   42.01   -0.51 (VIOLATED)
issue_stage_i/i_scoreboard/_50414_/ZN  106.81  107.09   -0.28 (VIOLATED)
csr_regfile_i/_09027_/ZN               63.32   63.56   -0.24 (VIOLATED)
ex_stage_i/lsu_i/i_mmu/_1709_/ZN       41.50   41.73   -0.23 (VIOLATED)
_3526_/ZN                              39.60   39.65   -0.06 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
-0.008537073619663715

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0430

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-23.755264282226562

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
25.63479995727539

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9267

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 1

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 18

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 15449

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
5.4724

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
0.9714

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
17.750895

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.51e-02   1.17e-02   1.96e-03   4.87e-02  16.8%
Combinational          6.24e-02   7.90e-02   6.03e-03   1.47e-01  50.8%
Macro                  7.02e-02   5.91e-04   2.31e-02   9.39e-02  32.4%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.68e-01   9.12e-02   3.11e-02   2.90e-01 100.0%
                          57.8%      31.5%      10.7%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 780193 u^2 38% utilization.

Placement Analysis
---------------------------------
total displacement       1395.5 u
average displacement        0.0 u
max displacement           19.5 u
original HPWL         5165539.7 u
legalized HPWL        5209230.8 u
delta HPWL                    1 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0046] Found 15953 endpoints with hold violations.
[INFO RSZ-0032] Inserted 2150 hold buffers.
Placement Analysis
---------------------------------
total displacement       5402.3 u
average displacement        0.0 u
max displacement           19.8 u
original HPWL         5223327.9 u
legalized HPWL        5227462.4 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There are 4 unclocked register/latch pins.
Warning: There are 2391 unconstrained endpoints.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.88

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
ex_stage_i/lsu_i/_4900_/GN v
   3.10
ex_stage_i/lsu_i/_4896_/CK ^
   0.48      0.00       2.62


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: i_perf_counters/_11753_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1    1.78    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ hold11/A (CLKBUF_X1)
     1    0.83    0.01    0.02    0.02 ^ hold11/Z (CLKBUF_X1)
                                         net12177 (net)
                  0.01    0.00    0.02 ^ hold5/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.05 ^ hold5/Z (CLKBUF_X1)
                                         net12171 (net)
                  0.01    0.00    0.05 ^ hold12/A (CLKBUF_X1)
     1    0.91    0.01    0.03    0.07 ^ hold12/Z (CLKBUF_X1)
                                         net12178 (net)
                  0.01    0.00    0.07 ^ hold2/A (CLKBUF_X1)
     1    0.91    0.01    0.03    0.10 ^ hold2/Z (CLKBUF_X1)
                                         net12168 (net)
                  0.01    0.00    0.10 ^ hold13/A (CLKBUF_X1)
     1    0.83    0.01    0.03    0.12 ^ hold13/Z (CLKBUF_X1)
                                         net12179 (net)
                  0.01    0.00    0.12 ^ hold6/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.15 ^ hold6/Z (CLKBUF_X1)
                                         net12172 (net)
                  0.01    0.00    0.15 ^ hold14/A (CLKBUF_X1)
     1   12.54    0.03    0.06    0.20 ^ hold14/Z (CLKBUF_X1)
                                         net12180 (net)
                  0.03    0.00    0.20 ^ input211/A (BUF_X16)
     1    0.94    0.00    0.02    0.23 ^ input211/Z (BUF_X16)
                                         net211 (net)
                  0.00    0.00    0.23 ^ hold15/A (CLKBUF_X1)
     1    0.79    0.01    0.02    0.25 ^ hold15/Z (CLKBUF_X1)
                                         net12181 (net)
                  0.01    0.00    0.25 ^ hold7/A (CLKBUF_X1)
     1    0.85    0.01    0.03    0.27 ^ hold7/Z (CLKBUF_X1)
                                         net12173 (net)
                  0.01    0.00    0.27 ^ hold16/A (CLKBUF_X1)
     1    0.88    0.01    0.03    0.30 ^ hold16/Z (CLKBUF_X1)
                                         net12182 (net)
                  0.01    0.00    0.30 ^ hold3/A (CLKBUF_X1)
     1    0.90    0.01    0.03    0.33 ^ hold3/Z (CLKBUF_X1)
                                         net12169 (net)
                  0.01    0.00    0.33 ^ hold17/A (CLKBUF_X1)
     1    0.83    0.01    0.03    0.35 ^ hold17/Z (CLKBUF_X1)
                                         net12183 (net)
                  0.01    0.00    0.35 ^ hold8/A (CLKBUF_X1)
     1    0.81    0.01    0.02    0.38 ^ hold8/Z (CLKBUF_X1)
                                         net12174 (net)
                  0.01    0.00    0.38 ^ hold18/A (CLKBUF_X1)
     1   26.84    0.06    0.09    0.46 ^ hold18/Z (CLKBUF_X1)
                                         net12184 (net)
                  0.06    0.00    0.46 ^ wire5535/A (BUF_X32)
     1    2.82    0.01    0.03    0.49 ^ wire5535/Z (BUF_X32)
                                         net5535 (net)
                  0.01    0.00    0.49 ^ hold19/A (CLKBUF_X1)
     1    2.65    0.01    0.03    0.52 ^ hold19/Z (CLKBUF_X1)
                                         net12185 (net)
                  0.01    0.00    0.52 ^ hold9/A (CLKBUF_X1)
     1    2.73    0.01    0.03    0.55 ^ hold9/Z (CLKBUF_X1)
                                         net12175 (net)
                  0.01    0.00    0.55 ^ hold20/A (CLKBUF_X1)
     1   28.49    0.06    0.09    0.65 ^ hold20/Z (CLKBUF_X1)
                                         net12186 (net)
                  0.06    0.00    0.65 ^ hold4/A (BUF_X32)
     1    1.20    0.01    0.03    0.67 ^ hold4/Z (BUF_X32)
                                         net12170 (net)
                  0.01    0.00    0.67 ^ hold21/A (CLKBUF_X1)
     1   26.95    0.06    0.09    0.76 ^ hold21/Z (CLKBUF_X1)
                                         net12187 (net)
                  0.06    0.00    0.76 ^ hold10/A (BUF_X32)
   104  376.17    0.02    0.04    0.80 ^ hold10/Z (BUF_X32)
                                         net12176 (net)
                  0.06    0.04    0.85 ^ i_perf_counters/_11753_/RN (DFFR_X1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   37.07    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.64    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.55    0.03    0.05    0.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.74    0.02    0.04    0.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   33.88    0.02    0.04    0.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.52    0.02    0.04    0.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.76    0.04    0.06    0.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.32 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.65    0.02    0.04    0.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_34__f_clk_i/A (BUF_X4)
    13   95.64    0.05    0.08    0.44 ^ clkbuf_6_34__f_clk_i/Z (BUF_X4)
                                         clknet_6_34__leaf_clk_i (net)
                  0.06    0.00    0.44 ^ clkbuf_leaf_212_clk_i/A (BUF_X4)
    30   46.61    0.03    0.05    0.49 ^ clkbuf_leaf_212_clk_i/Z (BUF_X4)
                                         clknet_leaf_212_clk_i (net)
                  0.03    0.00    0.49 ^ i_perf_counters/_11753_/CK (DFFR_X1)
                          0.00    0.49   clock reconvergence pessimism
                          0.26    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: hart_id_i[12] (input port clocked by core_clock)
Endpoint: csr_regfile_i/_17548_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1    1.79    0.00    0.00    0.00 ^ hart_id_i[12] (in)
                                         hart_id_i[12] (net)
                  0.00    0.00    0.00 ^ hold1566/A (CLKBUF_X1)
     1    1.92    0.01    0.03    0.03 ^ hold1566/Z (CLKBUF_X1)
                                         net13732 (net)
                  0.01    0.00    0.03 ^ input147/A (CLKBUF_X3)
     1   12.18    0.01    0.04    0.06 ^ input147/Z (CLKBUF_X3)
                                         net147 (net)
                  0.01    0.00    0.07 ^ hold1567/A (CLKBUF_X1)
     1   12.82    0.03    0.06    0.12 ^ hold1567/Z (CLKBUF_X1)
                                         net13733 (net)
                  0.03    0.00    0.13 ^ csr_regfile_i/_09640_/B2 (OAI21_X1)
     1    1.04    0.01    0.02    0.15 v csr_regfile_i/_09640_/ZN (OAI21_X1)
                                         csr_regfile_i/_04341_ (net)
                  0.01    0.00    0.15 v hold1568/A (CLKBUF_X1)
     1    3.54    0.01    0.03    0.18 v hold1568/Z (CLKBUF_X1)
                                         net13734 (net)
                  0.01    0.00    0.18 v csr_regfile_i/_09642_/B1 (AOI221_X2)
     1    2.01    0.02    0.05    0.23 ^ csr_regfile_i/_09642_/ZN (AOI221_X2)
                                         csr_regfile_i/_04343_ (net)
                  0.02    0.00    0.23 ^ hold1569/A (CLKBUF_X1)
     1    4.42    0.01    0.04    0.27 ^ hold1569/Z (CLKBUF_X1)
                                         net13735 (net)
                  0.01    0.00    0.27 ^ csr_regfile_i/_09660_/B1 (AOI221_X2)
     1    3.82    0.01    0.02    0.29 v csr_regfile_i/_09660_/ZN (AOI221_X2)
                                         csr_regfile_i/_04361_ (net)
                  0.01    0.00    0.29 v hold1570/A (CLKBUF_X1)
     1    6.17    0.02    0.04    0.34 v hold1570/Z (CLKBUF_X1)
                                         net13736 (net)
                  0.02    0.00    0.34 v csr_regfile_i/_09661_/B2 (OAI221_X2)
     2    3.04    0.01    0.05    0.39 ^ csr_regfile_i/_09661_/ZN (OAI221_X2)
                                         csr_regfile_i/_04362_ (net)
                  0.01    0.00    0.39 ^ hold1571/A (CLKBUF_X1)
     1    6.97    0.02    0.04    0.43 ^ hold1571/Z (CLKBUF_X1)
                                         net13737 (net)
                  0.02    0.00    0.43 ^ csr_regfile_i/_11493_/B2 (AOI21_X4)
    16   81.20    0.02    0.05    0.48 v csr_regfile_i/_11493_/ZN (AOI21_X4)
                                         csr_regfile_i/_06041_ (net)
                  0.02    0.00    0.48 v csr_regfile_i/_15994_/B2 (OAI21_X1)
     1    1.33    0.01    0.03    0.52 ^ csr_regfile_i/_15994_/ZN (OAI21_X1)
                                         csr_regfile_i/_01415_ (net)
                  0.01    0.00    0.52 ^ csr_regfile_i/_17548_/D (DFFR_X1)
                                  0.52   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   37.07    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.64    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.55    0.03    0.05    0.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.74    0.02    0.04    0.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   33.88    0.02    0.04    0.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.52    0.02    0.04    0.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.76    0.04    0.06    0.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.32 ^ clkbuf_5_16_0_clk_i/A (BUF_X4)
     2   26.05    0.02    0.04    0.36 ^ clkbuf_5_16_0_clk_i/Z (BUF_X4)
                                         clknet_5_16_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_33__f_clk_i/A (BUF_X4)
    16  117.39    0.07    0.09    0.45 ^ clkbuf_6_33__f_clk_i/Z (BUF_X4)
                                         clknet_6_33__leaf_clk_i (net)
                  0.07    0.00    0.45 ^ clkbuf_leaf_168_clk_i/A (BUF_X4)
    30   43.48    0.03    0.05    0.50 ^ clkbuf_leaf_168_clk_i/Z (BUF_X4)
                                         clknet_leaf_168_clk_i (net)
                  0.03    0.00    0.51 ^ csr_regfile_i/_17548_/CK (DFFR_X1)
                          0.00    0.51   clock reconvergence pessimism
                          0.01    0.52   library hold time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_stage_i/lsu_i/i_mmu/i_itlb/_10767_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1    1.78    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ hold11/A (CLKBUF_X1)
     1    0.83    0.01    0.02    0.02 ^ hold11/Z (CLKBUF_X1)
                                         net12177 (net)
                  0.01    0.00    0.02 ^ hold5/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.05 ^ hold5/Z (CLKBUF_X1)
                                         net12171 (net)
                  0.01    0.00    0.05 ^ hold12/A (CLKBUF_X1)
     1    0.91    0.01    0.03    0.07 ^ hold12/Z (CLKBUF_X1)
                                         net12178 (net)
                  0.01    0.00    0.07 ^ hold2/A (CLKBUF_X1)
     1    0.91    0.01    0.03    0.10 ^ hold2/Z (CLKBUF_X1)
                                         net12168 (net)
                  0.01    0.00    0.10 ^ hold13/A (CLKBUF_X1)
     1    0.83    0.01    0.03    0.12 ^ hold13/Z (CLKBUF_X1)
                                         net12179 (net)
                  0.01    0.00    0.12 ^ hold6/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.15 ^ hold6/Z (CLKBUF_X1)
                                         net12172 (net)
                  0.01    0.00    0.15 ^ hold14/A (CLKBUF_X1)
     1   12.54    0.03    0.06    0.20 ^ hold14/Z (CLKBUF_X1)
                                         net12180 (net)
                  0.03    0.00    0.20 ^ input211/A (BUF_X16)
     1    0.94    0.00    0.02    0.23 ^ input211/Z (BUF_X16)
                                         net211 (net)
                  0.00    0.00    0.23 ^ hold15/A (CLKBUF_X1)
     1    0.79    0.01    0.02    0.25 ^ hold15/Z (CLKBUF_X1)
                                         net12181 (net)
                  0.01    0.00    0.25 ^ hold7/A (CLKBUF_X1)
     1    0.85    0.01    0.03    0.27 ^ hold7/Z (CLKBUF_X1)
                                         net12173 (net)
                  0.01    0.00    0.27 ^ hold16/A (CLKBUF_X1)
     1    0.88    0.01    0.03    0.30 ^ hold16/Z (CLKBUF_X1)
                                         net12182 (net)
                  0.01    0.00    0.30 ^ hold3/A (CLKBUF_X1)
     1    0.90    0.01    0.03    0.33 ^ hold3/Z (CLKBUF_X1)
                                         net12169 (net)
                  0.01    0.00    0.33 ^ hold17/A (CLKBUF_X1)
     1    0.83    0.01    0.03    0.35 ^ hold17/Z (CLKBUF_X1)
                                         net12183 (net)
                  0.01    0.00    0.35 ^ hold8/A (CLKBUF_X1)
     1    0.81    0.01    0.02    0.38 ^ hold8/Z (CLKBUF_X1)
                                         net12174 (net)
                  0.01    0.00    0.38 ^ hold18/A (CLKBUF_X1)
     1   26.84    0.06    0.09    0.46 ^ hold18/Z (CLKBUF_X1)
                                         net12184 (net)
                  0.06    0.00    0.46 ^ wire5535/A (BUF_X32)
     1    2.82    0.01    0.03    0.49 ^ wire5535/Z (BUF_X32)
                                         net5535 (net)
                  0.01    0.00    0.49 ^ hold19/A (CLKBUF_X1)
     1    2.65    0.01    0.03    0.52 ^ hold19/Z (CLKBUF_X1)
                                         net12185 (net)
                  0.01    0.00    0.52 ^ hold9/A (CLKBUF_X1)
     1    2.73    0.01    0.03    0.55 ^ hold9/Z (CLKBUF_X1)
                                         net12175 (net)
                  0.01    0.00    0.55 ^ hold20/A (CLKBUF_X1)
     1   28.49    0.06    0.09    0.65 ^ hold20/Z (CLKBUF_X1)
                                         net12186 (net)
                  0.06    0.00    0.65 ^ hold4/A (BUF_X32)
     1    1.20    0.01    0.03    0.67 ^ hold4/Z (BUF_X32)
                                         net12170 (net)
                  0.01    0.00    0.67 ^ hold21/A (CLKBUF_X1)
     1   26.95    0.06    0.09    0.76 ^ hold21/Z (CLKBUF_X1)
                                         net12187 (net)
                  0.06    0.00    0.76 ^ hold10/A (BUF_X32)
   104  376.17    0.02    0.04    0.80 ^ hold10/Z (BUF_X32)
                                         net12176 (net)
                  0.03    0.02    0.82 ^ wire5442/A (BUF_X32)
   109  316.84    0.01    0.03    0.85 ^ wire5442/Z (BUF_X32)
                                         net5442 (net)
                  0.06    0.05    0.89 ^ max_length5441/A (BUF_X32)
    91  296.88    0.01    0.03    0.92 ^ max_length5441/Z (BUF_X32)
                                         net5441 (net)
                  0.04    0.03    0.96 ^ max_length5434/A (BUF_X32)
    79  220.94    0.01    0.03    0.99 ^ max_length5434/Z (BUF_X32)
                                         net5434 (net)
                  0.04    0.03    1.02 ^ max_length5433/A (BUF_X32)
    77  232.65    0.01    0.03    1.05 ^ max_length5433/Z (BUF_X32)
                                         net5433 (net)
                  0.01    0.00    1.05 ^ max_length5432/A (BUF_X32)
    89  240.29    0.01    0.02    1.08 ^ max_length5432/Z (BUF_X32)
                                         net5432 (net)
                  0.05    0.04    1.11 ^ max_length5431/A (BUF_X32)
   126  376.45    0.01    0.03    1.14 ^ max_length5431/Z (BUF_X32)
                                         net5431 (net)
                  0.16    0.13    1.27 ^ max_length5428/A (BUF_X32)
   115  335.19    0.02    0.04    1.31 ^ max_length5428/Z (BUF_X32)
                                         net5428 (net)
                  0.08    0.06    1.37 ^ max_length5422/A (BUF_X32)
   120  349.97    0.01    0.03    1.41 ^ max_length5422/Z (BUF_X32)
                                         net5422 (net)
                  0.07    0.05    1.46 ^ wire5421/A (BUF_X32)
   114  328.87    0.01    0.03    1.49 ^ wire5421/Z (BUF_X32)
                                         net5421 (net)
                  0.13    0.11    1.60 ^ max_length5410/A (BUF_X32)
   104  307.88    0.01    0.03    1.64 ^ max_length5410/Z (BUF_X32)
                                         net5410 (net)
                  0.07    0.05    1.69 ^ max_length5408/A (BUF_X32)
    75  257.85    0.01    0.03    1.72 ^ max_length5408/Z (BUF_X32)
                                         net5408 (net)
                  0.05    0.04    1.77 ^ max_length5406/A (BUF_X32)
    80  215.12    0.01    0.03    1.80 ^ max_length5406/Z (BUF_X32)
                                         net5406 (net)
                  0.04    0.03    1.82 ^ max_length5405/A (BUF_X32)
   110  326.56    0.01    0.03    1.86 ^ max_length5405/Z (BUF_X32)
                                         net5405 (net)
                  0.05    0.04    1.89 ^ max_length5401/A (BUF_X32)
   114  287.68    0.01    0.03    1.92 ^ max_length5401/Z (BUF_X32)
                                         net5401 (net)
                  0.06    0.05    1.97 ^ max_length5400/A (BUF_X32)
   119  328.78    0.01    0.03    2.01 ^ max_length5400/Z (BUF_X32)
                                         net5400 (net)
                  0.06    0.05    2.06 ^ max_length5398/A (BUF_X32)
   120  300.41    0.01    0.03    2.09 ^ max_length5398/Z (BUF_X32)
                                         net5398 (net)
                  0.05    0.04    2.13 ^ wire5397/A (BUF_X32)
   117  265.57    0.01    0.03    2.16 ^ wire5397/Z (BUF_X32)
                                         net5397 (net)
                  0.06    0.05    2.21 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10767_/RN (DFFR_X1)
                                  2.21   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1   37.07    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    6.01 ^ wire1/A (BUF_X8)
     1   71.64    0.02    0.03    6.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    6.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.55    0.03    0.05    6.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.12 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   32.80    0.02    0.04    6.16 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.02    0.01    6.17 ^ clkbuf_2_1_0_clk_i/A (BUF_X4)
     1   33.74    0.02    0.04    6.20 ^ clkbuf_2_1_0_clk_i/Z (BUF_X4)
                                         clknet_2_1_0_clk_i (net)
                  0.02    0.01    6.21 ^ clkbuf_2_1_1_clk_i/A (BUF_X4)
     2   43.41    0.03    0.05    6.26 ^ clkbuf_2_1_1_clk_i/Z (BUF_X4)
                                         clknet_2_1_1_clk_i (net)
                  0.03    0.00    6.26 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
     4   67.47    0.04    0.06    6.32 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
                                         clknet_3_2_0_clk_i (net)
                  0.04    0.00    6.32 ^ clkbuf_5_10_0_clk_i/A (BUF_X4)
     2   24.52    0.02    0.04    6.36 ^ clkbuf_5_10_0_clk_i/Z (BUF_X4)
                                         clknet_5_10_0_clk_i (net)
                  0.02    0.00    6.36 ^ clkbuf_6_20__f_clk_i/A (BUF_X4)
     8   87.07    0.05    0.07    6.43 ^ clkbuf_6_20__f_clk_i/Z (BUF_X4)
                                         clknet_6_20__leaf_clk_i (net)
                  0.05    0.01    6.44 ^ clkbuf_leaf_626_clk_i/A (BUF_X4)
    23   33.77    0.02    0.04    6.48 ^ clkbuf_leaf_626_clk_i/Z (BUF_X4)
                                         clknet_leaf_626_clk_i (net)
                  0.02    0.00    6.48 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10767_/CK (DFFR_X1)
                          0.00    6.48   clock reconvergence pessimism
                          0.05    6.54   library recovery time
                                  6.54   data required time
-----------------------------------------------------------------------------
                                  6.54   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: issue_stage_i/i_scoreboard/_57557_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_59880_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   37.07    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.64    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.55    0.03    0.05    0.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.74    0.02    0.04    0.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   33.88    0.02    0.04    0.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.52    0.02    0.04    0.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.76    0.04    0.06    0.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.32 ^ clkbuf_5_18_0_clk_i/A (BUF_X4)
     2   23.70    0.02    0.04    0.36 ^ clkbuf_5_18_0_clk_i/Z (BUF_X4)
                                         clknet_5_18_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_37__f_clk_i/A (BUF_X4)
    12   85.77    0.05    0.07    0.43 ^ clkbuf_6_37__f_clk_i/Z (BUF_X4)
                                         clknet_6_37__leaf_clk_i (net)
                  0.05    0.00    0.43 ^ clkbuf_leaf_124_clk_i/A (BUF_X4)
    30   45.24    0.03    0.05    0.48 ^ clkbuf_leaf_124_clk_i/Z (BUF_X4)
                                         clknet_leaf_124_clk_i (net)
                  0.03    0.00    0.48 ^ issue_stage_i/i_scoreboard/_57557_/CK (DFFR_X2)
     4   14.72    0.02    0.15    0.63 ^ issue_stage_i/i_scoreboard/_57557_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/N68 (net)
                  0.02    0.00    0.63 ^ issue_stage_i/i_scoreboard/_57550_/A (HA_X1)
     5   36.34    0.08    0.12    0.75 ^ issue_stage_i/i_scoreboard/_57550_/CO (HA_X1)
                                         issue_stage_i/i_scoreboard/_28617_ (net)
                  0.08    0.00    0.75 ^ issue_stage_i/i_scoreboard/_28644_/A2 (AND2_X4)
    31  133.84    0.07    0.11    0.86 ^ issue_stage_i/i_scoreboard/_28644_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_24212_ (net)
                  0.07    0.00    0.86 ^ wire4028/A (BUF_X16)
    52  194.41    0.02    0.04    0.90 ^ wire4028/Z (BUF_X16)
                                         net4028 (net)
                  0.02    0.01    0.91 ^ max_length4025/A (BUF_X32)
    65  190.99    0.01    0.03    0.94 ^ max_length4025/Z (BUF_X32)
                                         net4025 (net)
                  0.06    0.05    0.98 ^ max_length4024/A (BUF_X32)
    49  137.12    0.01    0.03    1.01 ^ max_length4024/Z (BUF_X32)
                                         net4024 (net)
                  0.01    0.01    1.02 ^ issue_stage_i/i_scoreboard/_29596_/A (AOI21_X1)
     1    1.64    0.01    0.01    1.03 v issue_stage_i/i_scoreboard/_29596_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25087_ (net)
                  0.01    0.00    1.03 v issue_stage_i/i_scoreboard/_29597_/A (AOI21_X1)
     1    2.19    0.02    0.04    1.07 ^ issue_stage_i/i_scoreboard/_29597_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25088_ (net)
                  0.02    0.00    1.07 ^ issue_stage_i/i_scoreboard/_29598_/B1 (OAI21_X1)
     1    1.08    0.01    0.02    1.09 v issue_stage_i/i_scoreboard/_29598_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25089_ (net)
                  0.01    0.00    1.09 v issue_stage_i/i_scoreboard/_29599_/A (MUX2_X1)
     1    1.29    0.01    0.06    1.14 v issue_stage_i/i_scoreboard/_29599_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25090_ (net)
                  0.01    0.00    1.14 v issue_stage_i/i_scoreboard/_29600_/B (MUX2_X1)
     1    1.14    0.01    0.06    1.20 v issue_stage_i/i_scoreboard/_29600_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25091_ (net)
                  0.01    0.00    1.20 v issue_stage_i/i_scoreboard/_29601_/B (MUX2_X1)
     1    1.66    0.01    0.06    1.26 v issue_stage_i/i_scoreboard/_29601_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25092_ (net)
                  0.01    0.00    1.26 v issue_stage_i/i_scoreboard/_29602_/B (MUX2_X2)
     7   24.28    0.02    0.08    1.34 v issue_stage_i/i_scoreboard/_29602_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[284] (net)
                  0.02    0.00    1.34 v _2626_/A2 (NAND2_X1)
     1    1.85    0.01    0.02    1.36 ^ _2626_/ZN (NAND2_X1)
                                         _0358_ (net)
                  0.01    0.00    1.36 ^ _2627_/A3 (NAND3_X1)
     1    3.62    0.02    0.03    1.39 v _2627_/ZN (NAND3_X1)
                                         _0359_ (net)
                  0.02    0.00    1.39 v _2628_/A4 (NOR4_X2)
     1    6.59    0.06    0.10    1.48 ^ _2628_/ZN (NOR4_X2)
                                         _0360_ (net)
                  0.06    0.00    1.48 ^ _2634_/A (AOI21_X4)
     5   18.13    0.02    0.03    1.51 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.51 v _2648_/A2 (NOR2_X2)
     3   16.96    0.05    0.07    1.58 ^ _2648_/ZN (NOR2_X2)
                                         _0378_ (net)
                  0.05    0.00    1.58 ^ _2651_/B1 (OAI21_X4)
     7   30.83    0.02    0.04    1.62 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.02    0.00    1.62 v hold1284/A (CLKBUF_X1)
     4   21.42    0.05    0.09    1.71 v hold1284/Z (CLKBUF_X1)
                                         net13450 (net)
                  0.05    0.00    1.71 v _2966_/A1 (NOR2_X4)
     7   45.86    0.06    0.09    1.80 ^ _2966_/ZN (NOR2_X4)
                                         _0558_ (net)
                  0.06    0.00    1.80 ^ _3189_/A2 (AND2_X4)
     7   30.35    0.02    0.05    1.85 ^ _3189_/ZN (AND2_X4)
                                         commit_stage_i.csr_op_o[5] (net)
                  0.02    0.00    1.86 ^ csr_regfile_i/_09113_/A1 (AND2_X2)
     4   22.17    0.03    0.06    1.91 ^ csr_regfile_i/_09113_/ZN (AND2_X2)
                                         csr_regfile_i/_03824_ (net)
                  0.03    0.00    1.91 ^ csr_regfile_i/_11285_/A (AOI21_X4)
     4   19.37    0.02    0.02    1.94 v csr_regfile_i/_11285_/ZN (AOI21_X4)
                                         csr_regfile_i/_05846_ (net)
                  0.02    0.00    1.94 v csr_regfile_i/_14356_/A3 (NOR3_X1)
     2    4.85    0.05    0.08    2.02 ^ csr_regfile_i/_14356_/ZN (NOR3_X1)
                                         csr_regfile_i/_01912_ (net)
                  0.05    0.00    2.02 ^ csr_regfile_i/_14359_/A3 (NAND4_X1)
     1    1.25    0.02    0.03    2.05 v csr_regfile_i/_14359_/ZN (NAND4_X1)
                                         csr_regfile_i/_01915_ (net)
                  0.02    0.00    2.05 v csr_regfile_i/_14360_/A2 (OR2_X1)
     1    6.71    0.01    0.06    2.11 v csr_regfile_i/_14360_/ZN (OR2_X1)
                                         csr_regfile_i/_01916_ (net)
                  0.01    0.00    2.11 v csr_regfile_i/_14361_/B2 (AOI21_X4)
     6   29.51    0.05    0.06    2.18 ^ csr_regfile_i/_14361_/ZN (AOI21_X4)
                                         csr_regfile_i/_01917_ (net)
                  0.05    0.00    2.18 ^ csr_regfile_i/_14373_/A (INV_X1)
     2    4.56    0.01    0.02    2.20 v csr_regfile_i/_14373_/ZN (INV_X1)
                                         csr_regfile_i/_01927_ (net)
                  0.01    0.00    2.20 v csr_regfile_i/_15282_/A (OAI21_X2)
     2    9.08    0.03    0.03    2.23 ^ csr_regfile_i/_15282_/ZN (OAI21_X2)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.03    0.00    2.23 ^ _2662_/A1 (NAND3_X2)
     3    8.52    0.02    0.03    2.26 v _2662_/ZN (NAND3_X2)
                                         _0390_ (net)
                  0.02    0.00    2.26 v _2786_/A2 (AND2_X4)
    63  125.04    0.02    0.05    2.31 v _2786_/ZN (AND2_X4)
                                         _0446_ (net)
                  0.05    0.04    2.35 v _2850_/A2 (AOI22_X1)
     1    2.17    0.03    0.06    2.41 ^ _2850_/ZN (AOI22_X1)
                                         _0485_ (net)
                  0.03    0.00    2.41 ^ _2851_/A2 (NOR2_X1)
     3    7.41    0.02    0.02    2.43 v _2851_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[90] (net)
                  0.02    0.00    2.43 v csr_regfile_i/_14549_/A4 (NOR4_X1)
     1    4.00    0.06    0.11    2.54 ^ csr_regfile_i/_14549_/ZN (NOR4_X1)
                                         csr_regfile_i/_02038_ (net)
                  0.06    0.00    2.54 ^ csr_regfile_i/_14550_/A4 (NAND4_X2)
     1    7.02    0.03    0.04    2.58 v csr_regfile_i/_14550_/ZN (NAND4_X2)
                                         csr_regfile_i/_02039_ (net)
                  0.03    0.00    2.58 v csr_regfile_i/_14551_/A4 (NOR4_X4)
     2   19.39    0.07    0.12    2.70 ^ csr_regfile_i/_14551_/ZN (NOR4_X4)
                                         csr_regfile_i/_02040_ (net)
                  0.07    0.01    2.71 ^ csr_regfile_i/_14565_/A2 (NAND2_X2)
     2   13.44    0.02    0.04    2.75 v csr_regfile_i/_14565_/ZN (NAND2_X2)
                                         csr_regfile_i/_02053_ (net)
                  0.02    0.00    2.75 v csr_regfile_i/_14566_/A (INV_X1)
     2    3.56    0.01    0.02    2.77 ^ csr_regfile_i/_14566_/ZN (INV_X1)
                                         csr_regfile_i/_02054_ (net)
                  0.01    0.00    2.77 ^ csr_regfile_i/_15272_/A1 (NAND2_X1)
     1    1.68    0.01    0.01    2.79 v csr_regfile_i/_15272_/ZN (NAND2_X1)
                                         csr_regfile_i/_02656_ (net)
                  0.01    0.00    2.79 v csr_regfile_i/_15273_/A3 (NAND3_X1)
     2    3.54    0.02    0.02    2.81 ^ csr_regfile_i/_15273_/ZN (NAND3_X1)
                                         csr_regfile_i/_02657_ (net)
                  0.02    0.00    2.81 ^ csr_regfile_i/_15425_/A2 (NAND2_X1)
     1    5.75    0.02    0.02    2.84 v csr_regfile_i/_15425_/ZN (NAND2_X1)
                                         csr_regfile_i/_02742_ (net)
                  0.02    0.00    2.84 v csr_regfile_i/_15426_/A (OAI21_X4)
    17   84.64    0.09    0.05    2.89 ^ csr_regfile_i/_15426_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.10    0.02    2.91 ^ _2673_/A2 (NOR3_X1)
     1    5.88    0.03    0.03    2.94 v _2673_/ZN (NOR3_X1)
                                         _0400_ (net)
                  0.03    0.00    2.94 v _2674_/A2 (NAND2_X4)
    55  228.89    0.08    0.09    3.03 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.12    0.06    3.08 ^ ex_stage_i/i_mult/_5338_/B2 (OAI21_X4)
    37   97.90    0.06    0.09    3.18 v ex_stage_i/i_mult/_5338_/ZN (OAI21_X4)
                                         ex_stage_i/mult_valid (net)
                  0.07    0.01    3.19 v ex_stage_i/_6130_/A1 (AND2_X4)
    32  109.30    0.03    0.08    3.27 v ex_stage_i/_6130_/ZN (AND2_X4)
                                         ex_stage_i/_1221_ (net)
                  0.03    0.02    3.28 v ex_stage_i/_7561_/S (MUX2_X2)
    31   91.40    0.10    0.16    3.45 ^ ex_stage_i/_7561_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.10    0.02    3.47 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.09    0.01    0.06    3.53 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    3.53 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    1.95    0.01    0.06    3.59 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.59 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X1)
     1    1.36    0.05    0.05    3.64 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X1)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.05    0.00    3.64 ^ issue_stage_i/i_scoreboard/_54157_/A1 (AND2_X1)
     3    9.65    0.02    0.06    3.70 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.02    0.00    3.70 ^ issue_stage_i/i_scoreboard/_54177_/B (XNOR2_X1)
     2    3.42    0.03    0.05    3.75 ^ issue_stage_i/i_scoreboard/_54177_/ZN (XNOR2_X1)
                                         issue_stage_i/i_scoreboard/_21781_ (net)
                  0.03    0.00    3.75 ^ issue_stage_i/i_scoreboard/_54197_/A2 (NAND2_X1)
     2    4.70    0.01    0.02    3.78 v issue_stage_i/i_scoreboard/_54197_/ZN (NAND2_X1)
                                         issue_stage_i/i_scoreboard/_21800_ (net)
                  0.01    0.00    3.78 v issue_stage_i/i_scoreboard/_54199_/A2 (OR4_X4)
     5   25.95    0.02    0.11    3.88 v issue_stage_i/i_scoreboard/_54199_/ZN (OR4_X4)
                                         issue_stage_i/i_scoreboard/_21802_ (net)
                  0.02    0.01    3.89 v issue_stage_i/i_scoreboard/_54251_/B2 (OAI21_X2)
     2   10.31    0.03    0.05    3.94 ^ issue_stage_i/i_scoreboard/_54251_/ZN (OAI21_X2)
                                         issue_stage_i/i_scoreboard/_21854_ (net)
                  0.03    0.00    3.94 ^ issue_stage_i/i_scoreboard/_54539_/A2 (NAND2_X4)
     6   31.46    0.02    0.03    3.97 v issue_stage_i/i_scoreboard/_54539_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22131_ (net)
                  0.02    0.01    3.98 v issue_stage_i/i_scoreboard/_54540_/A2 (NAND2_X4)
    10   50.67    0.04    0.04    4.02 ^ issue_stage_i/i_scoreboard/_54540_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22132_ (net)
                  0.04    0.01    4.03 ^ issue_stage_i/i_scoreboard/_56537_/B1 (AOI21_X2)
     1    6.60    0.02    0.03    4.06 v issue_stage_i/i_scoreboard/_56537_/ZN (AOI21_X2)
                                         issue_stage_i/i_scoreboard/_24009_ (net)
                  0.02    0.00    4.06 v issue_stage_i/i_scoreboard/_56538_/B2 (AOI22_X4)
    18   87.09    0.11    0.15    4.21 ^ issue_stage_i/i_scoreboard/_56538_/ZN (AOI22_X4)
                                         issue_stage_i/rs2_valid_iro_sb (net)
                  0.11    0.00    4.21 ^ issue_stage_i/i_issue_read_operands/_4380_/A1 (NOR2_X1)
     2    7.44    0.03    0.03    4.24 v issue_stage_i/i_issue_read_operands/_4380_/ZN (NOR2_X1)
                                         issue_stage_i/i_issue_read_operands/_1535_ (net)
                  0.03    0.00    4.24 v issue_stage_i/i_issue_read_operands/_4846_/B1 (AOI21_X4)
    12   22.60    0.04    0.06    4.30 ^ issue_stage_i/i_issue_read_operands/_4846_/ZN (AOI21_X4)
                                         issue_stage_i/i_issue_read_operands/_2001_ (net)
                  0.04    0.00    4.30 ^ issue_stage_i/i_issue_read_operands/_4849_/A1 (NAND2_X1)
     1    5.99    0.02    0.03    4.33 v issue_stage_i/i_issue_read_operands/_4849_/ZN (NAND2_X1)
                                         issue_stage_i/i_issue_read_operands/_2004_ (net)
                  0.02    0.00    4.33 v issue_stage_i/i_issue_read_operands/_4850_/A3 (NOR3_X4)
     3   22.13    0.05    0.08    4.41 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.05    0.01    4.42 ^ issue_stage_i/i_scoreboard/_36825_/A1 (AND2_X4)
    11   58.14    0.03    0.07    4.49 ^ issue_stage_i/i_scoreboard/_36825_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_06793_ (net)
                  0.03    0.00    4.49 ^ issue_stage_i/i_scoreboard/_36862_/A3 (NAND4_X4)
    52  189.10    0.10    0.11    4.61 v issue_stage_i/i_scoreboard/_36862_/ZN (NAND4_X4)
                                         issue_stage_i/i_scoreboard/_06821_ (net)
                  0.10    0.01    4.61 v issue_stage_i/i_scoreboard/_36956_/A2 (AND2_X1)
     5   11.57    0.02    0.08    4.69 v issue_stage_i/i_scoreboard/_36956_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_06895_ (net)
                  0.02    0.00    4.69 v issue_stage_i/i_scoreboard/_36999_/B2 (AOI21_X1)
     1    1.82    0.03    0.03    4.73 ^ issue_stage_i/i_scoreboard/_36999_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_06938_ (net)
                  0.03    0.00    4.73 ^ issue_stage_i/i_scoreboard/_37001_/B1 (OAI21_X1)
     1    3.12    0.01    0.02    4.75 v issue_stage_i/i_scoreboard/_37001_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_06940_ (net)
                  0.01    0.00    4.75 v issue_stage_i/i_scoreboard/_37002_/C2 (AOI221_X2)
     6   23.75    0.11    0.14    4.89 ^ issue_stage_i/i_scoreboard/_37002_/ZN (AOI221_X2)
                                         issue_stage_i/i_scoreboard/_06941_ (net)
                  0.11    0.00    4.89 ^ issue_stage_i/i_scoreboard/_47232_/A2 (AND2_X4)
     2   56.08    0.03    0.08    4.96 ^ issue_stage_i/i_scoreboard/_47232_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_15635_ (net)
                  0.03    0.00    4.96 ^ issue_stage_i/i_scoreboard/_47233_/A (INV_X32)
   125  449.71    0.01    0.01    4.98 v issue_stage_i/i_scoreboard/_47233_/ZN (INV_X32)
                                         issue_stage_i/i_scoreboard/_15636_ (net)
                  0.32    0.26    5.24 v issue_stage_i/i_scoreboard/_47771_/A2 (NOR2_X4)
    13   65.03    0.11    0.21    5.45 ^ issue_stage_i/i_scoreboard/_47771_/ZN (NOR2_X4)
                                         issue_stage_i/i_scoreboard/_16046_ (net)
                  0.11    0.01    5.46 ^ wire459/A (BUF_X16)
    30  105.30    0.02    0.04    5.50 ^ wire459/Z (BUF_X16)
                                         net459 (net)
                  0.03    0.02    5.52 ^ issue_stage_i/i_scoreboard/_47828_/B1 (AOI21_X1)
     1    1.55    0.03    0.02    5.54 v issue_stage_i/i_scoreboard/_47828_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_16097_ (net)
                  0.03    0.00    5.54 v issue_stage_i/i_scoreboard/_47834_/B1 (AOI21_X1)
     1    1.24    0.02    0.03    5.57 ^ issue_stage_i/i_scoreboard/_47834_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[2318] (net)
                  0.02    0.00    5.57 ^ issue_stage_i/i_scoreboard/_59880_/D (DFFR_X1)
                                  5.57   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1   37.07    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    6.01 ^ wire1/A (BUF_X8)
     1   71.64    0.02    0.03    6.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    6.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.55    0.03    0.05    6.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.74    0.02    0.04    6.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    6.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   33.88    0.02    0.04    6.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    6.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.52    0.02    0.04    6.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    6.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.76    0.04    0.06    6.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    6.32 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.65    0.02    0.04    6.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    6.36 ^ clkbuf_6_35__f_clk_i/A (BUF_X4)
    10   73.94    0.04    0.06    6.42 ^ clkbuf_6_35__f_clk_i/Z (BUF_X4)
                                         clknet_6_35__leaf_clk_i (net)
                  0.04    0.00    6.43 ^ clkbuf_leaf_161_clk_i/A (BUF_X4)
    30   46.05    0.03    0.05    6.48 ^ clkbuf_leaf_161_clk_i/Z (BUF_X4)
                                         clknet_leaf_161_clk_i (net)
                  0.03    0.00    6.48 ^ issue_stage_i/i_scoreboard/_59880_/CK (DFFR_X1)
                          0.00    6.48   clock reconvergence pessimism
                         -0.03    6.44   library setup time
                                  6.44   data required time
-----------------------------------------------------------------------------
                                  6.44   data required time
                                 -5.57   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_stage_i/lsu_i/i_mmu/i_itlb/_10767_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00 ^ input external delay
     1    1.78    0.00    0.00    0.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.00 ^ hold11/A (CLKBUF_X1)
     1    0.83    0.01    0.02    0.02 ^ hold11/Z (CLKBUF_X1)
                                         net12177 (net)
                  0.01    0.00    0.02 ^ hold5/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.05 ^ hold5/Z (CLKBUF_X1)
                                         net12171 (net)
                  0.01    0.00    0.05 ^ hold12/A (CLKBUF_X1)
     1    0.91    0.01    0.03    0.07 ^ hold12/Z (CLKBUF_X1)
                                         net12178 (net)
                  0.01    0.00    0.07 ^ hold2/A (CLKBUF_X1)
     1    0.91    0.01    0.03    0.10 ^ hold2/Z (CLKBUF_X1)
                                         net12168 (net)
                  0.01    0.00    0.10 ^ hold13/A (CLKBUF_X1)
     1    0.83    0.01    0.03    0.12 ^ hold13/Z (CLKBUF_X1)
                                         net12179 (net)
                  0.01    0.00    0.12 ^ hold6/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.15 ^ hold6/Z (CLKBUF_X1)
                                         net12172 (net)
                  0.01    0.00    0.15 ^ hold14/A (CLKBUF_X1)
     1   12.54    0.03    0.06    0.20 ^ hold14/Z (CLKBUF_X1)
                                         net12180 (net)
                  0.03    0.00    0.20 ^ input211/A (BUF_X16)
     1    0.94    0.00    0.02    0.23 ^ input211/Z (BUF_X16)
                                         net211 (net)
                  0.00    0.00    0.23 ^ hold15/A (CLKBUF_X1)
     1    0.79    0.01    0.02    0.25 ^ hold15/Z (CLKBUF_X1)
                                         net12181 (net)
                  0.01    0.00    0.25 ^ hold7/A (CLKBUF_X1)
     1    0.85    0.01    0.03    0.27 ^ hold7/Z (CLKBUF_X1)
                                         net12173 (net)
                  0.01    0.00    0.27 ^ hold16/A (CLKBUF_X1)
     1    0.88    0.01    0.03    0.30 ^ hold16/Z (CLKBUF_X1)
                                         net12182 (net)
                  0.01    0.00    0.30 ^ hold3/A (CLKBUF_X1)
     1    0.90    0.01    0.03    0.33 ^ hold3/Z (CLKBUF_X1)
                                         net12169 (net)
                  0.01    0.00    0.33 ^ hold17/A (CLKBUF_X1)
     1    0.83    0.01    0.03    0.35 ^ hold17/Z (CLKBUF_X1)
                                         net12183 (net)
                  0.01    0.00    0.35 ^ hold8/A (CLKBUF_X1)
     1    0.81    0.01    0.02    0.38 ^ hold8/Z (CLKBUF_X1)
                                         net12174 (net)
                  0.01    0.00    0.38 ^ hold18/A (CLKBUF_X1)
     1   26.84    0.06    0.09    0.46 ^ hold18/Z (CLKBUF_X1)
                                         net12184 (net)
                  0.06    0.00    0.46 ^ wire5535/A (BUF_X32)
     1    2.82    0.01    0.03    0.49 ^ wire5535/Z (BUF_X32)
                                         net5535 (net)
                  0.01    0.00    0.49 ^ hold19/A (CLKBUF_X1)
     1    2.65    0.01    0.03    0.52 ^ hold19/Z (CLKBUF_X1)
                                         net12185 (net)
                  0.01    0.00    0.52 ^ hold9/A (CLKBUF_X1)
     1    2.73    0.01    0.03    0.55 ^ hold9/Z (CLKBUF_X1)
                                         net12175 (net)
                  0.01    0.00    0.55 ^ hold20/A (CLKBUF_X1)
     1   28.49    0.06    0.09    0.65 ^ hold20/Z (CLKBUF_X1)
                                         net12186 (net)
                  0.06    0.00    0.65 ^ hold4/A (BUF_X32)
     1    1.20    0.01    0.03    0.67 ^ hold4/Z (BUF_X32)
                                         net12170 (net)
                  0.01    0.00    0.67 ^ hold21/A (CLKBUF_X1)
     1   26.95    0.06    0.09    0.76 ^ hold21/Z (CLKBUF_X1)
                                         net12187 (net)
                  0.06    0.00    0.76 ^ hold10/A (BUF_X32)
   104  376.17    0.02    0.04    0.80 ^ hold10/Z (BUF_X32)
                                         net12176 (net)
                  0.03    0.02    0.82 ^ wire5442/A (BUF_X32)
   109  316.84    0.01    0.03    0.85 ^ wire5442/Z (BUF_X32)
                                         net5442 (net)
                  0.06    0.05    0.89 ^ max_length5441/A (BUF_X32)
    91  296.88    0.01    0.03    0.92 ^ max_length5441/Z (BUF_X32)
                                         net5441 (net)
                  0.04    0.03    0.96 ^ max_length5434/A (BUF_X32)
    79  220.94    0.01    0.03    0.99 ^ max_length5434/Z (BUF_X32)
                                         net5434 (net)
                  0.04    0.03    1.02 ^ max_length5433/A (BUF_X32)
    77  232.65    0.01    0.03    1.05 ^ max_length5433/Z (BUF_X32)
                                         net5433 (net)
                  0.01    0.00    1.05 ^ max_length5432/A (BUF_X32)
    89  240.29    0.01    0.02    1.08 ^ max_length5432/Z (BUF_X32)
                                         net5432 (net)
                  0.05    0.04    1.11 ^ max_length5431/A (BUF_X32)
   126  376.45    0.01    0.03    1.14 ^ max_length5431/Z (BUF_X32)
                                         net5431 (net)
                  0.16    0.13    1.27 ^ max_length5428/A (BUF_X32)
   115  335.19    0.02    0.04    1.31 ^ max_length5428/Z (BUF_X32)
                                         net5428 (net)
                  0.08    0.06    1.37 ^ max_length5422/A (BUF_X32)
   120  349.97    0.01    0.03    1.41 ^ max_length5422/Z (BUF_X32)
                                         net5422 (net)
                  0.07    0.05    1.46 ^ wire5421/A (BUF_X32)
   114  328.87    0.01    0.03    1.49 ^ wire5421/Z (BUF_X32)
                                         net5421 (net)
                  0.13    0.11    1.60 ^ max_length5410/A (BUF_X32)
   104  307.88    0.01    0.03    1.64 ^ max_length5410/Z (BUF_X32)
                                         net5410 (net)
                  0.07    0.05    1.69 ^ max_length5408/A (BUF_X32)
    75  257.85    0.01    0.03    1.72 ^ max_length5408/Z (BUF_X32)
                                         net5408 (net)
                  0.05    0.04    1.77 ^ max_length5406/A (BUF_X32)
    80  215.12    0.01    0.03    1.80 ^ max_length5406/Z (BUF_X32)
                                         net5406 (net)
                  0.04    0.03    1.82 ^ max_length5405/A (BUF_X32)
   110  326.56    0.01    0.03    1.86 ^ max_length5405/Z (BUF_X32)
                                         net5405 (net)
                  0.05    0.04    1.89 ^ max_length5401/A (BUF_X32)
   114  287.68    0.01    0.03    1.92 ^ max_length5401/Z (BUF_X32)
                                         net5401 (net)
                  0.06    0.05    1.97 ^ max_length5400/A (BUF_X32)
   119  328.78    0.01    0.03    2.01 ^ max_length5400/Z (BUF_X32)
                                         net5400 (net)
                  0.06    0.05    2.06 ^ max_length5398/A (BUF_X32)
   120  300.41    0.01    0.03    2.09 ^ max_length5398/Z (BUF_X32)
                                         net5398 (net)
                  0.05    0.04    2.13 ^ wire5397/A (BUF_X32)
   117  265.57    0.01    0.03    2.16 ^ wire5397/Z (BUF_X32)
                                         net5397 (net)
                  0.06    0.05    2.21 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10767_/RN (DFFR_X1)
                                  2.21   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1   37.07    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    6.01 ^ wire1/A (BUF_X8)
     1   71.64    0.02    0.03    6.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    6.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.55    0.03    0.05    6.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.12 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   32.80    0.02    0.04    6.16 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.02    0.01    6.17 ^ clkbuf_2_1_0_clk_i/A (BUF_X4)
     1   33.74    0.02    0.04    6.20 ^ clkbuf_2_1_0_clk_i/Z (BUF_X4)
                                         clknet_2_1_0_clk_i (net)
                  0.02    0.01    6.21 ^ clkbuf_2_1_1_clk_i/A (BUF_X4)
     2   43.41    0.03    0.05    6.26 ^ clkbuf_2_1_1_clk_i/Z (BUF_X4)
                                         clknet_2_1_1_clk_i (net)
                  0.03    0.00    6.26 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
     4   67.47    0.04    0.06    6.32 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
                                         clknet_3_2_0_clk_i (net)
                  0.04    0.00    6.32 ^ clkbuf_5_10_0_clk_i/A (BUF_X4)
     2   24.52    0.02    0.04    6.36 ^ clkbuf_5_10_0_clk_i/Z (BUF_X4)
                                         clknet_5_10_0_clk_i (net)
                  0.02    0.00    6.36 ^ clkbuf_6_20__f_clk_i/A (BUF_X4)
     8   87.07    0.05    0.07    6.43 ^ clkbuf_6_20__f_clk_i/Z (BUF_X4)
                                         clknet_6_20__leaf_clk_i (net)
                  0.05    0.01    6.44 ^ clkbuf_leaf_626_clk_i/A (BUF_X4)
    23   33.77    0.02    0.04    6.48 ^ clkbuf_leaf_626_clk_i/Z (BUF_X4)
                                         clknet_leaf_626_clk_i (net)
                  0.02    0.00    6.48 ^ ex_stage_i/lsu_i/i_mmu/i_itlb/_10767_/CK (DFFR_X1)
                          0.00    6.48   clock reconvergence pessimism
                          0.05    6.54   library recovery time
                                  6.54   data required time
-----------------------------------------------------------------------------
                                  6.54   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: issue_stage_i/i_scoreboard/_57557_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_59880_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   37.07    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.64    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.55    0.03    0.05    0.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.74    0.02    0.04    0.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    0.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   33.88    0.02    0.04    0.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.52    0.02    0.04    0.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    0.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.76    0.04    0.06    0.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    0.32 ^ clkbuf_5_18_0_clk_i/A (BUF_X4)
     2   23.70    0.02    0.04    0.36 ^ clkbuf_5_18_0_clk_i/Z (BUF_X4)
                                         clknet_5_18_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_37__f_clk_i/A (BUF_X4)
    12   85.77    0.05    0.07    0.43 ^ clkbuf_6_37__f_clk_i/Z (BUF_X4)
                                         clknet_6_37__leaf_clk_i (net)
                  0.05    0.00    0.43 ^ clkbuf_leaf_124_clk_i/A (BUF_X4)
    30   45.24    0.03    0.05    0.48 ^ clkbuf_leaf_124_clk_i/Z (BUF_X4)
                                         clknet_leaf_124_clk_i (net)
                  0.03    0.00    0.48 ^ issue_stage_i/i_scoreboard/_57557_/CK (DFFR_X2)
     4   14.72    0.02    0.15    0.63 ^ issue_stage_i/i_scoreboard/_57557_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/N68 (net)
                  0.02    0.00    0.63 ^ issue_stage_i/i_scoreboard/_57550_/A (HA_X1)
     5   36.34    0.08    0.12    0.75 ^ issue_stage_i/i_scoreboard/_57550_/CO (HA_X1)
                                         issue_stage_i/i_scoreboard/_28617_ (net)
                  0.08    0.00    0.75 ^ issue_stage_i/i_scoreboard/_28644_/A2 (AND2_X4)
    31  133.84    0.07    0.11    0.86 ^ issue_stage_i/i_scoreboard/_28644_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_24212_ (net)
                  0.07    0.00    0.86 ^ wire4028/A (BUF_X16)
    52  194.41    0.02    0.04    0.90 ^ wire4028/Z (BUF_X16)
                                         net4028 (net)
                  0.02    0.01    0.91 ^ max_length4025/A (BUF_X32)
    65  190.99    0.01    0.03    0.94 ^ max_length4025/Z (BUF_X32)
                                         net4025 (net)
                  0.06    0.05    0.98 ^ max_length4024/A (BUF_X32)
    49  137.12    0.01    0.03    1.01 ^ max_length4024/Z (BUF_X32)
                                         net4024 (net)
                  0.01    0.01    1.02 ^ issue_stage_i/i_scoreboard/_29596_/A (AOI21_X1)
     1    1.64    0.01    0.01    1.03 v issue_stage_i/i_scoreboard/_29596_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25087_ (net)
                  0.01    0.00    1.03 v issue_stage_i/i_scoreboard/_29597_/A (AOI21_X1)
     1    2.19    0.02    0.04    1.07 ^ issue_stage_i/i_scoreboard/_29597_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25088_ (net)
                  0.02    0.00    1.07 ^ issue_stage_i/i_scoreboard/_29598_/B1 (OAI21_X1)
     1    1.08    0.01    0.02    1.09 v issue_stage_i/i_scoreboard/_29598_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25089_ (net)
                  0.01    0.00    1.09 v issue_stage_i/i_scoreboard/_29599_/A (MUX2_X1)
     1    1.29    0.01    0.06    1.14 v issue_stage_i/i_scoreboard/_29599_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25090_ (net)
                  0.01    0.00    1.14 v issue_stage_i/i_scoreboard/_29600_/B (MUX2_X1)
     1    1.14    0.01    0.06    1.20 v issue_stage_i/i_scoreboard/_29600_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25091_ (net)
                  0.01    0.00    1.20 v issue_stage_i/i_scoreboard/_29601_/B (MUX2_X1)
     1    1.66    0.01    0.06    1.26 v issue_stage_i/i_scoreboard/_29601_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25092_ (net)
                  0.01    0.00    1.26 v issue_stage_i/i_scoreboard/_29602_/B (MUX2_X2)
     7   24.28    0.02    0.08    1.34 v issue_stage_i/i_scoreboard/_29602_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[284] (net)
                  0.02    0.00    1.34 v _2626_/A2 (NAND2_X1)
     1    1.85    0.01    0.02    1.36 ^ _2626_/ZN (NAND2_X1)
                                         _0358_ (net)
                  0.01    0.00    1.36 ^ _2627_/A3 (NAND3_X1)
     1    3.62    0.02    0.03    1.39 v _2627_/ZN (NAND3_X1)
                                         _0359_ (net)
                  0.02    0.00    1.39 v _2628_/A4 (NOR4_X2)
     1    6.59    0.06    0.10    1.48 ^ _2628_/ZN (NOR4_X2)
                                         _0360_ (net)
                  0.06    0.00    1.48 ^ _2634_/A (AOI21_X4)
     5   18.13    0.02    0.03    1.51 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.51 v _2648_/A2 (NOR2_X2)
     3   16.96    0.05    0.07    1.58 ^ _2648_/ZN (NOR2_X2)
                                         _0378_ (net)
                  0.05    0.00    1.58 ^ _2651_/B1 (OAI21_X4)
     7   30.83    0.02    0.04    1.62 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.02    0.00    1.62 v hold1284/A (CLKBUF_X1)
     4   21.42    0.05    0.09    1.71 v hold1284/Z (CLKBUF_X1)
                                         net13450 (net)
                  0.05    0.00    1.71 v _2966_/A1 (NOR2_X4)
     7   45.86    0.06    0.09    1.80 ^ _2966_/ZN (NOR2_X4)
                                         _0558_ (net)
                  0.06    0.00    1.80 ^ _3189_/A2 (AND2_X4)
     7   30.35    0.02    0.05    1.85 ^ _3189_/ZN (AND2_X4)
                                         commit_stage_i.csr_op_o[5] (net)
                  0.02    0.00    1.86 ^ csr_regfile_i/_09113_/A1 (AND2_X2)
     4   22.17    0.03    0.06    1.91 ^ csr_regfile_i/_09113_/ZN (AND2_X2)
                                         csr_regfile_i/_03824_ (net)
                  0.03    0.00    1.91 ^ csr_regfile_i/_11285_/A (AOI21_X4)
     4   19.37    0.02    0.02    1.94 v csr_regfile_i/_11285_/ZN (AOI21_X4)
                                         csr_regfile_i/_05846_ (net)
                  0.02    0.00    1.94 v csr_regfile_i/_14356_/A3 (NOR3_X1)
     2    4.85    0.05    0.08    2.02 ^ csr_regfile_i/_14356_/ZN (NOR3_X1)
                                         csr_regfile_i/_01912_ (net)
                  0.05    0.00    2.02 ^ csr_regfile_i/_14359_/A3 (NAND4_X1)
     1    1.25    0.02    0.03    2.05 v csr_regfile_i/_14359_/ZN (NAND4_X1)
                                         csr_regfile_i/_01915_ (net)
                  0.02    0.00    2.05 v csr_regfile_i/_14360_/A2 (OR2_X1)
     1    6.71    0.01    0.06    2.11 v csr_regfile_i/_14360_/ZN (OR2_X1)
                                         csr_regfile_i/_01916_ (net)
                  0.01    0.00    2.11 v csr_regfile_i/_14361_/B2 (AOI21_X4)
     6   29.51    0.05    0.06    2.18 ^ csr_regfile_i/_14361_/ZN (AOI21_X4)
                                         csr_regfile_i/_01917_ (net)
                  0.05    0.00    2.18 ^ csr_regfile_i/_14373_/A (INV_X1)
     2    4.56    0.01    0.02    2.20 v csr_regfile_i/_14373_/ZN (INV_X1)
                                         csr_regfile_i/_01927_ (net)
                  0.01    0.00    2.20 v csr_regfile_i/_15282_/A (OAI21_X2)
     2    9.08    0.03    0.03    2.23 ^ csr_regfile_i/_15282_/ZN (OAI21_X2)
                                         commit_stage_i.csr_exception_i[0] (net)
                  0.03    0.00    2.23 ^ _2662_/A1 (NAND3_X2)
     3    8.52    0.02    0.03    2.26 v _2662_/ZN (NAND3_X2)
                                         _0390_ (net)
                  0.02    0.00    2.26 v _2786_/A2 (AND2_X4)
    63  125.04    0.02    0.05    2.31 v _2786_/ZN (AND2_X4)
                                         _0446_ (net)
                  0.05    0.04    2.35 v _2850_/A2 (AOI22_X1)
     1    2.17    0.03    0.06    2.41 ^ _2850_/ZN (AOI22_X1)
                                         _0485_ (net)
                  0.03    0.00    2.41 ^ _2851_/A2 (NOR2_X1)
     3    7.41    0.02    0.02    2.43 v _2851_/ZN (NOR2_X1)
                                         commit_stage_i.exception_o[90] (net)
                  0.02    0.00    2.43 v csr_regfile_i/_14549_/A4 (NOR4_X1)
     1    4.00    0.06    0.11    2.54 ^ csr_regfile_i/_14549_/ZN (NOR4_X1)
                                         csr_regfile_i/_02038_ (net)
                  0.06    0.00    2.54 ^ csr_regfile_i/_14550_/A4 (NAND4_X2)
     1    7.02    0.03    0.04    2.58 v csr_regfile_i/_14550_/ZN (NAND4_X2)
                                         csr_regfile_i/_02039_ (net)
                  0.03    0.00    2.58 v csr_regfile_i/_14551_/A4 (NOR4_X4)
     2   19.39    0.07    0.12    2.70 ^ csr_regfile_i/_14551_/ZN (NOR4_X4)
                                         csr_regfile_i/_02040_ (net)
                  0.07    0.01    2.71 ^ csr_regfile_i/_14565_/A2 (NAND2_X2)
     2   13.44    0.02    0.04    2.75 v csr_regfile_i/_14565_/ZN (NAND2_X2)
                                         csr_regfile_i/_02053_ (net)
                  0.02    0.00    2.75 v csr_regfile_i/_14566_/A (INV_X1)
     2    3.56    0.01    0.02    2.77 ^ csr_regfile_i/_14566_/ZN (INV_X1)
                                         csr_regfile_i/_02054_ (net)
                  0.01    0.00    2.77 ^ csr_regfile_i/_15272_/A1 (NAND2_X1)
     1    1.68    0.01    0.01    2.79 v csr_regfile_i/_15272_/ZN (NAND2_X1)
                                         csr_regfile_i/_02656_ (net)
                  0.01    0.00    2.79 v csr_regfile_i/_15273_/A3 (NAND3_X1)
     2    3.54    0.02    0.02    2.81 ^ csr_regfile_i/_15273_/ZN (NAND3_X1)
                                         csr_regfile_i/_02657_ (net)
                  0.02    0.00    2.81 ^ csr_regfile_i/_15425_/A2 (NAND2_X1)
     1    5.75    0.02    0.02    2.84 v csr_regfile_i/_15425_/ZN (NAND2_X1)
                                         csr_regfile_i/_02742_ (net)
                  0.02    0.00    2.84 v csr_regfile_i/_15426_/A (OAI21_X4)
    17   84.64    0.09    0.05    2.89 ^ csr_regfile_i/_15426_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.10    0.02    2.91 ^ _2673_/A2 (NOR3_X1)
     1    5.88    0.03    0.03    2.94 v _2673_/ZN (NOR3_X1)
                                         _0400_ (net)
                  0.03    0.00    2.94 v _2674_/A2 (NAND2_X4)
    55  228.89    0.08    0.09    3.03 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.12    0.06    3.08 ^ ex_stage_i/i_mult/_5338_/B2 (OAI21_X4)
    37   97.90    0.06    0.09    3.18 v ex_stage_i/i_mult/_5338_/ZN (OAI21_X4)
                                         ex_stage_i/mult_valid (net)
                  0.07    0.01    3.19 v ex_stage_i/_6130_/A1 (AND2_X4)
    32  109.30    0.03    0.08    3.27 v ex_stage_i/_6130_/ZN (AND2_X4)
                                         ex_stage_i/_1221_ (net)
                  0.03    0.02    3.28 v ex_stage_i/_7561_/S (MUX2_X2)
    31   91.40    0.10    0.16    3.45 ^ ex_stage_i/_7561_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.10    0.02    3.47 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.09    0.01    0.06    3.53 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    3.53 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    1.95    0.01    0.06    3.59 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.59 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X1)
     1    1.36    0.05    0.05    3.64 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X1)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.05    0.00    3.64 ^ issue_stage_i/i_scoreboard/_54157_/A1 (AND2_X1)
     3    9.65    0.02    0.06    3.70 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.02    0.00    3.70 ^ issue_stage_i/i_scoreboard/_54177_/B (XNOR2_X1)
     2    3.42    0.03    0.05    3.75 ^ issue_stage_i/i_scoreboard/_54177_/ZN (XNOR2_X1)
                                         issue_stage_i/i_scoreboard/_21781_ (net)
                  0.03    0.00    3.75 ^ issue_stage_i/i_scoreboard/_54197_/A2 (NAND2_X1)
     2    4.70    0.01    0.02    3.78 v issue_stage_i/i_scoreboard/_54197_/ZN (NAND2_X1)
                                         issue_stage_i/i_scoreboard/_21800_ (net)
                  0.01    0.00    3.78 v issue_stage_i/i_scoreboard/_54199_/A2 (OR4_X4)
     5   25.95    0.02    0.11    3.88 v issue_stage_i/i_scoreboard/_54199_/ZN (OR4_X4)
                                         issue_stage_i/i_scoreboard/_21802_ (net)
                  0.02    0.01    3.89 v issue_stage_i/i_scoreboard/_54251_/B2 (OAI21_X2)
     2   10.31    0.03    0.05    3.94 ^ issue_stage_i/i_scoreboard/_54251_/ZN (OAI21_X2)
                                         issue_stage_i/i_scoreboard/_21854_ (net)
                  0.03    0.00    3.94 ^ issue_stage_i/i_scoreboard/_54539_/A2 (NAND2_X4)
     6   31.46    0.02    0.03    3.97 v issue_stage_i/i_scoreboard/_54539_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22131_ (net)
                  0.02    0.01    3.98 v issue_stage_i/i_scoreboard/_54540_/A2 (NAND2_X4)
    10   50.67    0.04    0.04    4.02 ^ issue_stage_i/i_scoreboard/_54540_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_22132_ (net)
                  0.04    0.01    4.03 ^ issue_stage_i/i_scoreboard/_56537_/B1 (AOI21_X2)
     1    6.60    0.02    0.03    4.06 v issue_stage_i/i_scoreboard/_56537_/ZN (AOI21_X2)
                                         issue_stage_i/i_scoreboard/_24009_ (net)
                  0.02    0.00    4.06 v issue_stage_i/i_scoreboard/_56538_/B2 (AOI22_X4)
    18   87.09    0.11    0.15    4.21 ^ issue_stage_i/i_scoreboard/_56538_/ZN (AOI22_X4)
                                         issue_stage_i/rs2_valid_iro_sb (net)
                  0.11    0.00    4.21 ^ issue_stage_i/i_issue_read_operands/_4380_/A1 (NOR2_X1)
     2    7.44    0.03    0.03    4.24 v issue_stage_i/i_issue_read_operands/_4380_/ZN (NOR2_X1)
                                         issue_stage_i/i_issue_read_operands/_1535_ (net)
                  0.03    0.00    4.24 v issue_stage_i/i_issue_read_operands/_4846_/B1 (AOI21_X4)
    12   22.60    0.04    0.06    4.30 ^ issue_stage_i/i_issue_read_operands/_4846_/ZN (AOI21_X4)
                                         issue_stage_i/i_issue_read_operands/_2001_ (net)
                  0.04    0.00    4.30 ^ issue_stage_i/i_issue_read_operands/_4849_/A1 (NAND2_X1)
     1    5.99    0.02    0.03    4.33 v issue_stage_i/i_issue_read_operands/_4849_/ZN (NAND2_X1)
                                         issue_stage_i/i_issue_read_operands/_2004_ (net)
                  0.02    0.00    4.33 v issue_stage_i/i_issue_read_operands/_4850_/A3 (NOR3_X4)
     3   22.13    0.05    0.08    4.41 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.05    0.01    4.42 ^ issue_stage_i/i_scoreboard/_36825_/A1 (AND2_X4)
    11   58.14    0.03    0.07    4.49 ^ issue_stage_i/i_scoreboard/_36825_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_06793_ (net)
                  0.03    0.00    4.49 ^ issue_stage_i/i_scoreboard/_36862_/A3 (NAND4_X4)
    52  189.10    0.10    0.11    4.61 v issue_stage_i/i_scoreboard/_36862_/ZN (NAND4_X4)
                                         issue_stage_i/i_scoreboard/_06821_ (net)
                  0.10    0.01    4.61 v issue_stage_i/i_scoreboard/_36956_/A2 (AND2_X1)
     5   11.57    0.02    0.08    4.69 v issue_stage_i/i_scoreboard/_36956_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_06895_ (net)
                  0.02    0.00    4.69 v issue_stage_i/i_scoreboard/_36999_/B2 (AOI21_X1)
     1    1.82    0.03    0.03    4.73 ^ issue_stage_i/i_scoreboard/_36999_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_06938_ (net)
                  0.03    0.00    4.73 ^ issue_stage_i/i_scoreboard/_37001_/B1 (OAI21_X1)
     1    3.12    0.01    0.02    4.75 v issue_stage_i/i_scoreboard/_37001_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_06940_ (net)
                  0.01    0.00    4.75 v issue_stage_i/i_scoreboard/_37002_/C2 (AOI221_X2)
     6   23.75    0.11    0.14    4.89 ^ issue_stage_i/i_scoreboard/_37002_/ZN (AOI221_X2)
                                         issue_stage_i/i_scoreboard/_06941_ (net)
                  0.11    0.00    4.89 ^ issue_stage_i/i_scoreboard/_47232_/A2 (AND2_X4)
     2   56.08    0.03    0.08    4.96 ^ issue_stage_i/i_scoreboard/_47232_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_15635_ (net)
                  0.03    0.00    4.96 ^ issue_stage_i/i_scoreboard/_47233_/A (INV_X32)
   125  449.71    0.01    0.01    4.98 v issue_stage_i/i_scoreboard/_47233_/ZN (INV_X32)
                                         issue_stage_i/i_scoreboard/_15636_ (net)
                  0.32    0.26    5.24 v issue_stage_i/i_scoreboard/_47771_/A2 (NOR2_X4)
    13   65.03    0.11    0.21    5.45 ^ issue_stage_i/i_scoreboard/_47771_/ZN (NOR2_X4)
                                         issue_stage_i/i_scoreboard/_16046_ (net)
                  0.11    0.01    5.46 ^ wire459/A (BUF_X16)
    30  105.30    0.02    0.04    5.50 ^ wire459/Z (BUF_X16)
                                         net459 (net)
                  0.03    0.02    5.52 ^ issue_stage_i/i_scoreboard/_47828_/B1 (AOI21_X1)
     1    1.55    0.03    0.02    5.54 v issue_stage_i/i_scoreboard/_47828_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_16097_ (net)
                  0.03    0.00    5.54 v issue_stage_i/i_scoreboard/_47834_/B1 (AOI21_X1)
     1    1.24    0.02    0.03    5.57 ^ issue_stage_i/i_scoreboard/_47834_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[2318] (net)
                  0.02    0.00    5.57 ^ issue_stage_i/i_scoreboard/_59880_/D (DFFR_X1)
                                  5.57   data arrival time

                          6.00    6.00   clock core_clock (rise edge)
                          0.00    6.00   clock source latency
     1   37.07    0.00    0.00    6.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    6.01 ^ wire1/A (BUF_X8)
     1   71.64    0.02    0.03    6.04 ^ wire1/Z (BUF_X8)
                                         net12167 (net)
                  0.04    0.03    6.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   46.55    0.03    0.05    6.11 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    6.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   32.74    0.02    0.04    6.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.02    0.01    6.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   33.88    0.02    0.04    6.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    6.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     2   38.52    0.02    0.04    6.25 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.02    0.00    6.26 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
     4   64.76    0.04    0.06    6.32 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
                                         clknet_3_4_0_clk_i (net)
                  0.04    0.01    6.32 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   25.65    0.02    0.04    6.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    6.36 ^ clkbuf_6_35__f_clk_i/A (BUF_X4)
    10   73.94    0.04    0.06    6.42 ^ clkbuf_6_35__f_clk_i/Z (BUF_X4)
                                         clknet_6_35__leaf_clk_i (net)
                  0.04    0.00    6.43 ^ clkbuf_leaf_161_clk_i/A (BUF_X4)
    30   46.05    0.03    0.05    6.48 ^ clkbuf_leaf_161_clk_i/Z (BUF_X4)
                                         clknet_leaf_161_clk_i (net)
                  0.03    0.00    6.48 ^ issue_stage_i/i_scoreboard/_59880_/CK (DFFR_X1)
                          0.00    6.48   clock reconvergence pessimism
                         -0.03    6.44   library setup time
                                  6.44   data required time
-----------------------------------------------------------------------------
                                  6.44   data required time
                                 -5.57   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
i_cache_subsystem/i_nbdcache/_13314_/ZN    0.20    0.21   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
i_cache_subsystem/i_nbdcache/_13314_/ZN   25.63   49.39  -23.76 (VIOLATED)
i_frontend/i_btb/_13336_/ZN           106.81  126.58  -19.77 (VIOLATED)
i_cache_subsystem/i_nbdcache/_07139_/ZN   63.32   73.97  -10.65 (VIOLATED)
ex_stage_i/_9486_/Q                   120.85  129.72   -8.87 (VIOLATED)
ex_stage_i/lsu_i/i_store_unit/store_buffer_i/_10096_/CO   60.58   66.29   -5.72 (VIOLATED)
csr_regfile_i/_08812_/ZN               63.32   69.02   -5.69 (VIOLATED)
csr_regfile_i/_08836_/ZN               41.50   45.31   -3.81 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_11061_/ZN  237.43  240.84   -3.42 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_18892_/ZN   63.32   66.70   -3.38 (VIOLATED)
i_cache_subsystem/i_nbdcache/_07936_/ZN   11.48   14.42   -2.94 (VIOLATED)
ex_stage_i/_9478_/Q                   120.85  122.41   -1.56 (VIOLATED)
ex_stage_i/lsu_i/_4883_/CO             60.58   61.55   -0.97 (VIOLATED)
csr_regfile_i/_08662_/ZN               41.50   42.21   -0.70 (VIOLATED)
ex_stage_i/lsu_i/i_mmu/_1709_/ZN       41.50   41.73   -0.23 (VIOLATED)
issue_stage_i/i_scoreboard/_50414_/ZN  106.81  107.02   -0.21 (VIOLATED)
csr_regfile_i/_09027_/ZN               63.32   63.51   -0.18 (VIOLATED)
_3526_/ZN                              39.60   39.63   -0.03 (VIOLATED)
ex_stage_i/lsu_i/i_mmu/_1869_/ZN       39.60   39.62   -0.02 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
-0.008537199348211288

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0430

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-23.755264282226562

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
25.63479995727539

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9267

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 1

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 18

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.5674

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.8769

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
15.750620

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.51e-02   1.18e-02   1.96e-03   4.88e-02  16.8%
Combinational          6.25e-02   7.92e-02   6.06e-03   1.48e-01  50.9%
Macro                  7.02e-02   5.91e-04   2.31e-02   9.39e-02  32.3%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.68e-01   9.15e-02   3.11e-02   2.90e-01 100.0%
                          57.8%      31.5%      10.7%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 781964 u^2 38% utilization.

Elapsed time: 4:23.15[h:]min:sec. CPU time: user 262.77 sys 0.37 (99%). Peak memory: 1302396KB.
