10:36:18 INFO  : Registering command handlers for SDK TCF services
10:36:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Speedway\ZynqHW\2017_4\ZynqDesign\ZynqDesign.lab3\temp_xsdb_launch_script.tcl
10:36:22 INFO  : XSCT server has started successfully.
10:36:25 INFO  : Successfully done setting XSCT server connection channel  
10:36:25 INFO  : Successfully done setting SDK workspace  
10:36:25 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper.hdf.
10:40:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A" && level==0} -index 1' command is executed.
10:40:59 INFO  : 'fpga -state' command is executed.
10:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:00 INFO  : Jtag cable 'Xilinx openjtag2 1234-oj1A' is selected.
10:41:00 INFO  : 'jtag frequency' command is executed.
10:41:00 INFO  : Sourcing of 'C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:00 INFO  : Context for 'APU' is selected.
10:41:00 INFO  : Hardware design information is loaded from 'C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/system.hdf'.
10:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:01 INFO  : Context for 'APU' is selected.
10:41:01 INFO  : 'stop' command is executed.
10:41:01 INFO  : 'ps7_init' command is executed.
10:41:01 INFO  : 'ps7_post_config' command is executed.
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:01 INFO  : The application 'C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Hello_World/Debug/Hello_World.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
loadhw -hw C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
dow C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Hello_World/Debug/Hello_World.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:01 INFO  : Memory regions updated for context APU
10:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:01 INFO  : 'con' command is executed.
10:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
con
----------------End of Script----------------

10:41:01 INFO  : Launch script is exported to file 'C:\Speedway\ZynqHW\2017_4\ZynqDesign\ZynqDesign.lab3\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello_world.elf_on_local.tcl'
10:41:34 INFO  : Disconnected from the channel tcfchan#1.
10:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A" && level==0} -index 1' command is executed.
10:41:35 INFO  : 'fpga -state' command is executed.
10:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:41 INFO  : Jtag cable 'Xilinx openjtag2 1234-oj1A' is selected.
10:41:41 INFO  : 'jtag frequency' command is executed.
10:41:41 INFO  : Sourcing of 'C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:41 INFO  : Context for 'APU' is selected.
10:41:43 INFO  : Hardware design information is loaded from 'C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/system.hdf'.
10:41:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:43 INFO  : Context for 'APU' is selected.
10:41:43 INFO  : 'stop' command is executed.
10:41:43 INFO  : 'ps7_init' command is executed.
10:41:43 INFO  : 'ps7_post_config' command is executed.
10:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:43 INFO  : The application 'C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Memory_Tester/Debug/Memory_Tester.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
loadhw -hw C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
dow C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Memory_Tester/Debug/Memory_Tester.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:44 INFO  : Memory regions updated for context APU
10:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:44 INFO  : 'con' command is executed.
10:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
con
----------------End of Script----------------

10:41:44 INFO  : Launch script is exported to file 'C:\Speedway\ZynqHW\2017_4\ZynqDesign\ZynqDesign.lab3\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_memory_tester.elf_on_local.tcl'
10:44:05 INFO  : Disconnected from the channel tcfchan#2.
10:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A" && level==0} -index 1' command is executed.
10:44:06 INFO  : 'fpga -state' command is executed.
10:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:07 INFO  : Jtag cable 'Xilinx openjtag2 1234-oj1A' is selected.
10:44:07 INFO  : 'jtag frequency' command is executed.
10:44:07 INFO  : Sourcing of 'C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:07 INFO  : Context for 'APU' is selected.
10:44:09 INFO  : Hardware design information is loaded from 'C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/system.hdf'.
10:44:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:09 INFO  : Context for 'APU' is selected.
10:44:09 INFO  : 'stop' command is executed.
10:44:10 INFO  : 'ps7_init' command is executed.
10:44:10 INFO  : 'ps7_post_config' command is executed.
10:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:10 INFO  : The application 'C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Peripheral_Test/Debug/Peripheral_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
loadhw -hw C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Z_system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
dow C:/Speedway/ZynqHW/2017_4/ZynqDesign/ZynqDesign.lab3/Peripheral_Test/Debug/Peripheral_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:10 INFO  : Memory regions updated for context APU
10:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:10 INFO  : 'con' command is executed.
10:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx openjtag2 1234-oj1A"} -index 0
con
----------------End of Script----------------

10:44:10 INFO  : Launch script is exported to file 'C:\Speedway\ZynqHW\2017_4\ZynqDesign\ZynqDesign.lab3\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_peripheral_test.elf_on_local.tcl'
10:45:14 INFO  : Disconnected from the channel tcfchan#3.
