INFO: [VRFC 10-2263] Analyzing Verilog file "/home/houyayue/hodepoint/TextCode/PortCommunication/PortCommunication.srcs/sources_1/new/Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/houyayue/hodepoint/TextCode/PortCommunication/PortCommunication.srcs/sources_1/new/PortCom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PortCom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/houyayue/hodepoint/TextCode/PortCommunication/PortCommunication.srcs/sources_1/new/getSig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getSig
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/houyayue/hodepoint/TextCode/PortCommunication/PortCommunication.srcs/sources_1/new/senSig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module senSig
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/houyayue/hodepoint/TextCode/PortCommunication/PortCommunication.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim
