# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
<<<<<<< HEAD
vsim work.tb_left_shifter -voptargs=+acc
# vsim work.tb_left_shifter -voptargs="+acc" 
# Start time: 14:28:37 on Oct 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_left_shifter(sim)#1
# Loading work.left_shifter(structural)#1
add wave sim:/tb_Left_Shifter/*
run 1000
# Causality operation skipped due to absence of debug database file
=======
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 16:19:37 on Oct 29,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity load_handler
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(9): (vcom-1576) Invalid ';' before ')'.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(9): VHDL Compiler exiting
# End time: 16:19:37 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 16:19:59 on Oct 29,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity load_handler
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(10): Labels do not match: 'load_handler' and 'ALU_Total'.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(10): VHDL Compiler exiting
# End time: 16:19:59 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 16:19:59 on Oct 29,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity load_handler
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(10): Labels do not match: 'load_handler' and 'ALU_Total'.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(10): VHDL Compiler exiting
# End time: 16:19:59 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 16:20:12 on Oct 29,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity load_handler
# -- Compiling architecture structural of load_handler
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(19): (vcom-1136) Unknown identifier "DMEM".
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(20): Enumeration literal 'F' is type std.STANDARD.CHARACTER; expecting type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(22): (vcom-1136) Unknown identifier "DMEM".
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(23): Enumeration literal 'F' is type std.STANDARD.CHARACTER; expecting type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(36): near "00000000": (vcom-1576) expecting ';' or ','.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(38): VHDL Compiler exiting
# End time: 16:20:12 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 16:20:33 on Oct 29,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity load_handler
# -- Compiling architecture structural of load_handler
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(20): Enumeration literal 'F' is type std.STANDARD.CHARACTER; expecting type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(23): Enumeration literal 'F' is type std.STANDARD.CHARACTER; expecting type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(36): near "00000000": (vcom-1576) expecting ';' or ','.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(38): VHDL Compiler exiting
# End time: 16:20:33 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 16:21:04 on Oct 29,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity load_handler
# -- Compiling architecture structural of load_handler
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(36): near "00000000": (vcom-1576) expecting ';' or ','.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd(38): VHDL Compiler exiting
# End time: 16:21:04 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 16:21:16 on Oct 29,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/src/loadHandler/load_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity load_handler
# -- Compiling architecture structural of load_handler
# End time: 16:21:16 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
>>>>>>> 49a1f37 (dmem handler that shouyld have been done by the dmem like in my opinion)
