{"sha": "55ff92b8a87d6207db6396e04e56055f863503c7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTVmZjkyYjhhODdkNjIwN2RiNjM5NmUwNGU1NjA1NWY4NjM1MDNjNw==", "commit": {"author": {"name": "Torbjorn Granlund", "email": "tege@gnu.org", "date": "1993-10-07T12:56:20Z"}, "committer": {"name": "Torbjorn Granlund", "email": "tege@gnu.org", "date": "1993-10-07T12:56:20Z"}, "message": "Clean up usage of commutative declarator `%'.\n\nFrom-SVN: r5655", "tree": {"sha": "97c6a428fb9838d24116461158c26f12b1e6b777", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/97c6a428fb9838d24116461158c26f12b1e6b777"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/55ff92b8a87d6207db6396e04e56055f863503c7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/55ff92b8a87d6207db6396e04e56055f863503c7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/55ff92b8a87d6207db6396e04e56055f863503c7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/55ff92b8a87d6207db6396e04e56055f863503c7/comments", "author": null, "committer": null, "parents": [{"sha": "ceb7983c7c9d08b444761ebbb375e12ca78a5852", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ceb7983c7c9d08b444761ebbb375e12ca78a5852", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ceb7983c7c9d08b444761ebbb375e12ca78a5852"}], "stats": {"total": 26, "additions": 13, "deletions": 13}, "files": [{"sha": "3b39d96ce06c6657d9fd06a67b1b7129c8aba575", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 13, "deletions": 13, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/55ff92b8a87d6207db6396e04e56055f863503c7/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/55ff92b8a87d6207db6396e04e56055f863503c7/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=55ff92b8a87d6207db6396e04e56055f863503c7", "patch": "@@ -87,7 +87,7 @@\n \n (define_insn \"addsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r,r,r,r\")\n-\t(plus:SI (match_operand:SI 1 \"reg_or_0_operand\" \"%rJ,%rJ,%rJ,%rJ\")\n+\t(plus:SI (match_operand:SI 1 \"reg_or_0_operand\" \"%rJ,rJ,rJ,rJ\")\n \t\t (match_operand:SI 2 \"add_operand\" \"rI,O,K,L\")))]\n   \"\"\n   \"@\n@@ -151,7 +151,7 @@\n \n (define_insn \"adddi3\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r,r,r,r\")\n-\t(plus:DI (match_operand:DI 1 \"reg_or_0_operand\" \"%rJ,%rJ,%rJ,%rJ\")\n+\t(plus:DI (match_operand:DI 1 \"reg_or_0_operand\" \"%rJ,rJ,rJ,rJ\")\n \t\t (match_operand:DI 2 \"add_operand\" \"rI,O,K,L\")))]\n   \"\"\n   \"@\n@@ -633,15 +633,15 @@\n \n (define_insn \"xordi3\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n-\t(xor:DI (match_operand:DI 1 \"reg_or_0_operand\" \"rJ\")\n+\t(xor:DI (match_operand:DI 1 \"reg_or_0_operand\" \"%rJ\")\n \t\t(match_operand:DI 2 \"reg_or_8bit_operand\" \"rI\")))]\n   \"\"\n   \"xor %r1,%2,%0\"\n   [(set_attr \"type\" \"iaddlog\")])\n \n (define_insn \"\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n-\t(not:DI (xor:DI (match_operand:DI 1 \"reg_or_0_operand\" \"rJ\")\n+\t(not:DI (xor:DI (match_operand:DI 1 \"reg_or_0_operand\" \"%rJ\")\n \t\t\t(match_operand:DI 2 \"reg_or_8bit_operand\" \"rI\"))))]\n   \"\"\n   \"eqv %r1,%2,%0\"\n@@ -971,7 +971,7 @@\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(plus:DF (float_extend:DF\n-\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n+\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n   \"addt %R1,%R2,%0\"\n@@ -1075,15 +1075,15 @@\n \n (define_insn \"mulsf3\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n-\t(mult:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")\n+\t(mult:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n   \"muls %R1,%R2,%0\"\n   [(set_attr \"type\" \"fpop\")])\n \n (define_insn \"muldf3\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n-\t(mult:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n+\t(mult:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n   \"mult %R1,%R2,%0\"\n@@ -1101,7 +1101,7 @@\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(mult:DF (float_extend:DF\n-\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n+\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n \t\t (float_extend:DF\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n   \"TARGET_FP\"\n@@ -1110,15 +1110,15 @@\n \n (define_insn \"subsf3\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n-\t(minus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")\n+\t(minus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n   \"subs %R1,%R2,%0\"\n   [(set_attr \"type\" \"fpop\")])\n \n (define_insn \"subdf3\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n-\t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n+\t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n   \"subt %R1,%R2,%0\"\n@@ -1127,15 +1127,15 @@\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(minus:DF (float_extend:DF\n-\t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n+\t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n   \"subt %R1,%R2,%0\"\n   [(set_attr \"type\" \"fpop\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n-\t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n+\t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (float_extend:DF\n \t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n   \"TARGET_FP\"\n@@ -1145,7 +1145,7 @@\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(minus:DF (float_extend:DF\n-\t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n+\t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t  (float_extend:DF\n \t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n   \"TARGET_FP\""}]}