
*** Running vivado
    with args -log Nexys4.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Nexys4.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Nexys4.tcl -notrace
Command: synth_design -top Nexys4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 318.316 ; gain = 110.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nexys4' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:22]
	Parameter BAUD bound to: 3333333 - type: integer 
	Parameter DUAB bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/counter.sv:3]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/counter.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'carry' does not match port width (1) of module 'counter' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:44]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:44]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/counter.sv:3]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (1#1) [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/counter.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'carry' does not match port width (1) of module 'counter__parameterized0' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:45]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:45]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/counter.sv:3]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (1#1) [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/counter.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'q' does not match port width (2) of module 'counter__parameterized1' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:46]
WARNING: [Synth 8-689] width (32) of port connection 'carry' does not match port width (1) of module 'counter__parameterized1' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:46]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:46]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/clkdiv.sv:31]
	Parameter DIVFREQ bound to: 3333333 - type: integer 
	Parameter DIVBITS bound to: 26 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (2#1) [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/clkdiv.sv:31]
WARNING: [Synth 8-87] always_comb on 'lat_reg' did not result in combinational logic [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:65]
WARNING: [Synth 8-87] always_comb on 'OE_reg' did not result in combinational logic [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:64]
WARNING: [Synth 8-87] always_comb on 'en_row_reg' did not result in combinational logic [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:44]
WARNING: [Synth 8-87] always_comb on 'en_col_reg' did not result in combinational logic [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:45]
WARNING: [Synth 8-87] always_comb on 'clk_shift_reg' did not result in combinational logic [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:63]
WARNING: [Synth 8-3848] Net JA in module/entity Nexys4 does not have driver. [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:26]
WARNING: [Synth 8-3848] Net JB in module/entity Nexys4 does not have driver. [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:27]
INFO: [Synth 8-256] done synthesizing module 'Nexys4' (3#1) [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:22]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port JA[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port JB[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 354.609 ; gain = 146.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 354.609 ; gain = 146.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/constrs_1/new/Nexys4.xdc]
Finished Parsing XDC File [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/constrs_1/new/Nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/constrs_1/new/Nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 652.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'lat_reg' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:65]
WARNING: [Synth 8-327] inferring latch for variable 'OE_reg' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'en_row_reg' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'en_col_reg' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:45]
WARNING: [Synth 8-327] inferring latch for variable 'clk_shift_reg' [C:/Users/husseinz/Desktop/ECE212/ECE212/Lab2/Lab2.srcs/sources_1/new/Nexys4.sv:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'holdRowCD' (clkdiv) to 'waitCD'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Nexys4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "holdRowCD/sclk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Nexys4 has unconnected port JA[3]
WARNING: [Synth 8-3331] design Nexys4 has unconnected port JB[3]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 652.211 ; gain = 444.277

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (waitCounter/q_reg[1]) is unused and will be removed from module Nexys4.
WARNING: [Synth 8-3332] Sequential element (rowCounter/q_reg[3]) is unused and will be removed from module Nexys4.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 652.211 ; gain = 444.277

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    27|
|4     |LUT2   |     7|
|5     |LUT3   |    29|
|6     |LUT4   |    10|
|7     |LUT5   |     4|
|8     |LUT6   |     1|
|9     |FDRE   |    39|
|10    |LD     |     5|
|11    |IBUF   |     2|
|12    |OBUF   |    12|
|13    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------+------------------------+------+
|      |Instance      |Module                  |Cells |
+------+--------------+------------------------+------+
|1     |top           |                        |   146|
|2     |  colCounter  |counter__parameterized0 |    13|
|3     |  holdRowCD   |clkdiv                  |    93|
|4     |  rowCounter  |counter                 |     6|
|5     |  waitCounter |counter__parameterized1 |     4|
+------+--------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 652.211 ; gain = 115.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 652.211 ; gain = 444.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 652.211 ; gain = 415.438
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 652.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 08 20:59:58 2017...
