#Build: Synplify Pro (R) P-2019.03G-Beta4, Build 231R, Aug  2 2019
#install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: GOWIN-PC

# Fri Sep 27 16:13:15 2019

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys HDL Compiler, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Verilog Compiler, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\fpga\Tang-Nano-examples\nano\src\TOP.v" (library work)
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":75:28:75:31|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":76:28:76:31|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":77:28:77:31|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":78:36:78:39|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":79:35:79:38|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":80:36:80:39|Unrecognized synthesis directive keep. Verify the correct directive name.
@I::"C:\fpga\Tang-Nano-examples\nano\src\SYNC_SIGNAL.v" (library work)
@I::"C:\fpga\Tang-Nano-examples\nano\src\GATED_CLK.v" (library work)
@I::"C:\fpga\Tang-Nano-examples\nano\src\gowin_pll\PLL0.v" (library work)
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\gowin_pll\PLL0.v":3:7:3:11|Unrecognized synthesis directive title. Verify the correct directive name.
@I::"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v" (library work)
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":41:30:41:33|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":42:29:42:32|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":45:56:45:59|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":46:93:46:96|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":53:59:53:62|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":80:36:80:39|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":81:34:81:37|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":82:38:82:41|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":83:37:83:40|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":84:31:84:34|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":85:37:85:40|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":86:36:86:39|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":105:31:105:34|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":109:27:109:30|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":110:32:110:35|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":111:28:111:31|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":113:32:113:35|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":114:30:114:33|Unrecognized synthesis directive keep. Verify the correct directive name.
@W: CS141 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":115:32:115:35|Unrecognized synthesis directive keep. Verify the correct directive name.
@I::"C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\LCD_FIFO.v" (library work)
Verilog syntax check successful!
File C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v":1800:7:1800:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@N: CG364 :"C:\fpga\Tang-Nano-examples\nano\src\gowin_pll\PLL0.v":8:7:8:10|Synthesizing module PLL0 in library work.
Running optimization stage 1 on PLL0 .......
@N: CG364 :"C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v":1864:7:1864:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Running optimization stage 1 on INV .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on DFFNP .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on SDPX9 .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on \~fifo.LCD_FIFO_  .......
@N: CG364 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\LCD_FIFO.v":2833:7:2833:14|Synthesizing module LCD_FIFO in library work.
Running optimization stage 1 on LCD_FIFO .......
@W: CL168 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_FIFO\LCD_FIFO.v":2899:6:2899:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw1n.v":2062:7:2062:10|Synthesizing module DQCE in library work.
Running optimization stage 1 on DQCE .......
@N: CG364 :"C:\fpga\Tang-Nano-examples\nano\src\GATED_CLK.v":1:7:1:15|Synthesizing module GATED_CLK in library work.
Running optimization stage 1 on GATED_CLK .......
@N: CG364 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":1:7:1:15|Synthesizing module LCD_PSRAM in library work.
@W: CG360 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":10:12:10:18|Removing wire mcu_ack, as there is no assignment to it.
Running optimization stage 1 on LCD_PSRAM .......
@W: CL318 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":10:12:10:18|*Output mcu_ack has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Pruning unused register psram_eid[15:0]. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Feedback mux created for signal spi_mode[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":56:0:56:5|Optimizing register bit cur_line[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":56:0:56:5|Pruning register bit 9 of cur_line[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":7:7:7:9|Synthesizing module TOP in library work.
@W: CG781 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":92:10:92:13|Input mcu_req on instance lcd0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":9:19:9:23|Removing wire LED_R, as there is no assignment to it.
@W: CG360 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":10:19:10:23|Removing wire LED_G, as there is no assignment to it.
@W: CG360 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":11:19:11:23|Removing wire LED_B, as there is no assignment to it.
@W: CG360 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":21:19:21:25|Removing wire MCU_ACK, as there is no assignment to it.
Running optimization stage 1 on TOP .......
@W: CL318 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":9:19:9:23|*Output LED_R has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":10:19:10:23|*Output LED_G has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":11:19:11:23|*Output LED_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":21:19:21:25|*Output MCU_ACK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":53:0:53:5|Pruning register bits 2 to 0 of LCD_B[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":53:0:53:5|Pruning register bits 2 to 0 of LCD_R[4:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on TOP .......
@W: CL260 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":53:0:53:5|Pruning register bit 1 of LCD_G[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":20:18:20:24|Input MCU_REQ is unused.
@N: CL159 :"C:\fpga\Tang-Nano-examples\nano\src\TOP.v":30:18:30:24|Input LCD_BKL is unused.
Running optimization stage 2 on LCD_PSRAM .......
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit tick_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit px_cnt[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit task_x[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit task_x[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit task_x[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Optimizing register bit task_x[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Pruning register bits 7 to 4 of task_x[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Pruning register bits 23 to 10 of px_cnt[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Pruning register bits 3 to 0 of px_cnt[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Pruning register bit 15 of tick_cnt[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Trying to extract state machine for register task_state.
Extracted state machine for register task_state
State machine has 39 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
   00001111
   00010000
   00010001
   00010010
   00010011
   00010100
   00010101
   00010110
   00010111
   00011000
   00011001
   00011010
   00011011
   00011100
   00011101
   00011110
   00011111
   00100000
   00100001
   00100010
   00100011
   00100100
   00100101
   11111111
@N: CL201 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
@W: CL279 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":580:0:580:5|Pruning register bits 15 to 2 of lcd_fifo_data[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\fpga\Tang-Nano-examples\nano\src\LCD_PSRAM.v":9:11:9:17|Input mcu_req is unused.
Running optimization stage 2 on GATED_CLK .......
Running optimization stage 2 on DQCE .......
Running optimization stage 2 on LCD_FIFO .......
Running optimization stage 2 on \~fifo.LCD_FIFO_  .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on SDPX9 .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on DFFNP .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on GSR .......
Running optimization stage 2 on PLL0 .......
Running optimization stage 2 on PLL .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 105MB peak: 106MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime

Process completed successfully.
# Fri Sep 27 16:13:26 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep 27 16:13:26 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\synwork\nano_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 19MB peak: 19MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime

Process completed successfully.
# Fri Sep 27 16:13:26 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 231R, Built Aug  2 2019 09:58:27

@N|Running in 64-bit mode
File C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\synwork\nano_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep 27 16:13:28 2019

###########################################################]
# Fri Sep 27 16:13:28 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1429R, Built Aug 27 2019 09:36:45


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@A: MF827 |No constraint file specified.
@L: C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\nano_scck.rpt 
Printing clock  summary report in "C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\nano_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\lcd_psram.v":10:12:10:18|Tristate driver mcu_ack (in view: work.LCD_PSRAM(verilog)) on net mcu_ack (in view: work.LCD_PSRAM(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":11:19:11:23|Tristate driver LED_B (in view: work.TOP(verilog)) on net LED_B (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":10:19:10:23|Tristate driver LED_G (in view: work.TOP(verilog)) on net LED_G (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":9:19:9:23|Tristate driver LED_R (in view: work.TOP(verilog)) on net LED_R (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":21:19:21:25|Tristate driver MCU_ACK (in view: work.TOP(verilog)) on net MCU_ACK (in view: work.TOP(verilog)) has its enable tied to GND.
Encoding state machine state[4:0] (in view: work.LCD_PSRAM(verilog))
original code -> new code
   00000000 -> 00001
   00000001 -> 00010
   00000010 -> 00100
   00000011 -> 01000
   00000100 -> 10000
Encoding state machine task_state[38:0] (in view: work.LCD_PSRAM(verilog))
original code -> new code
   00000000 -> 000000000000000000000000000000000000001
   00000001 -> 000000000000000000000000000000000000010
   00000010 -> 000000000000000000000000000000000000100
   00000011 -> 000000000000000000000000000000000001000
   00000100 -> 000000000000000000000000000000000010000
   00000101 -> 000000000000000000000000000000000100000
   00000110 -> 000000000000000000000000000000001000000
   00000111 -> 000000000000000000000000000000010000000
   00001000 -> 000000000000000000000000000000100000000
   00001001 -> 000000000000000000000000000001000000000
   00001010 -> 000000000000000000000000000010000000000
   00001011 -> 000000000000000000000000000100000000000
   00001100 -> 000000000000000000000000001000000000000
   00001101 -> 000000000000000000000000010000000000000
   00001110 -> 000000000000000000000000100000000000000
   00001111 -> 000000000000000000000001000000000000000
   00010000 -> 000000000000000000000010000000000000000
   00010001 -> 000000000000000000000100000000000000000
   00010010 -> 000000000000000000001000000000000000000
   00010011 -> 000000000000000000010000000000000000000
   00010100 -> 000000000000000000100000000000000000000
   00010101 -> 000000000000000001000000000000000000000
   00010110 -> 000000000000000010000000000000000000000
   00010111 -> 000000000000000100000000000000000000000
   00011000 -> 000000000000001000000000000000000000000
   00011001 -> 000000000000010000000000000000000000000
   00011010 -> 000000000000100000000000000000000000000
   00011011 -> 000000000001000000000000000000000000000
   00011100 -> 000000000010000000000000000000000000000
   00011101 -> 000000000100000000000000000000000000000
   00011110 -> 000000001000000000000000000000000000000
   00011111 -> 000000010000000000000000000000000000000
   00100000 -> 000000100000000000000000000000000000000
   00100001 -> 000001000000000000000000000000000000000
   00100010 -> 000010000000000000000000000000000000000
   00100011 -> 000100000000000000000000000000000000000
   00100100 -> 001000000000000000000000000000000000000
   00100101 -> 010000000000000000000000000000000000000
   11111111 -> 100000000000000000000000000000000000000

Starting clock optimization phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 236MB peak: 236MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 236MB peak: 236MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 237MB peak: 237MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 237MB peak: 237MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 237MB peak: 237MB)



Clock Summary
******************

          Start                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                               Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
0 -       System                              100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                      
0 -       PLL0|clkout_inferred_clock          74.1 MHz      13.494        inferred     Autoconstr_clkgroup_2     164  
                                                                                                                      
0 -       PLL0|clkoutd_inferred_clock         70.7 MHz      14.152        inferred     Autoconstr_clkgroup_0     77   
                                                                                                                      
0 -       GATED_CLK|clkout_inferred_clock     556.0 MHz     1.799         inferred     Autoconstr_clkgroup_1     16   
======================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                                     Clock Pin                  Non-clock Pin     Non-clock Pin         
Clock                               Load      Pin                                        Seq Example                Seq Example       Comb Example          
------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              0         -                                          -                          -                 -                     
                                                                                                                                                            
PLL0|clkout_inferred_clock          164       pll0.pll_inst.CLKOUT(PLL)                  lcd0.psram_ctrl.C          -                 lcd0.un1_clk.I[0](inv)
                                                                                                                                                            
PLL0|clkoutd_inferred_clock         77        pll0.pll_inst.CLKOUTD(PLL)                 LCD_DEN.C                  -                 -                     
                                                                                                                                                            
GATED_CLK|clkout_inferred_clock     16        lcd0.sclk_gated.dqce_inst.CLKOUT(DQCE)     lcd0.spi_buf_in[7:0].C     -                 -                     
============================================================================================================================================================

@W: MT529 :"c:\fpga\tang-nano-examples\nano\src\lcd_psram.v":131:0:131:5|Found inferred clock GATED_CLK|clkout_inferred_clock which controls 16 sequential elements including lcd0.spi_buf_in_high[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 257 clock pin(s) of sequential element(s)
0 instances converted, 257 sequential instances remain driven by gated/generated clocks

================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element                      Drive Element Type     Unconverted Fanout     Sample Instance               Explanation            
----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       pll0.pll_inst.CLKOUT                 PLL                    164                    lcd0.task_state[38]           Black box on clock path
@KP:ckid0_1       pll0.pll_inst.CLKOUTD                PLL                    77                     LCD_G_1[5:2]                  Black box on clock path
@KP:ckid0_2       lcd0.sclk_gated.dqce_inst.CLKOUT     DQCE                   16                     lcd0.spi_buf_in_high[7:0]     Black box on clock path
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":21:19:21:25|Tristate driver MCU_ACK (in view: work.TOP(verilog)) on net MCU_ACK (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":11:19:11:23|Tristate driver LED_B (in view: work.TOP(verilog)) on net LED_B (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":10:19:10:23|Tristate driver LED_G (in view: work.TOP(verilog)) on net LED_G (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":9:19:9:23|Tristate driver LED_R (in view: work.TOP(verilog)) on net LED_R (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\nano.sap.

Starting constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 239MB peak: 239MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 239MB peak: 239MB)


Finished constraint checker (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 239MB peak: 239MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 143MB peak: 239MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Fri Sep 27 16:13:37 2019

###########################################################]
# Fri Sep 27 16:13:37 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1429R, Built Aug 27 2019 09:36:45


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 122MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 219MB peak: 219MB)

@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\lcd_psram.v":10:12:10:18|Tristate driver mcu_ack (in view: work.LCD_PSRAM(verilog)) on net mcu_ack (in view: work.LCD_PSRAM(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":21:19:21:25|Tristate driver MCU_ACK (in view: work.TOP(verilog)) on net MCU_ACK (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":11:19:11:23|Tristate driver LED_B (in view: work.TOP(verilog)) on net LED_B (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":10:19:10:23|Tristate driver LED_G (in view: work.TOP(verilog)) on net LED_G (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"c:\fpga\tang-nano-examples\nano\src\top.v":9:19:9:23|Tristate driver LED_R (in view: work.TOP(verilog)) on net LED_R (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 228MB peak: 228MB)

@N: MO231 :"c:\fpga\tang-nano-examples\nano\src\lcd_psram.v":580:0:580:5|Found counter in view:work.LCD_PSRAM(verilog) instance px_cnt[9:4] 
@N: MO231 :"c:\fpga\tang-nano-examples\nano\src\lcd_psram.v":580:0:580:5|Found counter in view:work.LCD_PSRAM(verilog) instance tick_cnt[14:0] 
@N: BN362 :"c:\fpga\tang-nano-examples\nano\src\lcd_psram.v":56:0:56:5|Removing sequential instance old_line[9] (in view: work.LCD_PSRAM(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 229MB peak: 229MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 234MB peak: 234MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 235MB peak: 236MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 235MB peak: 236MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:05s; Memory used current: 235MB peak: 236MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 235MB peak: 236MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 235MB peak: 236MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 273MB peak: 273MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -6.23ns		 580 /       137
   2		0h:00m:06s		    -6.23ns		 569 /       137
   3		0h:00m:06s		    -6.15ns		 570 /       137
   4		0h:00m:06s		    -6.15ns		 570 /       137

   5		0h:00m:07s		    -6.15ns		 570 /       137


   6		0h:00m:07s		    -6.15ns		 569 /       137

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:08s; Memory used current: 274MB peak: 274MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 274MB peak: 274MB)


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 201MB peak: 275MB)

Writing Analyst data base C:\fpga\Tang-Nano-examples\nano\impl\synthesize\rev_1\synwork\nano_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:10s; Memory used current: 275MB peak: 275MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 276MB peak: 276MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 276MB peak: 276MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 273MB peak: 276MB)

@W: MT246 :"c:\fpga\tang-nano-examples\nano\src\gated_clk.v":10:5:10:13|Blackbox DQCE is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\fpga\tang-nano-examples\nano\src\gowin_pll\pll0.v":21:4:21:11|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock PLL0|clkoutd_inferred_clock with period 14.95ns. Please declare a user-defined clock on net pll0.LCD_PCLK_c.
@W: MT420 |Found inferred clock GATED_CLK|clkout_inferred_clock with period 2.67ns. Please declare a user-defined clock on net lcd0.sclk_gated.psram_sclk.
@W: MT420 |Found inferred clock PLL0|clkout_inferred_clock with period 18.54ns. Please declare a user-defined clock on net pll0.SYS_CLK_80M.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Sep 27 16:13:51 2019
#


Top view:               TOP
Requested Frequency:    53.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.272

                                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------
GATED_CLK|clkout_inferred_clock     374.2 MHz     318.1 MHz     2.672         3.144         -0.472     inferred     Autoconstr_clkgroup_1
PLL0|clkout_inferred_clock          53.9 MHz      45.8 MHz      18.544        21.817        -3.272     inferred     Autoconstr_clkgroup_2
PLL0|clkoutd_inferred_clock         66.9 MHz      56.9 MHz      14.945        17.583        -2.637     inferred     Autoconstr_clkgroup_0
System                              74.1 MHz      62.9 MHz      13.504        15.886        -2.383     system       system_clkgroup      
=========================================================================================================================================





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise  
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
System                           System                           |  13.504      -2.383  |  13.504      11.678  |  No paths    -      |  No paths    -     
System                           PLL0|clkoutd_inferred_clock      |  14.945      0.679   |  No paths    -       |  No paths    -      |  No paths    -     
System                           GATED_CLK|clkout_inferred_clock  |  2.672       1.214   |  No paths    -       |  No paths    -      |  No paths    -     
System                           PLL0|clkout_inferred_clock       |  No paths    -       |  No paths    -       |  18.544      2.448  |  No paths    -     
PLL0|clkoutd_inferred_clock      System                           |  14.945      10.736  |  No paths    -       |  No paths    -      |  14.945      11.073
PLL0|clkoutd_inferred_clock      PLL0|clkoutd_inferred_clock      |  14.945      -2.637  |  14.945      13.120  |  No paths    -      |  7.473       3.441 
GATED_CLK|clkout_inferred_clock  System                           |  2.672       -3.132  |  No paths    -       |  No paths    -      |  No paths    -     
GATED_CLK|clkout_inferred_clock  GATED_CLK|clkout_inferred_clock  |  2.672       -0.472  |  No paths    -       |  No paths    -      |  No paths    -     
PLL0|clkout_inferred_clock       System                           |  No paths    -       |  No paths    -       |  No paths    -      |  18.544      5.022 
PLL0|clkout_inferred_clock       GATED_CLK|clkout_inferred_clock  |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -     
PLL0|clkout_inferred_clock       PLL0|clkout_inferred_clock       |  No paths    -       |  18.544      -3.272  |  No paths    -      |  No paths    -     
===========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: GATED_CLK|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                     Arrival           
Instance                    Reference                           Type      Pin     Net                    Time        Slack 
                            Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------
lcd0.spi_buf_in[0]          GATED_CLK|clkout_inferred_clock     DFFPE     Q       spi_buf_in[0]          0.440       -3.132
lcd0.spi_buf_in[1]          GATED_CLK|clkout_inferred_clock     DFFPE     Q       spi_buf_in[1]          0.440       -3.063
lcd0.spi_buf_in[2]          GATED_CLK|clkout_inferred_clock     DFFPE     Q       spi_buf_in[2]          0.440       -2.995
lcd0.spi_buf_in[3]          GATED_CLK|clkout_inferred_clock     DFFPE     Q       spi_buf_in[3]          0.440       -2.927
lcd0.spi_buf_in[4]          GATED_CLK|clkout_inferred_clock     DFFPE     Q       spi_buf_in[4]          0.440       -2.858
lcd0.spi_buf_in[5]          GATED_CLK|clkout_inferred_clock     DFFPE     Q       spi_buf_in[5]          0.440       -2.790
lcd0.spi_buf_in[6]          GATED_CLK|clkout_inferred_clock     DFFPE     Q       spi_buf_in[6]          0.440       -2.721
lcd0.spi_buf_in[7]          GATED_CLK|clkout_inferred_clock     DFFPE     Q       spi_buf_in[7]          0.440       -2.653
lcd0.spi_buf_in_high[0]     GATED_CLK|clkout_inferred_clock     DFFPE     Q       spi_buf_in_high[0]     0.440       -2.585
lcd0.spi_buf_in_high[1]     GATED_CLK|clkout_inferred_clock     DFFPE     Q       spi_buf_in_high[1]     0.440       -2.516
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                       Required           
Instance                                                       Reference                           Type      Pin     Net                      Time         Slack 
                                                               Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i     GATED_CLK|clkout_inferred_clock     INV       I       un4_lcd_fifo_data        2.672        -3.132
lcd0.spi_buf_in[1]                                             GATED_CLK|clkout_inferred_clock     DFFPE     D       spi_buf_in_4[1]          2.513        -0.472
lcd0.spi_buf_in[2]                                             GATED_CLK|clkout_inferred_clock     DFFPE     D       spi_buf_in_4[2]          2.513        -0.472
lcd0.spi_buf_in[3]                                             GATED_CLK|clkout_inferred_clock     DFFPE     D       spi_buf_in_4[3]          2.513        -0.472
lcd0.spi_buf_in[4]                                             GATED_CLK|clkout_inferred_clock     DFFPE     D       spi_buf_in_4[4]          2.513        -0.472
lcd0.spi_buf_in[5]                                             GATED_CLK|clkout_inferred_clock     DFFPE     D       spi_buf_in_4[5]          2.513        -0.472
lcd0.spi_buf_in[6]                                             GATED_CLK|clkout_inferred_clock     DFFPE     D       spi_buf_in_4[6]          2.513        -0.472
lcd0.spi_buf_in[7]                                             GATED_CLK|clkout_inferred_clock     DFFPE     D       spi_buf_in_4[7]          2.513        -0.472
lcd0.spi_buf_in_high[0]                                        GATED_CLK|clkout_inferred_clock     DFFPE     D       spi_buf_in_high_4[0]     2.513        -0.472
lcd0.spi_buf_in_high[1]                                        GATED_CLK|clkout_inferred_clock     DFFPE     D       spi_buf_in_high_4[1]     2.513        -0.472
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.672
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.672

    - Propagation time:                      5.804
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.132

    Number of logic level(s):                16
    Starting point:                          lcd0.spi_buf_in[0] / Q
    Ending point:                            lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i / I
    The start point is clocked by            GATED_CLK|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
lcd0.spi_buf_in[0]                                                    DFFPE     Q        Out     0.440     0.440       -         
spi_buf_in[0]                                                         Net       -        -       1.225     -           3         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_0_0      ALU       I1       In      -         1.666       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_0_0      ALU       COUT     Out     1.254     2.920       -         
un4_lcd_fifo_data_cry_0                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_1_0      ALU       CIN      In      -         2.920       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_1_0      ALU       COUT     Out     0.068     2.988       -         
un4_lcd_fifo_data_cry_1                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_2_0      ALU       CIN      In      -         2.988       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_2_0      ALU       COUT     Out     0.068     3.056       -         
un4_lcd_fifo_data_cry_2                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_3_0      ALU       CIN      In      -         3.056       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_3_0      ALU       COUT     Out     0.068     3.125       -         
un4_lcd_fifo_data_cry_3                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_4_0      ALU       CIN      In      -         3.125       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_4_0      ALU       COUT     Out     0.068     3.193       -         
un4_lcd_fifo_data_cry_4                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_5_0      ALU       CIN      In      -         3.193       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_5_0      ALU       COUT     Out     0.068     3.261       -         
un4_lcd_fifo_data_cry_5                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_6_0      ALU       CIN      In      -         3.261       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_6_0      ALU       COUT     Out     0.068     3.330       -         
un4_lcd_fifo_data_cry_6                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_7_0      ALU       CIN      In      -         3.330       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_7_0      ALU       COUT     Out     0.068     3.398       -         
un4_lcd_fifo_data_cry_7                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_8_0      ALU       CIN      In      -         3.398       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_8_0      ALU       COUT     Out     0.068     3.467       -         
un4_lcd_fifo_data_cry_8                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_9_0      ALU       CIN      In      -         3.467       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_9_0      ALU       COUT     Out     0.068     3.535       -         
un4_lcd_fifo_data_cry_9                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_10_0     ALU       CIN      In      -         3.535       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_10_0     ALU       COUT     Out     0.068     3.603       -         
un4_lcd_fifo_data_cry_10                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_11_0     ALU       CIN      In      -         3.603       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_11_0     ALU       COUT     Out     0.068     3.672       -         
un4_lcd_fifo_data_cry_11                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_12_0     ALU       CIN      In      -         3.672       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_12_0     ALU       COUT     Out     0.068     3.740       -         
un4_lcd_fifo_data_cry_12                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_13_0     ALU       CIN      In      -         3.740       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_13_0     ALU       COUT     Out     0.068     3.809       -         
un4_lcd_fifo_data_cry_13                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_14_0     ALU       CIN      In      -         3.809       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_14_0     ALU       COUT     Out     0.068     3.877       -         
un4_lcd_fifo_data_cry_14                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_15_0     ALU       CIN      In      -         3.877       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_15_0     ALU       COUT     Out     0.068     3.946       -         
un4_lcd_fifo_data                                                     Net       -        -       1.859     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i            INV       I        In      -         5.804       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 5.804 is 2.720(46.9%) logic and 3.084(53.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.672
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.672

    - Propagation time:                      5.736
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.063

    Number of logic level(s):                15
    Starting point:                          lcd0.spi_buf_in[1] / Q
    Ending point:                            lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i / I
    The start point is clocked by            GATED_CLK|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
lcd0.spi_buf_in[1]                                                    DFFPE     Q        Out     0.440     0.440       -         
spi_buf_in[1]                                                         Net       -        -       1.225     -           3         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_1_0      ALU       I1       In      -         1.666       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_1_0      ALU       COUT     Out     1.254     2.920       -         
un4_lcd_fifo_data_cry_1                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_2_0      ALU       CIN      In      -         2.920       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_2_0      ALU       COUT     Out     0.068     2.988       -         
un4_lcd_fifo_data_cry_2                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_3_0      ALU       CIN      In      -         2.988       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_3_0      ALU       COUT     Out     0.068     3.056       -         
un4_lcd_fifo_data_cry_3                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_4_0      ALU       CIN      In      -         3.056       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_4_0      ALU       COUT     Out     0.068     3.125       -         
un4_lcd_fifo_data_cry_4                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_5_0      ALU       CIN      In      -         3.125       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_5_0      ALU       COUT     Out     0.068     3.193       -         
un4_lcd_fifo_data_cry_5                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_6_0      ALU       CIN      In      -         3.193       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_6_0      ALU       COUT     Out     0.068     3.261       -         
un4_lcd_fifo_data_cry_6                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_7_0      ALU       CIN      In      -         3.261       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_7_0      ALU       COUT     Out     0.068     3.330       -         
un4_lcd_fifo_data_cry_7                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_8_0      ALU       CIN      In      -         3.330       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_8_0      ALU       COUT     Out     0.068     3.398       -         
un4_lcd_fifo_data_cry_8                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_9_0      ALU       CIN      In      -         3.398       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_9_0      ALU       COUT     Out     0.068     3.467       -         
un4_lcd_fifo_data_cry_9                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_10_0     ALU       CIN      In      -         3.467       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_10_0     ALU       COUT     Out     0.068     3.535       -         
un4_lcd_fifo_data_cry_10                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_11_0     ALU       CIN      In      -         3.535       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_11_0     ALU       COUT     Out     0.068     3.603       -         
un4_lcd_fifo_data_cry_11                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_12_0     ALU       CIN      In      -         3.603       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_12_0     ALU       COUT     Out     0.068     3.672       -         
un4_lcd_fifo_data_cry_12                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_13_0     ALU       CIN      In      -         3.672       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_13_0     ALU       COUT     Out     0.068     3.740       -         
un4_lcd_fifo_data_cry_13                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_14_0     ALU       CIN      In      -         3.740       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_14_0     ALU       COUT     Out     0.068     3.809       -         
un4_lcd_fifo_data_cry_14                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_15_0     ALU       CIN      In      -         3.809       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_15_0     ALU       COUT     Out     0.068     3.877       -         
un4_lcd_fifo_data                                                     Net       -        -       1.859     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i            INV       I        In      -         5.736       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 5.736 is 2.652(46.2%) logic and 3.084(53.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.672
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.672

    - Propagation time:                      5.668
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.995

    Number of logic level(s):                14
    Starting point:                          lcd0.spi_buf_in[2] / Q
    Ending point:                            lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i / I
    The start point is clocked by            GATED_CLK|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
lcd0.spi_buf_in[2]                                                    DFFPE     Q        Out     0.440     0.440       -         
spi_buf_in[2]                                                         Net       -        -       1.225     -           3         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_2_0      ALU       I1       In      -         1.666       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_2_0      ALU       COUT     Out     1.254     2.920       -         
un4_lcd_fifo_data_cry_2                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_3_0      ALU       CIN      In      -         2.920       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_3_0      ALU       COUT     Out     0.068     2.988       -         
un4_lcd_fifo_data_cry_3                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_4_0      ALU       CIN      In      -         2.988       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_4_0      ALU       COUT     Out     0.068     3.056       -         
un4_lcd_fifo_data_cry_4                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_5_0      ALU       CIN      In      -         3.056       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_5_0      ALU       COUT     Out     0.068     3.125       -         
un4_lcd_fifo_data_cry_5                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_6_0      ALU       CIN      In      -         3.125       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_6_0      ALU       COUT     Out     0.068     3.193       -         
un4_lcd_fifo_data_cry_6                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_7_0      ALU       CIN      In      -         3.193       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_7_0      ALU       COUT     Out     0.068     3.261       -         
un4_lcd_fifo_data_cry_7                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_8_0      ALU       CIN      In      -         3.261       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_8_0      ALU       COUT     Out     0.068     3.330       -         
un4_lcd_fifo_data_cry_8                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_9_0      ALU       CIN      In      -         3.330       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_9_0      ALU       COUT     Out     0.068     3.398       -         
un4_lcd_fifo_data_cry_9                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_10_0     ALU       CIN      In      -         3.398       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_10_0     ALU       COUT     Out     0.068     3.467       -         
un4_lcd_fifo_data_cry_10                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_11_0     ALU       CIN      In      -         3.467       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_11_0     ALU       COUT     Out     0.068     3.535       -         
un4_lcd_fifo_data_cry_11                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_12_0     ALU       CIN      In      -         3.535       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_12_0     ALU       COUT     Out     0.068     3.603       -         
un4_lcd_fifo_data_cry_12                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_13_0     ALU       CIN      In      -         3.603       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_13_0     ALU       COUT     Out     0.068     3.672       -         
un4_lcd_fifo_data_cry_13                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_14_0     ALU       CIN      In      -         3.672       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_14_0     ALU       COUT     Out     0.068     3.740       -         
un4_lcd_fifo_data_cry_14                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_15_0     ALU       CIN      In      -         3.740       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_15_0     ALU       COUT     Out     0.068     3.809       -         
un4_lcd_fifo_data                                                     Net       -        -       1.859     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i            INV       I        In      -         5.668       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 5.668 is 2.584(45.6%) logic and 3.084(54.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.672
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.672

    - Propagation time:                      5.599
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.927

    Number of logic level(s):                13
    Starting point:                          lcd0.spi_buf_in[3] / Q
    Ending point:                            lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i / I
    The start point is clocked by            GATED_CLK|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
lcd0.spi_buf_in[3]                                                    DFFPE     Q        Out     0.440     0.440       -         
spi_buf_in[3]                                                         Net       -        -       1.225     -           3         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_3_0      ALU       I1       In      -         1.666       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_3_0      ALU       COUT     Out     1.254     2.920       -         
un4_lcd_fifo_data_cry_3                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_4_0      ALU       CIN      In      -         2.920       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_4_0      ALU       COUT     Out     0.068     2.988       -         
un4_lcd_fifo_data_cry_4                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_5_0      ALU       CIN      In      -         2.988       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_5_0      ALU       COUT     Out     0.068     3.056       -         
un4_lcd_fifo_data_cry_5                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_6_0      ALU       CIN      In      -         3.056       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_6_0      ALU       COUT     Out     0.068     3.125       -         
un4_lcd_fifo_data_cry_6                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_7_0      ALU       CIN      In      -         3.125       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_7_0      ALU       COUT     Out     0.068     3.193       -         
un4_lcd_fifo_data_cry_7                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_8_0      ALU       CIN      In      -         3.193       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_8_0      ALU       COUT     Out     0.068     3.261       -         
un4_lcd_fifo_data_cry_8                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_9_0      ALU       CIN      In      -         3.261       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_9_0      ALU       COUT     Out     0.068     3.330       -         
un4_lcd_fifo_data_cry_9                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_10_0     ALU       CIN      In      -         3.330       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_10_0     ALU       COUT     Out     0.068     3.398       -         
un4_lcd_fifo_data_cry_10                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_11_0     ALU       CIN      In      -         3.398       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_11_0     ALU       COUT     Out     0.068     3.467       -         
un4_lcd_fifo_data_cry_11                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_12_0     ALU       CIN      In      -         3.467       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_12_0     ALU       COUT     Out     0.068     3.535       -         
un4_lcd_fifo_data_cry_12                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_13_0     ALU       CIN      In      -         3.535       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_13_0     ALU       COUT     Out     0.068     3.603       -         
un4_lcd_fifo_data_cry_13                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_14_0     ALU       CIN      In      -         3.603       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_14_0     ALU       COUT     Out     0.068     3.672       -         
un4_lcd_fifo_data_cry_14                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_15_0     ALU       CIN      In      -         3.672       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_15_0     ALU       COUT     Out     0.068     3.740       -         
un4_lcd_fifo_data                                                     Net       -        -       1.859     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i            INV       I        In      -         5.599       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 5.599 is 2.515(44.9%) logic and 3.084(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.672
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.672

    - Propagation time:                      5.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.858

    Number of logic level(s):                12
    Starting point:                          lcd0.spi_buf_in[4] / Q
    Ending point:                            lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i / I
    The start point is clocked by            GATED_CLK|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
lcd0.spi_buf_in[4]                                                    DFFPE     Q        Out     0.440     0.440       -         
spi_buf_in[4]                                                         Net       -        -       1.225     -           3         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_4_0      ALU       I1       In      -         1.666       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_4_0      ALU       COUT     Out     1.254     2.920       -         
un4_lcd_fifo_data_cry_4                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_5_0      ALU       CIN      In      -         2.920       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_5_0      ALU       COUT     Out     0.068     2.988       -         
un4_lcd_fifo_data_cry_5                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_6_0      ALU       CIN      In      -         2.988       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_6_0      ALU       COUT     Out     0.068     3.056       -         
un4_lcd_fifo_data_cry_6                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_7_0      ALU       CIN      In      -         3.056       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_7_0      ALU       COUT     Out     0.068     3.125       -         
un4_lcd_fifo_data_cry_7                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_8_0      ALU       CIN      In      -         3.125       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_8_0      ALU       COUT     Out     0.068     3.193       -         
un4_lcd_fifo_data_cry_8                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_9_0      ALU       CIN      In      -         3.193       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_9_0      ALU       COUT     Out     0.068     3.261       -         
un4_lcd_fifo_data_cry_9                                               Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_10_0     ALU       CIN      In      -         3.261       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_10_0     ALU       COUT     Out     0.068     3.330       -         
un4_lcd_fifo_data_cry_10                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_11_0     ALU       CIN      In      -         3.330       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_11_0     ALU       COUT     Out     0.068     3.398       -         
un4_lcd_fifo_data_cry_11                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_12_0     ALU       CIN      In      -         3.398       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_12_0     ALU       COUT     Out     0.068     3.467       -         
un4_lcd_fifo_data_cry_12                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_13_0     ALU       CIN      In      -         3.467       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_13_0     ALU       COUT     Out     0.068     3.535       -         
un4_lcd_fifo_data_cry_13                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_14_0     ALU       CIN      In      -         3.535       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_14_0     ALU       COUT     Out     0.068     3.603       -         
un4_lcd_fifo_data_cry_14                                              Net       -        -       0.000     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_15_0     ALU       CIN      In      -         3.603       -         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_cry_15_0     ALU       COUT     Out     0.068     3.672       -         
un4_lcd_fifo_data                                                     Net       -        -       1.859     -           1         
lcd0.PSRAM_READ_0\._SHIFT_IN_4_16_2_0\.un4_lcd_fifo_data_i            INV       I        In      -         5.531       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 5.531 is 2.447(44.2%) logic and 3.084(55.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PLL0|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                             Arrival           
Instance                Reference                      Type       Pin     Net                Time        Slack 
                        Clock                                                                                  
---------------------------------------------------------------------------------------------------------------
lcd0.task_state[9]      PLL0|clkout_inferred_clock     DFFNC      Q       task_state[9]      0.440       -3.272
lcd0.task_state[7]      PLL0|clkout_inferred_clock     DFFNC      Q       task_state[7]      0.440       -3.192
lcd0.tick_cnt[10]       PLL0|clkout_inferred_clock     DFFNCE     Q       tick_cnt[10]       0.440       -3.120
lcd0.tick_cnt[9]        PLL0|clkout_inferred_clock     DFFNCE     Q       tick_cnt[9]        0.440       -3.039
lcd0.tick_cnt[13]       PLL0|clkout_inferred_clock     DFFNCE     Q       tick_cnt[13]       0.440       -3.039
lcd0.task_x[2]          PLL0|clkout_inferred_clock     DFFNC      Q       task_x[2]          0.440       -3.005
lcd0.tick_cnt[12]       PLL0|clkout_inferred_clock     DFFNCE     Q       tick_cnt[12]       0.440       -2.959
lcd0.task_state[11]     PLL0|clkout_inferred_clock     DFFNC      Q       task_state[11]     0.440       -2.940
lcd0.task_x[1]          PLL0|clkout_inferred_clock     DFFNC      Q       task_x[1]          0.440       -2.925
lcd0.task_state[25]     PLL0|clkout_inferred_clock     DFFNC      Q       task_state[25]     0.440       -2.866
===============================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                           Required           
Instance                  Reference                      Type       Pin     Net              Time         Slack 
                          Clock                                                                                 
----------------------------------------------------------------------------------------------------------------
lcd0.task_x[3]            PLL0|clkout_inferred_clock     DFFNC      D       task_x_79[3]     18.384       -3.272
lcd0.task_x[1]            PLL0|clkout_inferred_clock     DFFNC      D       N_96_i           18.384       -3.047
lcd0.task_x[2]            PLL0|clkout_inferred_clock     DFFNC      D       N_98_i           18.384       -2.866
lcd0.task_x[0]            PLL0|clkout_inferred_clock     DFFNC      D       N_94_i           18.384       -1.196
lcd0.spi_mode[0]          PLL0|clkout_inferred_clock     DFFNE      CE      N_1247_i         18.384       1.616 
lcd0.spi_mode[1]          PLL0|clkout_inferred_clock     DFFNE      CE      N_1247_i         18.384       1.616 
lcd0.psram_sio_out[0]     PLL0|clkout_inferred_clock     DFFNCE     CE      un54_i           18.384       2.335 
lcd0.psram_sio_out[1]     PLL0|clkout_inferred_clock     DFFNCE     CE      un54_i           18.384       2.335 
lcd0.psram_sio_out[2]     PLL0|clkout_inferred_clock     DFFNCE     CE      un54_i           18.384       2.335 
lcd0.psram_sio_out[3]     PLL0|clkout_inferred_clock     DFFNCE     CE      un54_i           18.384       2.335 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      18.544
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.384

    - Propagation time:                      21.657
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                9
    Starting point:                          lcd0.task_state[9] / Q
    Ending point:                            lcd0.task_x[3] / D
    The start point is clocked by            PLL0|clkout_inferred_clock [falling] on pin CLK
    The end   point is clocked by            PLL0|clkout_inferred_clock [falling] on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                            Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
lcd0.task_state[9]                                              DFFNC     Q        Out     0.440     0.440       -         
task_state[9]                                                   Net       -        -       1.225     -           5         
lcd0.psram_sio_out_140_u_i_0_o2_7[0]                            LUT4      I1       In      -         1.666       -         
lcd0.psram_sio_out_140_u_i_0_o2_7[0]                            LUT4      F        Out     1.319     2.984       -         
N_533                                                           Net       -        -       1.225     -           6         
lcd0.un1_state_1_0_a2_6_a2_0_o2                                 LUT4      I0       In      -         4.210       -         
lcd0.un1_state_1_0_a2_6_a2_0_o2                                 LUT4      F        Out     1.238     5.448       -         
N_380                                                           Net       -        -       1.225     -           4         
lcd0.PSRAM_RESET_0\.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2     LUT3      I0       In      -         6.673       -         
lcd0.PSRAM_RESET_0\.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2     LUT3      F        Out     1.238     7.912       -         
N_547                                                           Net       -        -       1.225     -           4         
lcd0.un1_state_1_0_5_0                                          LUT4      I0       In      -         9.137       -         
lcd0.un1_state_1_0_5_0                                          LUT4      F        Out     1.238     10.375      -         
un1_state_1_0_5_1                                               Net       -        -       0.919     -           1         
lcd0.un1_state_1_0_5                                            LUT4      I1       In      -         11.294      -         
lcd0.un1_state_1_0_5                                            LUT4      F        Out     1.319     12.613      -         
un1_state_1_0_5                                                 Net       -        -       1.225     -           3         
lcd0.un1_state_1_0                                              LUT3      I2       In      -         13.838      -         
lcd0.un1_state_1_0                                              LUT3      F        Out     0.986     14.825      -         
un1_state_1_0                                                   Net       -        -       1.225     -           6         
lcd0.task_x_79_1_iv_i_a2_3_0_a2[0]                              LUT4      I2       In      -         16.050      -         
lcd0.task_x_79_1_iv_i_a2_3_0_a2[0]                              LUT4      F        Out     0.986     17.036      -         
N_312                                                           Net       -        -       1.225     -           2         
lcd0.task_x_79_1_iv_0_0_a3[3]                                   LUT3      I0       In      -         18.261      -         
lcd0.task_x_79_1_iv_0_0_a3[3]                                   LUT3      F        Out     1.238     19.500      -         
N_655                                                           Net       -        -       0.919     -           1         
lcd0.task_x_79_1_iv_0_0[3]                                      LUT4      I0       In      -         20.419      -         
lcd0.task_x_79_1_iv_0_0[3]                                      LUT4      F        Out     1.238     21.657      -         
task_x_79[3]                                                    Net       -        -       0.000     -           1         
lcd0.task_x[3]                                                  DFFNC     D        In      -         21.657      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 21.817 is 11.402(52.3%) logic and 10.414(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      18.544
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.384

    - Propagation time:                      21.577
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.192

    Number of logic level(s):                9
    Starting point:                          lcd0.task_state[7] / Q
    Ending point:                            lcd0.task_x[3] / D
    The start point is clocked by            PLL0|clkout_inferred_clock [falling] on pin CLK
    The end   point is clocked by            PLL0|clkout_inferred_clock [falling] on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                            Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
lcd0.task_state[7]                                              DFFNC     Q        Out     0.440     0.440       -         
task_state[7]                                                   Net       -        -       1.225     -           7         
lcd0.psram_sio_out_140_u_i_0_o2_7[0]                            LUT4      I0       In      -         1.666       -         
lcd0.psram_sio_out_140_u_i_0_o2_7[0]                            LUT4      F        Out     1.238     2.904       -         
N_533                                                           Net       -        -       1.225     -           6         
lcd0.un1_state_1_0_a2_6_a2_0_o2                                 LUT4      I0       In      -         4.129       -         
lcd0.un1_state_1_0_a2_6_a2_0_o2                                 LUT4      F        Out     1.238     5.368       -         
N_380                                                           Net       -        -       1.225     -           4         
lcd0.PSRAM_RESET_0\.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2     LUT3      I0       In      -         6.593       -         
lcd0.PSRAM_RESET_0\.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2     LUT3      F        Out     1.238     7.831       -         
N_547                                                           Net       -        -       1.225     -           4         
lcd0.un1_state_1_0_5_0                                          LUT4      I0       In      -         9.056       -         
lcd0.un1_state_1_0_5_0                                          LUT4      F        Out     1.238     10.295      -         
un1_state_1_0_5_1                                               Net       -        -       0.919     -           1         
lcd0.un1_state_1_0_5                                            LUT4      I1       In      -         11.214      -         
lcd0.un1_state_1_0_5                                            LUT4      F        Out     1.319     12.533      -         
un1_state_1_0_5                                                 Net       -        -       1.225     -           3         
lcd0.un1_state_1_0                                              LUT3      I2       In      -         13.758      -         
lcd0.un1_state_1_0                                              LUT3      F        Out     0.986     14.744      -         
un1_state_1_0                                                   Net       -        -       1.225     -           6         
lcd0.task_x_79_1_iv_i_a2_3_0_a2[0]                              LUT4      I2       In      -         15.969      -         
lcd0.task_x_79_1_iv_i_a2_3_0_a2[0]                              LUT4      F        Out     0.986     16.956      -         
N_312                                                           Net       -        -       1.225     -           2         
lcd0.task_x_79_1_iv_0_0_a3[3]                                   LUT3      I0       In      -         18.181      -         
lcd0.task_x_79_1_iv_0_0_a3[3]                                   LUT3      F        Out     1.238     19.419      -         
N_655                                                           Net       -        -       0.919     -           1         
lcd0.task_x_79_1_iv_0_0[3]                                      LUT4      I0       In      -         20.338      -         
lcd0.task_x_79_1_iv_0_0[3]                                      LUT4      F        Out     1.238     21.577      -         
task_x_79[3]                                                    Net       -        -       0.000     -           1         
lcd0.task_x[3]                                                  DFFNC     D        In      -         21.577      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 21.736 is 11.322(52.1%) logic and 10.414(47.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      18.544
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.384

    - Propagation time:                      21.504
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.120

    Number of logic level(s):                9
    Starting point:                          lcd0.tick_cnt[10] / Q
    Ending point:                            lcd0.task_x[3] / D
    The start point is clocked by            PLL0|clkout_inferred_clock [falling] on pin CLK
    The end   point is clocked by            PLL0|clkout_inferred_clock [falling] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
lcd0.tick_cnt[10]                                DFFNCE     Q        Out     0.440     0.440       -         
tick_cnt[10]                                     Net        -        -       1.225     -           2         
lcd0.PSRAM_RESET_0\.psram_ce_n2_i_i_o2_N_3L3     LUT3       I1       In      -         1.666       -         
lcd0.PSRAM_RESET_0\.psram_ce_n2_i_i_o2_N_3L3     LUT3       F        Out     1.319     2.984       -         
psram_ce_n2_i_i_o2_N_3L3                         Net        -        -       0.919     -           1         
lcd0.PSRAM_RESET_0\.psram_ce_n2_i_i_o2           LUT4       I1       In      -         3.903       -         
lcd0.PSRAM_RESET_0\.psram_ce_n2_i_i_o2           LUT4       F        Out     1.319     5.222       -         
N_169                                            Net        -        -       1.298     -           17        
lcd0.psram_ce_n_0_sqmuxa_0_a2                    LUT2       I0       In      -         6.521       -         
lcd0.psram_ce_n_0_sqmuxa_0_a2                    LUT2       F        Out     1.238     7.759       -         
psram_ce_n_0_sqmuxa                              Net        -        -       1.225     -           3         
lcd0.un1_state_1_0_a2_1                          LUT4       I1       In      -         8.984       -         
lcd0.un1_state_1_0_a2_1                          LUT4       F        Out     1.319     10.303      -         
N_56                                             Net        -        -       0.919     -           1         
lcd0.un1_state_1_0_5                             LUT4       I0       In      -         11.222      -         
lcd0.un1_state_1_0_5                             LUT4       F        Out     1.238     12.460      -         
un1_state_1_0_5                                  Net        -        -       1.225     -           3         
lcd0.un1_state_1_0                               LUT3       I2       In      -         13.685      -         
lcd0.un1_state_1_0                               LUT3       F        Out     0.986     14.672      -         
un1_state_1_0                                    Net        -        -       1.225     -           6         
lcd0.task_x_79_1_iv_i_a2_3_0_a2[0]               LUT4       I2       In      -         15.897      -         
lcd0.task_x_79_1_iv_i_a2_3_0_a2[0]               LUT4       F        Out     0.986     16.883      -         
N_312                                            Net        -        -       1.225     -           2         
lcd0.task_x_79_1_iv_0_0_a3[3]                    LUT3       I0       In      -         18.109      -         
lcd0.task_x_79_1_iv_0_0_a3[3]                    LUT3       F        Out     1.238     19.347      -         
N_655                                            Net        -        -       0.919     -           1         
lcd0.task_x_79_1_iv_0_0[3]                       LUT4       I0       In      -         20.266      -         
lcd0.task_x_79_1_iv_0_0[3]                       LUT4       F        Out     1.238     21.504      -         
task_x_79[3]                                     Net        -        -       0.000     -           1         
lcd0.task_x[3]                                   DFFNC      D        In      -         21.504      -         
=============================================================================================================
Total path delay (propagation time + setup) of 21.664 is 11.483(53.0%) logic and 10.181(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      18.544
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.384

    - Propagation time:                      21.431
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.047

    Number of logic level(s):                9
    Starting point:                          lcd0.task_state[9] / Q
    Ending point:                            lcd0.task_x[1] / D
    The start point is clocked by            PLL0|clkout_inferred_clock [falling] on pin CLK
    The end   point is clocked by            PLL0|clkout_inferred_clock [falling] on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                            Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
lcd0.task_state[9]                                              DFFNC     Q        Out     0.440     0.440       -         
task_state[9]                                                   Net       -        -       1.225     -           5         
lcd0.psram_sio_out_140_u_i_0_o2_7[0]                            LUT4      I1       In      -         1.666       -         
lcd0.psram_sio_out_140_u_i_0_o2_7[0]                            LUT4      F        Out     1.319     2.984       -         
N_533                                                           Net       -        -       1.225     -           6         
lcd0.un1_state_1_0_a2_6_a2_0_o2                                 LUT4      I0       In      -         4.210       -         
lcd0.un1_state_1_0_a2_6_a2_0_o2                                 LUT4      F        Out     1.238     5.448       -         
N_380                                                           Net       -        -       1.225     -           4         
lcd0.PSRAM_RESET_0\.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2     LUT3      I0       In      -         6.673       -         
lcd0.PSRAM_RESET_0\.task_state67_0_a6_1_0_a2_1_a2_1_a2_0_o2     LUT3      F        Out     1.238     7.912       -         
N_547                                                           Net       -        -       1.225     -           4         
lcd0.un1_state_1_0_5_0                                          LUT4      I0       In      -         9.137       -         
lcd0.un1_state_1_0_5_0                                          LUT4      F        Out     1.238     10.375      -         
un1_state_1_0_5_1                                               Net       -        -       0.919     -           1         
lcd0.un1_state_1_0_5                                            LUT4      I1       In      -         11.294      -         
lcd0.un1_state_1_0_5                                            LUT4      F        Out     1.319     12.613      -         
un1_state_1_0_5                                                 Net       -        -       1.225     -           3         
lcd0.un1_state_1_0                                              LUT3      I2       In      -         13.838      -         
lcd0.un1_state_1_0                                              LUT3      F        Out     0.986     14.825      -         
un1_state_1_0                                                   Net       -        -       1.225     -           6         
lcd0.task_x_79_1_iv_i_m2[1]                                     LUT3      I2       In      -         16.050      -         
lcd0.task_x_79_1_iv_i_m2[1]                                     LUT3      F        Out     0.986     17.036      -         
N_125                                                           Net       -        -       0.919     -           1         
lcd0.N_96_i_1                                                   LUT3      I0       In      -         17.955      -         
lcd0.N_96_i_1                                                   LUT3      F        Out     1.238     19.193      -         
N_96_i_1                                                        Net       -        -       0.919     -           1         
lcd0.N_96_i                                                     LUT4      I1       In      -         20.112      -         
lcd0.N_96_i                                                     LUT4      F        Out     1.319     21.431      -         
N_96_i                                                          Net       -        -       0.000     -           1         
lcd0.task_x[1]                                                  DFFNC     D        In      -         21.431      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 21.591 is 11.483(53.2%) logic and 10.108(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      18.544
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.384

    - Propagation time:                      21.424
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.039

    Number of logic level(s):                9
    Starting point:                          lcd0.tick_cnt[9] / Q
    Ending point:                            lcd0.task_x[3] / D
    The start point is clocked by            PLL0|clkout_inferred_clock [falling] on pin CLK
    The end   point is clocked by            PLL0|clkout_inferred_clock [falling] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
lcd0.tick_cnt[9]                                 DFFNCE     Q        Out     0.440     0.440       -         
tick_cnt[9]                                      Net        -        -       1.225     -           2         
lcd0.PSRAM_RESET_0\.psram_ce_n2_i_i_o2_N_3L3     LUT3       I0       In      -         1.666       -         
lcd0.PSRAM_RESET_0\.psram_ce_n2_i_i_o2_N_3L3     LUT3       F        Out     1.238     2.904       -         
psram_ce_n2_i_i_o2_N_3L3                         Net        -        -       0.919     -           1         
lcd0.PSRAM_RESET_0\.psram_ce_n2_i_i_o2           LUT4       I1       In      -         3.823       -         
lcd0.PSRAM_RESET_0\.psram_ce_n2_i_i_o2           LUT4       F        Out     1.319     5.142       -         
N_169                                            Net        -        -       1.298     -           17        
lcd0.psram_ce_n_0_sqmuxa_0_a2                    LUT2       I0       In      -         6.440       -         
lcd0.psram_ce_n_0_sqmuxa_0_a2                    LUT2       F        Out     1.238     7.678       -         
psram_ce_n_0_sqmuxa                              Net        -        -       1.225     -           3         
lcd0.un1_state_1_0_a2_1                          LUT4       I1       In      -         8.904       -         
lcd0.un1_state_1_0_a2_1                          LUT4       F        Out     1.319     10.223      -         
N_56                                             Net        -        -       0.919     -           1         
lcd0.un1_state_1_0_5                             LUT4       I0       In      -         11.141      -         
lcd0.un1_state_1_0_5                             LUT4       F        Out     1.238     12.380      -         
un1_state_1_0_5                                  Net        -        -       1.225     -           3         
lcd0.un1_state_1_0                               LUT3       I2       In      -         13.605      -         
lcd0.un1_state_1_0                               LUT3       F        Out     0.986     14.591      -         
un1_state_1_0                                    Net        -        -       1.225     -           6         
lcd0.task_x_79_1_iv_i_a2_3_0_a2[0]               LUT4       I2       In      -         15.817      -         
lcd0.task_x_79_1_iv_i_a2_3_0_a2[0]               LUT4       F        Out     0.986     16.803      -         
N_312                                            Net        -        -       1.225     -           2         
lcd0.task_x_79_1_iv_0_0_a3[3]                    LUT3       I0       In      -         18.028      -         
lcd0.task_x_79_1_iv_0_0_a3[3]                    LUT3       F        Out     1.238     19.267      -         
N_655                                            Net        -        -       0.919     -           1         
lcd0.task_x_79_1_iv_0_0[3]                       LUT4       I0       In      -         20.186      -         
lcd0.task_x_79_1_iv_0_0[3]                       LUT4       F        Out     1.238     21.424      -         
task_x_79[3]                                     Net        -        -       0.000     -           1         
lcd0.task_x[3]                                   DFFNC      D        In      -         21.424      -         
=============================================================================================================
Total path delay (propagation time + setup) of 21.584 is 11.402(52.8%) logic and 10.181(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PLL0|clkoutd_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                                       Arrival           
Instance                                                  Reference                       Type     Pin     Net                           Time        Slack 
                                                          Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[5\]     PLL0|clkoutd_inferred_clock     DFFC     Q       \\Equal\.rq2_wptr_fast[5]     0.440       -2.637
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[2\]     PLL0|clkoutd_inferred_clock     DFFC     Q       \\Equal\.rq2_wptr_fast[2]     0.440       -2.557
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[4\]     PLL0|clkoutd_inferred_clock     DFFC     Q       \\Equal\.rq2_wptr_fast[4]     0.440       -2.557
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[6\]     PLL0|clkoutd_inferred_clock     DFFC     Q       \\Equal\.rq2_wptr_fast[6]     0.440       -2.486
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_Z\[1\]          PLL0|clkoutd_inferred_clock     DFFC     Q       \\Equal\.rq2_wptr[1]          0.440       -2.477
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_Z\[7\]          PLL0|clkoutd_inferred_clock     DFFC     Q       \\Equal\.rq2_wptr[7]          0.440       -2.444
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_Z\[6\]          PLL0|clkoutd_inferred_clock     DFFC     Q       \\Equal\.rq2_wptr[6]          0.440       -2.364
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[3\]     PLL0|clkoutd_inferred_clock     DFFC     Q       \\Equal\.rq2_wptr_fast[3]     0.440       -2.225
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_Z\[0\]          PLL0|clkoutd_inferred_clock     DFFC     Q       \\Equal\.rq2_wptr[0]          0.440       -2.180
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[7\]     PLL0|clkoutd_inferred_clock     DFFC     Q       \\Equal\.rq2_wptr_fast[7]     0.440       -2.154
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                             Required           
Instance                                   Reference                       Type     Pin     Net                 Time         Slack 
                                           Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z     PLL0|clkoutd_inferred_clock     DFFP     D       arempty_val         14.786       -2.637
lcd0.lcd_fifo.fifo_inst.Empty_Z            PLL0|clkoutd_inferred_clock     DFFP     D       rempty_val_NE_i     14.786       0.889 
LCD_B_1[3]                                 PLL0|clkoutd_inferred_clock     DFFP     D       lcd_b[0]            7.313        3.441 
LCD_B_1[4]                                 PLL0|clkoutd_inferred_clock     DFFP     D       lcd_b[1]            7.313        3.441 
LCD_DEN                                    PLL0|clkoutd_inferred_clock     DFFC     D       lcd_den             7.313        3.441 
LCD_G_1[2]                                 PLL0|clkoutd_inferred_clock     DFFP     D       lcd_g[0]            7.313        3.441 
LCD_G_1[3]                                 PLL0|clkoutd_inferred_clock     DFFP     D       lcd_g[1]            7.313        3.441 
LCD_G_1[4]                                 PLL0|clkoutd_inferred_clock     DFFP     D       lcd_g[2]            7.313        3.441 
LCD_G_1[5]                                 PLL0|clkoutd_inferred_clock     DFFP     D       lcd_g[3]            7.313        3.441 
LCD_R_1[3]                                 PLL0|clkoutd_inferred_clock     DFFP     D       lcd_r[0]            7.313        3.441 
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.945
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.786

    - Propagation time:                      17.423
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.637

    Number of logic level(s):                8
    Starting point:                          lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[5\] / Q
    Ending point:                            lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z / D
    The start point is clocked by            PLL0|clkoutd_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL0|clkoutd_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[5\]      DFFC     Q        Out     0.440     0.440       -         
\\Equal\.rq2_wptr_fast[5]                                  Net      -        -       1.225     -           3         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a2_0_x2\[4\]      LUT4     I1       In      -         1.666       -         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a2_0_x2\[4\]      LUT4     F        Out     1.319     2.984       -         
N_51_i_i                                                   Net      -        -       1.225     -           9         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_axb_0_cZ                LUT4     I1       In      -         4.210       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_axb_0_cZ                LUT4     F        Out     1.319     5.528       -         
rcnt_sub_0_axb_0                                           Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_axb_0_lfx_cZ            LUT2     I1       In      -         6.447       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_axb_0_lfx_cZ            LUT2     F        Out     1.319     7.766       -         
rcnt_sub_0_axb_0_lfx                                       Net      -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_cry_0_0                 ALU      I0       In      -         8.991       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_cry_0_0                 ALU      COUT     Out     1.150     10.141      -         
rcnt_sub_0_cry_0                                           Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_cry_1_0                 ALU      CIN      In      -         10.141      -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_cry_1_0                 ALU      SUM      Out     0.676     10.816      -         
rcnt_sub0[1]                                               Net      -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_N_4L6_0_N_2L1_cZ     LUT4     I2       In      -         12.042      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_N_4L6_0_N_2L1_cZ     LUT4     F        Out     0.986     13.028      -         
arempty_val_0_N_4L6_0_N_2L1                                Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_N_4L6_0_cZ           LUT4     I0       In      -         13.947      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_N_4L6_0_cZ           LUT4     F        Out     1.238     15.185      -         
arempty_val_0_N_4L6_0                                      Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0                      LUT4     I1       In      -         16.104      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0                      LUT4     F        Out     1.319     17.423      -         
arempty_val                                                Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z                     DFFP     D        In      -         17.423      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.583 is 9.925(56.4%) logic and 7.657(43.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.945
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.786

    - Propagation time:                      17.343
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.557

    Number of logic level(s):                13
    Starting point:                          lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[2\] / Q
    Ending point:                            lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z / D
    The start point is clocked by            PLL0|clkoutd_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL0|clkoutd_inferred_clock [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[2\]          DFFC     Q        Out     0.440     0.440       -         
\\Equal\.rq2_wptr_fast[2]                                      Net      -        -       1.225     -           9         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a2_i_x2_0_cZ\[1\]     LUT3     I1       In      -         1.666       -         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a2_i_x2_0_cZ\[1\]     LUT3     F        Out     1.319     2.984       -         
rcnt_sub_v_0_0_a2_i_x2_0[1]                                    Net      -        -       1.225     -           5         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a3_0_x2\[0\]          LUT4     I3       In      -         4.210       -         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a3_0_x2\[0\]          LUT4     F        Out     0.751     4.961       -         
N_69_i                                                         Net      -        -       1.225     -           2         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_axb_0_lfx_cZ                LUT2     I0       In      -         6.186       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_axb_0_lfx_cZ                LUT2     F        Out     1.238     7.424       -         
rcnt_sub_1_axb_0_lfx                                           Net      -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_0_0                     ALU      I0       In      -         8.650       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_0_0                     ALU      COUT     Out     1.150     9.799       -         
rcnt_sub_1_cry_0                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_1_0                     ALU      CIN      In      -         9.799       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_1_0                     ALU      COUT     Out     0.068     9.868       -         
rcnt_sub_1_cry_1                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_2_0                     ALU      CIN      In      -         9.868       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_2_0                     ALU      COUT     Out     0.068     9.936       -         
rcnt_sub_1_cry_2                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_3_0                     ALU      CIN      In      -         9.936       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_3_0                     ALU      COUT     Out     0.068     10.004      -         
rcnt_sub_1_cry_3                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_4_0                     ALU      CIN      In      -         10.004      -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_4_0                     ALU      COUT     Out     0.068     10.073      -         
rcnt_sub_1_cry_4                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_5_0                     ALU      CIN      In      -         10.073      -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_5_0                     ALU      COUT     Out     0.068     10.141      -         
rcnt_sub_1_cry_5                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_6_0                     ALU      CIN      In      -         10.141      -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_6_0                     ALU      SUM      Out     0.676     10.817      -         
rcnt_sub1[6]                                                   Net      -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4_N_2L1_0             LUT4     I2       In      -         12.042      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4_N_2L1_0             LUT4     F        Out     0.986     13.028      -         
arempty_val_0_a3_4_1                                           Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4                     LUT4     I0       In      -         13.947      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4                     LUT4     F        Out     1.238     15.186      -         
arempty_val_0_1                                                Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0                          LUT4     I0       In      -         16.105      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0                          LUT4     F        Out     1.238     17.343      -         
arempty_val                                                    Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z                         DFFP     D        In      -         17.343      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 17.503 is 9.539(54.5%) logic and 7.964(45.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.945
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.786

    - Propagation time:                      17.343
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.557

    Number of logic level(s):                8
    Starting point:                          lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[4\] / Q
    Ending point:                            lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z / D
    The start point is clocked by            PLL0|clkoutd_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL0|clkoutd_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[4\]      DFFC     Q        Out     0.440     0.440       -         
\\Equal\.rq2_wptr_fast[4]                                  Net      -        -       1.225     -           3         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a2_0_x2\[4\]      LUT4     I0       In      -         1.666       -         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a2_0_x2\[4\]      LUT4     F        Out     1.238     2.904       -         
N_51_i_i                                                   Net      -        -       1.225     -           9         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_axb_0_cZ                LUT4     I1       In      -         4.129       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_axb_0_cZ                LUT4     F        Out     1.319     5.448       -         
rcnt_sub_0_axb_0                                           Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_axb_0_lfx_cZ            LUT2     I1       In      -         6.367       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_axb_0_lfx_cZ            LUT2     F        Out     1.319     7.686       -         
rcnt_sub_0_axb_0_lfx                                       Net      -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_cry_0_0                 ALU      I0       In      -         8.911       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_cry_0_0                 ALU      COUT     Out     1.150     10.060      -         
rcnt_sub_0_cry_0                                           Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_cry_1_0                 ALU      CIN      In      -         10.060      -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_0_cry_1_0                 ALU      SUM      Out     0.676     10.736      -         
rcnt_sub0[1]                                               Net      -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_N_4L6_0_N_2L1_cZ     LUT4     I2       In      -         11.961      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_N_4L6_0_N_2L1_cZ     LUT4     F        Out     0.986     12.948      -         
arempty_val_0_N_4L6_0_N_2L1                                Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_N_4L6_0_cZ           LUT4     I0       In      -         13.867      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_N_4L6_0_cZ           LUT4     F        Out     1.238     15.105      -         
arempty_val_0_N_4L6_0                                      Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0                      LUT4     I1       In      -         16.024      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0                      LUT4     F        Out     1.319     17.343      -         
arempty_val                                                Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z                     DFFP     D        In      -         17.343      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 17.502 is 9.845(56.2%) logic and 7.657(43.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.945
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.786

    - Propagation time:                      17.272
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.486

    Number of logic level(s):                13
    Starting point:                          lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[6\] / Q
    Ending point:                            lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z / D
    The start point is clocked by            PLL0|clkoutd_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL0|clkoutd_inferred_clock [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_fast_Z\[6\]          DFFC     Q        Out     0.440     0.440       -         
\\Equal\.rq2_wptr_fast[6]                                      Net      -        -       1.225     -           3         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a2_0_x2_x_cZ\[4\]     LUT3     I1       In      -         1.666       -         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a2_0_x2_x_cZ\[4\]     LUT3     F        Out     1.319     2.984       -         
rcnt_sub_v_0_0_a2_0_x2_x[4]                                    Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a3_0_x2\[0\]          LUT4     I2       In      -         3.903       -         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a3_0_x2\[0\]          LUT4     F        Out     0.986     4.890       -         
N_69_i                                                         Net      -        -       1.225     -           2         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_axb_0_lfx_cZ                LUT2     I0       In      -         6.115       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_axb_0_lfx_cZ                LUT2     F        Out     1.238     7.353       -         
rcnt_sub_1_axb_0_lfx                                           Net      -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_0_0                     ALU      I0       In      -         8.579       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_0_0                     ALU      COUT     Out     1.150     9.728       -         
rcnt_sub_1_cry_0                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_1_0                     ALU      CIN      In      -         9.728       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_1_0                     ALU      COUT     Out     0.068     9.796       -         
rcnt_sub_1_cry_1                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_2_0                     ALU      CIN      In      -         9.796       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_2_0                     ALU      COUT     Out     0.068     9.865       -         
rcnt_sub_1_cry_2                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_3_0                     ALU      CIN      In      -         9.865       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_3_0                     ALU      COUT     Out     0.068     9.933       -         
rcnt_sub_1_cry_3                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_4_0                     ALU      CIN      In      -         9.933       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_4_0                     ALU      COUT     Out     0.068     10.002      -         
rcnt_sub_1_cry_4                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_5_0                     ALU      CIN      In      -         10.002      -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_5_0                     ALU      COUT     Out     0.068     10.070      -         
rcnt_sub_1_cry_5                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_6_0                     ALU      CIN      In      -         10.070      -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_6_0                     ALU      SUM      Out     0.676     10.746      -         
rcnt_sub1[6]                                                   Net      -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4_N_2L1_0             LUT4     I2       In      -         11.971      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4_N_2L1_0             LUT4     F        Out     0.986     12.957      -         
arempty_val_0_a3_4_1                                           Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4                     LUT4     I0       In      -         13.876      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4                     LUT4     F        Out     1.238     15.115      -         
arempty_val_0_1                                                Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0                          LUT4     I0       In      -         16.034      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0                          LUT4     F        Out     1.238     17.272      -         
arempty_val                                                    Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z                         DFFP     D        In      -         17.272      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 17.431 is 9.774(56.1%) logic and 7.657(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.945
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.786

    - Propagation time:                      17.263
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.477

    Number of logic level(s):                13
    Starting point:                          lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_Z\[1\] / Q
    Ending point:                            lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z / D
    The start point is clocked by            PLL0|clkoutd_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL0|clkoutd_inferred_clock [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.rq2_wptr_Z\[1\]               DFFC     Q        Out     0.440     0.440       -         
\\Equal\.rq2_wptr[1]                                           Net      -        -       1.225     -           6         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a2_i_x2_0_cZ\[1\]     LUT3     I0       In      -         1.666       -         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a2_i_x2_0_cZ\[1\]     LUT3     F        Out     1.238     2.904       -         
rcnt_sub_v_0_0_a2_i_x2_0[1]                                    Net      -        -       1.225     -           5         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a3_0_x2\[0\]          LUT4     I3       In      -         4.129       -         
lcd0.lcd_fifo.fifo_inst.\\rcnt_sub_v_0_0_a3_0_x2\[0\]          LUT4     F        Out     0.751     4.880       -         
N_69_i                                                         Net      -        -       1.225     -           2         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_axb_0_lfx_cZ                LUT2     I0       In      -         6.106       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_axb_0_lfx_cZ                LUT2     F        Out     1.238     7.344       -         
rcnt_sub_1_axb_0_lfx                                           Net      -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_0_0                     ALU      I0       In      -         8.569       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_0_0                     ALU      COUT     Out     1.150     9.719       -         
rcnt_sub_1_cry_0                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_1_0                     ALU      CIN      In      -         9.719       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_1_0                     ALU      COUT     Out     0.068     9.787       -         
rcnt_sub_1_cry_1                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_2_0                     ALU      CIN      In      -         9.787       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_2_0                     ALU      COUT     Out     0.068     9.856       -         
rcnt_sub_1_cry_2                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_3_0                     ALU      CIN      In      -         9.856       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_3_0                     ALU      COUT     Out     0.068     9.924       -         
rcnt_sub_1_cry_3                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_4_0                     ALU      CIN      In      -         9.924       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_4_0                     ALU      COUT     Out     0.068     9.992       -         
rcnt_sub_1_cry_4                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_5_0                     ALU      CIN      In      -         9.992       -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_5_0                     ALU      COUT     Out     0.068     10.061      -         
rcnt_sub_1_cry_5                                               Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_6_0                     ALU      CIN      In      -         10.061      -         
lcd0.lcd_fifo.fifo_inst.rcnt_sub_1_cry_6_0                     ALU      SUM      Out     0.676     10.736      -         
rcnt_sub1[6]                                                   Net      -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4_N_2L1_0             LUT4     I2       In      -         11.962      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4_N_2L1_0             LUT4     F        Out     0.986     12.948      -         
arempty_val_0_a3_4_1                                           Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4                     LUT4     I0       In      -         13.867      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0_a3_4                     LUT4     F        Out     1.238     15.105      -         
arempty_val_0_1                                                Net      -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.arempty_val_0                          LUT4     I0       In      -         16.024      -         
lcd0.lcd_fifo.fifo_inst.arempty_val_0                          LUT4     F        Out     1.238     17.263      -         
arempty_val                                                    Net      -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z                         DFFP     D        In      -         17.263      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 17.422 is 9.458(54.3%) logic and 7.964(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                     Arrival           
Instance                                                  Reference     Type     Pin     Net                           Time        Slack 
                                                          Clock                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[5\]     System        DFFC     Q       \\Equal\.wq2_rptr_fast[5]     0.440       -2.383
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_Z\[4\]          System        DFFC     Q       \\Equal\.wq2_rptr[4]          0.440       -2.303
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[2\]     System        DFFC     Q       \\Equal\.wq2_rptr_fast[2]     0.440       -2.303
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_Z\[1\]          System        DFFC     Q       \\Equal\.wq2_rptr[1]          0.440       -2.222
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[6\]     System        DFFC     Q       \\Equal\.wq2_rptr_fast[6]     0.440       -2.051
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[3\]     System        DFFC     Q       \\Equal\.wq2_rptr_fast[3]     0.440       -1.970
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[7\]     System        DFFC     Q       \\Equal\.wq2_rptr_fast[7]     0.440       -1.815
lcd0.lcd_fifo.fifo_inst.Full_Z                            System        DFFC     Q       Fullz                         0.440       0.208 
lcd0.lcd_fifo.fifo_inst.\\rbin_num_i\[0\]                 System        INV      O       rcnt_sub_0                    0.000       0.679 
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_Z\[3\]          System        DFFC     Q       \\Equal\.wq2_rptr[3]          0.440       0.711 
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                            Required           
Instance                                   Reference     Type      Pin     Net                 Time         Slack 
                                           Clock                                                                  
------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.Almost_Full_Z      System        DFFC      D       i41_mux_i           13.344       -2.383
lcd0.lcd_fifo.fifo_inst.Full_Z             System        DFFC      D       wfull_val_NE_i      13.344       0.208 
lcd0.lcd_fifo.fifo_inst.Almost_Empty_Z     System        DFFP      D       arempty_val         14.786       0.679 
lcd0.lcd_fifo.fifo_inst.Empty_Z            System        DFFP      D       rempty_val_NE_i     14.786       1.103 
lcd0.spi_buf_in[0]                         System        DFFPE     CE      spi_mode_i[1]       2.513        1.214 
lcd0.spi_buf_in[1]                         System        DFFPE     CE      spi_mode_i[1]       2.513        1.214 
lcd0.spi_buf_in[2]                         System        DFFPE     CE      spi_mode_i[1]       2.513        1.214 
lcd0.spi_buf_in[3]                         System        DFFPE     CE      spi_mode_i[1]       2.513        1.214 
lcd0.spi_buf_in[4]                         System        DFFPE     CE      spi_mode_i[1]       2.513        1.214 
lcd0.spi_buf_in[5]                         System        DFFPE     CE      spi_mode_i[1]       2.513        1.214 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.504
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.344

    - Propagation time:                      15.727
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.383

    Number of logic level(s):                9
    Starting point:                          lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[5\] / Q
    Ending point:                            lcd0.lcd_fifo.fifo_inst.Almost_Full_Z / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                      Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[5\]     DFFC          Q        Out     0.440     0.440       -         
\\Equal\.wq2_rptr_fast[5]                                 Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.m32                               LUT4          I1       In      -         1.666       -         
lcd0.lcd_fifo.fifo_inst.m32                               LUT4          F        Out     1.319     2.984       -         
wcnt_sub_inv_b_I_4_0_i[0]                                 Net           -        -       1.225     -           10        
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_axb_0_lofx_I3_cZ       LUT2          I1       In      -         4.210       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_axb_0_lofx_I3_cZ       LUT2          F        Out     1.319     5.528       -         
wcnt_sub_0_axb_0_lofx_I3                                  Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_0_0                ALU           I3       In      -         6.754       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_0_0                ALU           COUT     Out     0.660     7.414       -         
wcnt_sub_0_cry_0                                          Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_1_0                ALU           CIN      In      -         7.414       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_1_0                ALU           SUM      Out     0.676     8.089       -         
wcnt_sub0[1]                                              Net           -        -       1.225     -           4         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_0_cZ     LUT4          I1       In      -         9.314       -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_0_cZ     LUT4          F        Out     1.319     10.633      -         
i41_mux_i_N_7L11_N_5L8_0_0                                Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_cZ       MUX2_LUT5     I0       In      -         10.633      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_cZ       MUX2_LUT5     O        Out     0.180     10.813      -         
i41_mux_i_N_7L11_N_5L8_0                                  Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_cZ         MUX2_LUT6     I0       In      -         10.813      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_cZ         MUX2_LUT6     O        Out     0.212     11.026      -         
i41_mux_i_N_7L11_N_5L8                                    Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11                  LUT4          I1       In      -         12.251      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11                  LUT4          F        Out     1.319     13.570      -         
i41_mux_i_1                                               Net           -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_cZ                      LUT4          I0       In      -         14.489      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_cZ                      LUT4          F        Out     1.238     15.727      -         
i41_mux_i                                                 Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.Almost_Full_Z                     DFFC          D        In      -         15.727      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 15.887 is 8.842(55.7%) logic and 7.045(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.504
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.344

    - Propagation time:                      15.727
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.383

    Number of logic level(s):                9
    Starting point:                          lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[5\] / Q
    Ending point:                            lcd0.lcd_fifo.fifo_inst.Almost_Full_Z / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                      Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[5\]     DFFC          Q        Out     0.440     0.440       -         
\\Equal\.wq2_rptr_fast[5]                                 Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.m32                               LUT4          I1       In      -         1.666       -         
lcd0.lcd_fifo.fifo_inst.m32                               LUT4          F        Out     1.319     2.984       -         
wcnt_sub_inv_b_I_4_0_i[0]                                 Net           -        -       1.225     -           10        
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_axb_0_lofx_I3_cZ       LUT2          I1       In      -         4.210       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_axb_0_lofx_I3_cZ       LUT2          F        Out     1.319     5.528       -         
wcnt_sub_0_axb_0_lofx_I3                                  Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_0_0                ALU           I3       In      -         6.754       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_0_0                ALU           COUT     Out     0.660     7.414       -         
wcnt_sub_0_cry_0                                          Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_1_0                ALU           CIN      In      -         7.414       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_1_0                ALU           SUM      Out     0.676     8.089       -         
wcnt_sub0[1]                                              Net           -        -       1.225     -           4         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_1_cZ     LUT4          I1       In      -         9.314       -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_1_cZ     LUT4          F        Out     1.319     10.633      -         
i41_mux_i_N_7L11_N_5L8_0_1                                Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_cZ       MUX2_LUT5     I1       In      -         10.633      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_cZ       MUX2_LUT5     O        Out     0.180     10.813      -         
i41_mux_i_N_7L11_N_5L8_0                                  Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_cZ         MUX2_LUT6     I0       In      -         10.813      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_cZ         MUX2_LUT6     O        Out     0.212     11.026      -         
i41_mux_i_N_7L11_N_5L8                                    Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11                  LUT4          I1       In      -         12.251      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11                  LUT4          F        Out     1.319     13.570      -         
i41_mux_i_1                                               Net           -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_cZ                      LUT4          I0       In      -         14.489      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_cZ                      LUT4          F        Out     1.238     15.727      -         
i41_mux_i                                                 Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.Almost_Full_Z                     DFFC          D        In      -         15.727      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 15.887 is 8.842(55.7%) logic and 7.045(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.504
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.344

    - Propagation time:                      15.727
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.383

    Number of logic level(s):                9
    Starting point:                          lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[5\] / Q
    Ending point:                            lcd0.lcd_fifo.fifo_inst.Almost_Full_Z / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                      Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[5\]     DFFC          Q        Out     0.440     0.440       -         
\\Equal\.wq2_rptr_fast[5]                                 Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.m32                               LUT4          I1       In      -         1.666       -         
lcd0.lcd_fifo.fifo_inst.m32                               LUT4          F        Out     1.319     2.984       -         
wcnt_sub_inv_b_I_4_0_i[0]                                 Net           -        -       1.225     -           10        
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_axb_0_lofx_I3_cZ       LUT2          I1       In      -         4.210       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_axb_0_lofx_I3_cZ       LUT2          F        Out     1.319     5.528       -         
wcnt_sub_0_axb_0_lofx_I3                                  Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_0_0                ALU           I3       In      -         6.754       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_0_0                ALU           COUT     Out     0.660     7.414       -         
wcnt_sub_0_cry_0                                          Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_1_0                ALU           CIN      In      -         7.414       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_1_0                ALU           SUM      Out     0.676     8.089       -         
wcnt_sub0[1]                                              Net           -        -       1.225     -           4         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_1_1_cZ     LUT4          I1       In      -         9.314       -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_1_1_cZ     LUT4          F        Out     1.319     10.633      -         
i41_mux_i_N_7L11_N_5L8_1_1                                Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_1_cZ       MUX2_LUT5     I1       In      -         10.633      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_1_cZ       MUX2_LUT5     O        Out     0.180     10.813      -         
i41_mux_i_N_7L11_N_5L8_1                                  Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_cZ         MUX2_LUT6     I1       In      -         10.813      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_cZ         MUX2_LUT6     O        Out     0.212     11.026      -         
i41_mux_i_N_7L11_N_5L8                                    Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11                  LUT4          I1       In      -         12.251      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11                  LUT4          F        Out     1.319     13.570      -         
i41_mux_i_1                                               Net           -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_cZ                      LUT4          I0       In      -         14.489      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_cZ                      LUT4          F        Out     1.238     15.727      -         
i41_mux_i                                                 Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.Almost_Full_Z                     DFFC          D        In      -         15.727      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 15.887 is 8.842(55.7%) logic and 7.045(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.504
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.344

    - Propagation time:                      15.727
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.383

    Number of logic level(s):                9
    Starting point:                          lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[5\] / Q
    Ending point:                            lcd0.lcd_fifo.fifo_inst.Almost_Full_Z / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                      Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_fast_Z\[5\]     DFFC          Q        Out     0.440     0.440       -         
\\Equal\.wq2_rptr_fast[5]                                 Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.m32                               LUT4          I1       In      -         1.666       -         
lcd0.lcd_fifo.fifo_inst.m32                               LUT4          F        Out     1.319     2.984       -         
wcnt_sub_inv_b_I_4_0_i[0]                                 Net           -        -       1.225     -           10        
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_axb_0_lofx_I3_cZ       LUT2          I1       In      -         4.210       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_axb_0_lofx_I3_cZ       LUT2          F        Out     1.319     5.528       -         
wcnt_sub_0_axb_0_lofx_I3                                  Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_0_0                ALU           I3       In      -         6.754       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_0_0                ALU           COUT     Out     0.660     7.414       -         
wcnt_sub_0_cry_0                                          Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_1_0                ALU           CIN      In      -         7.414       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_1_0                ALU           SUM      Out     0.676     8.089       -         
wcnt_sub0[1]                                              Net           -        -       1.225     -           4         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_1_0_cZ     LUT4          I1       In      -         9.314       -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_1_0_cZ     LUT4          F        Out     1.319     10.633      -         
i41_mux_i_N_7L11_N_5L8_1_0                                Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_1_cZ       MUX2_LUT5     I0       In      -         10.633      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_1_cZ       MUX2_LUT5     O        Out     0.180     10.813      -         
i41_mux_i_N_7L11_N_5L8_1                                  Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_cZ         MUX2_LUT6     I1       In      -         10.813      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_cZ         MUX2_LUT6     O        Out     0.212     11.026      -         
i41_mux_i_N_7L11_N_5L8                                    Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11                  LUT4          I1       In      -         12.251      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11                  LUT4          F        Out     1.319     13.570      -         
i41_mux_i_1                                               Net           -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_cZ                      LUT4          I0       In      -         14.489      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_cZ                      LUT4          F        Out     1.238     15.727      -         
i41_mux_i                                                 Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.Almost_Full_Z                     DFFC          D        In      -         15.727      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 15.887 is 8.842(55.7%) logic and 7.045(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.504
    - Setup time:                            0.160
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.344

    - Propagation time:                      15.646
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.303

    Number of logic level(s):                9
    Starting point:                          lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_Z\[4\] / Q
    Ending point:                            lcd0.lcd_fifo.fifo_inst.Almost_Full_Z / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                      Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
lcd0.lcd_fifo.fifo_inst.\\Equal\.wq2_rptr_Z\[4\]          DFFC          Q        Out     0.440     0.440       -         
\\Equal\.wq2_rptr[4]                                      Net           -        -       1.225     -           2         
lcd0.lcd_fifo.fifo_inst.m32                               LUT4          I0       In      -         1.666       -         
lcd0.lcd_fifo.fifo_inst.m32                               LUT4          F        Out     1.238     2.904       -         
wcnt_sub_inv_b_I_4_0_i[0]                                 Net           -        -       1.225     -           10        
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_axb_0_lofx_I3_cZ       LUT2          I1       In      -         4.129       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_axb_0_lofx_I3_cZ       LUT2          F        Out     1.319     5.448       -         
wcnt_sub_0_axb_0_lofx_I3                                  Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_0_0                ALU           I3       In      -         6.673       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_0_0                ALU           COUT     Out     0.660     7.333       -         
wcnt_sub_0_cry_0                                          Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_1_0                ALU           CIN      In      -         7.333       -         
lcd0.lcd_fifo.fifo_inst.wcnt_sub_0_cry_1_0                ALU           SUM      Out     0.676     8.009       -         
wcnt_sub0[1]                                              Net           -        -       1.225     -           4         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_0_cZ     LUT4          I1       In      -         9.234       -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_0_cZ     LUT4          F        Out     1.319     10.553      -         
i41_mux_i_N_7L11_N_5L8_0_0                                Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_cZ       MUX2_LUT5     I0       In      -         10.553      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_0_cZ       MUX2_LUT5     O        Out     0.180     10.733      -         
i41_mux_i_N_7L11_N_5L8_0                                  Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_cZ         MUX2_LUT6     I0       In      -         10.733      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11_N_5L8_cZ         MUX2_LUT6     O        Out     0.212     10.945      -         
i41_mux_i_N_7L11_N_5L8                                    Net           -        -       1.225     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11                  LUT4          I1       In      -         12.170      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_N_7L11                  LUT4          F        Out     1.319     13.489      -         
i41_mux_i_1                                               Net           -        -       0.919     -           1         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_cZ                      LUT4          I0       In      -         14.408      -         
lcd0.lcd_fifo.fifo_inst.i41_mux_i_cZ                      LUT4          F        Out     1.238     15.646      -         
i41_mux_i                                                 Net           -        -       0.000     -           1         
lcd0.lcd_fifo.fifo_inst.Almost_Full_Z                     DFFC          D        In      -         15.646      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 15.806 is 8.761(55.4%) logic and 7.045(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 274MB peak: 276MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 274MB peak: 276MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: gw1n_1qfn48-5
Cell usage:
ALU             113 uses
DFFC            100 uses
DFFCE           10 uses
DFFNC           46 uses
DFFNCE          50 uses
DFFNE           2 uses
DFFNP           6 uses
DFFNPE          9 uses
DFFP            13 uses
DFFPE           16 uses
DQCE            1 use
GSR             1 use
INV             15 uses
MUX2_LUT5       6 uses
MUX2_LUT6       3 uses
PLL             1 use
SDPX9           2 uses
LUT2            131 uses
LUT3            115 uses
LUT4            290 uses

I/O ports: 34
I/O primitives: 32
IBUF           2 uses
IOBUF          4 uses
OBUF           20 uses
TBUF           6 uses

I/O Register bits:                  0
Register bits not including I/Os:   252 of 864 (29%)

RAM/ROM usage summary
Block Rams : 2 of 4 (50%)

Total load per clock:
   PLL0|clkoutd_inferred_clock: 78
   GATED_CLK|clkout_inferred_clock: 17
   PLL0|clkout_inferred_clock: 111

@S |Mapping Summary:
Total  LUTs: 536 (46%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 80MB peak: 276MB)

Process took 0h:00m:13s realtime, 0h:00m:14s cputime
# Fri Sep 27 16:13:51 2019

###########################################################]
