<stg><name>read_weights</name>


<trans_list>

<trans id="446" from="1" to="2">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="2" to="3">
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="3" to="4">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="4" to="5">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="5" to="18">
<condition id="890">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="5" to="6">
<condition id="903">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="6" to="7">
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="7" to="8">
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="8" to="9">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="9" to="10">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="10" to="11">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="11" to="12">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="12" to="13">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="13" to="14">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="14" to="15">
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="15" to="16">
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="16" to="17">
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="17" to="5">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %curr_layer_out_ch_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_out_ch)

]]></Node>
<StgValue><ssdm name="curr_layer_out_ch_re"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %curr_layer_in_ch_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_in_ch)

]]></Node>
<StgValue><ssdm name="curr_layer_in_ch_rea"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  %tmp_3 = icmp sgt i32 %curr_layer_out_ch_re, 28

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:16  %tmp_26 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %curr_layer_in_ch_rea, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge:17  %icmp = icmp sgt i30 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %ti_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ti)

]]></Node>
<StgValue><ssdm name="ti_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %to_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %to_r)

]]></Node>
<StgValue><ssdm name="to_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %curr_layer_ker_h_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_ker_h)

]]></Node>
<StgValue><ssdm name="curr_layer_ker_h_rea"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %tmp = mul i32 %curr_layer_ker_h_rea, %curr_layer_in_ch_rea

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:15  %n_depth_o = select i1 %tmp_3, i32 28, i32 %curr_layer_out_ch_re

]]></Node>
<StgValue><ssdm name="n_depth_o"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:18  %n_depth_i = select i1 %icmp, i32 3, i32 %curr_layer_in_ch_rea

]]></Node>
<StgValue><ssdm name="n_depth_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:19  %tmp_5 = add nsw i32 %n_depth_o, %to_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:20  %tmp_6 = icmp sgt i32 %tmp_5, %curr_layer_out_ch_re

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:21  %tmp_7 = sub nsw i32 %curr_layer_out_ch_re, %to_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:22  %n_depth_o_2 = select i1 %tmp_6, i32 %tmp_7, i32 %n_depth_o

]]></Node>
<StgValue><ssdm name="n_depth_o_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:23  %tmp_8 = add nsw i32 %n_depth_i, %ti_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:24  %tmp_9 = icmp sgt i32 %tmp_8, %curr_layer_in_ch_rea

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:25  %tmp_1 = sub nsw i32 %curr_layer_in_ch_rea, %ti_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:26  %n_depth_i_1 = select i1 %tmp_9, i32 %tmp_1, i32 %n_depth_i

]]></Node>
<StgValue><ssdm name="n_depth_i_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %curr_layer_ker_w_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_ker_w)

]]></Node>
<StgValue><ssdm name="curr_layer_ker_w_rea"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %kernel_stack_size = mul i32 %tmp, %curr_layer_ker_w_rea

]]></Node>
<StgValue><ssdm name="kernel_stack_size"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  %kernel_size = mul nsw i32 %curr_layer_ker_w_rea, %curr_layer_ker_h_rea

]]></Node>
<StgValue><ssdm name="kernel_size"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:27  %tmp7 = mul i32 %n_depth_i_1, %n_depth_o_2

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weights, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %weights_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_offset_0)

]]></Node>
<StgValue><ssdm name="weights_offset_read"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %weights_offset_read_18 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_offset)

]]></Node>
<StgValue><ssdm name="weights_offset_read_18"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  %tmp_s = mul nsw i32 %kernel_stack_size, %to_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  %tmp_2 = mul nsw i32 %kernel_size, %ti_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:28  %tmp_4 = mul i32 %kernel_size, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge:29  %tmp_29 = trunc i32 %weights_offset_read to i10

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge:30  %sext_cast = sext i32 %weights_offset_read_18 to i33

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:31  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %index_i = phi i16 [ 0, %._crit_edge ], [ %index_i_3, %._crit_edge455 ]

]]></Node>
<StgValue><ssdm name="index_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %index_jj = phi i16 [ 0, %._crit_edge ], [ %index_jj_3, %._crit_edge455 ]

]]></Node>
<StgValue><ssdm name="index_jj"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %index_ii = phi i16 [ 0, %._crit_edge ], [ %index_ii_3, %._crit_edge455 ]

]]></Node>
<StgValue><ssdm name="index_ii"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:3  %itr = phi i31 [ 0, %._crit_edge ], [ %itr_1, %._crit_edge455 ]

]]></Node>
<StgValue><ssdm name="itr"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %i = phi i32 [ 0, %._crit_edge ], [ %i_3, %._crit_edge455 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %j = phi i32 [ 0, %._crit_edge ], [ %j_1, %._crit_edge455 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %ii = phi i32 [ 0, %._crit_edge ], [ %ii_3, %._crit_edge455 ]

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7  %jj = phi i32 [ 0, %._crit_edge ], [ %jj_3, %._crit_edge455 ]

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="31">
<![CDATA[
:8  %itr_cast = zext i31 %itr to i32

]]></Node>
<StgValue><ssdm name="itr_cast"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_10 = icmp slt i32 %itr_cast, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:10  %itr_1 = add i31 %itr, 1

]]></Node>
<StgValue><ssdm name="itr_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_10, label %_ifconv, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_12 = icmp eq i32 %j, %curr_layer_ker_w_rea

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %i_1 = add nsw i32 1, %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_14 = icmp eq i32 %i_1, %curr_layer_ker_h_rea

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %jj_1 = add nsw i32 1, %jj

]]></Node>
<StgValue><ssdm name="jj_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_16 = icmp eq i32 %jj_1, %n_depth_i_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %ii_1 = add nsw i32 1, %ii

]]></Node>
<StgValue><ssdm name="ii_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %sel_tmp5 = xor i1 %tmp_14, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %sel_tmp6 = and i1 %tmp_12, %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %tmp8 = and i1 %tmp_14, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %sel_tmp9 = and i1 %tmp8, %tmp_12

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %sel_tmp1 = select i1 %tmp_12, i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:29  %i_3 = select i1 %sel_tmp6, i32 %i_1, i32 %sel_tmp1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %j_3 = select i1 %tmp_12, i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:31  %ii_4 = select i1 %sel_tmp9, i32 %ii_1, i32 %ii

]]></Node>
<StgValue><ssdm name="ii_4"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32  %ii_5 = select i1 %tmp_12, i32 %ii_4, i32 %ii

]]></Node>
<StgValue><ssdm name="ii_5"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:33  %ii_3 = select i1 %sel_tmp6, i32 %ii, i32 %ii_5

]]></Node>
<StgValue><ssdm name="ii_3"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:34  %sel_tmp2 = select i1 %sel_tmp9, i32 0, i32 %jj_1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:35  %sel_tmp7 = select i1 %tmp_12, i32 %sel_tmp2, i32 %jj

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %jj_3 = select i1 %sel_tmp6, i32 %jj, i32 %sel_tmp7

]]></Node>
<StgValue><ssdm name="jj_3"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %tmp9 = add i32 %j_3, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="32">
<![CDATA[
_ifconv:55  %tmp_33 = trunc i32 %j_3 to i5

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="32">
<![CDATA[
_ifconv:56  %tmp_34 = trunc i32 %i_3 to i5

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="32">
<![CDATA[
_ifconv:57  %tmp_35 = trunc i32 %i_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="32">
<![CDATA[
_ifconv:146  %tmp_36 = trunc i32 %ii_3 to i5

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="32">
<![CDATA[
_ifconv:147  %tmp_37 = trunc i32 %jj_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch26:0  switch i2 %tmp_37, label %branch80 [
    i2 0, label %branch78
    i2 1, label %branch79
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch26224:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch25:0  switch i2 %tmp_37, label %branch77 [
    i2 0, label %branch75
    i2 1, label %branch76
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch25219:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch24:0  switch i2 %tmp_37, label %branch74 [
    i2 0, label %branch72
    i2 1, label %branch73
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch24214:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch23:0  switch i2 %tmp_37, label %branch71 [
    i2 0, label %branch69
    i2 1, label %branch70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch23209:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch22:0  switch i2 %tmp_37, label %branch68 [
    i2 0, label %branch66
    i2 1, label %branch67
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch22204:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch21:0  switch i2 %tmp_37, label %branch65 [
    i2 0, label %branch63
    i2 1, label %branch64
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch21199:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch20:0  switch i2 %tmp_37, label %branch62 [
    i2 0, label %branch60
    i2 1, label %branch61
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch20194:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch19:0  switch i2 %tmp_37, label %branch59 [
    i2 0, label %branch57
    i2 1, label %branch58
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch19189:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch18:0  switch i2 %tmp_37, label %branch56 [
    i2 0, label %branch54
    i2 1, label %branch55
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch18184:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch17:0  switch i2 %tmp_37, label %branch53 [
    i2 0, label %branch51
    i2 1, label %branch52
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch17179:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch16:0  switch i2 %tmp_37, label %branch50 [
    i2 0, label %branch48
    i2 1, label %branch49
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch16174:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch15:0  switch i2 %tmp_37, label %branch47 [
    i2 0, label %branch45
    i2 1, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch15169:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch14:0  switch i2 %tmp_37, label %branch44 [
    i2 0, label %branch42
    i2 1, label %branch43
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch14164:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch13:0  switch i2 %tmp_37, label %branch41 [
    i2 0, label %branch39
    i2 1, label %branch40
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch13159:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch12:0  switch i2 %tmp_37, label %branch38 [
    i2 0, label %branch36
    i2 1, label %branch37
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch12154:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch11:0  switch i2 %tmp_37, label %branch35 [
    i2 0, label %branch33
    i2 1, label %branch34
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch11149:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch10:0  switch i2 %tmp_37, label %branch32 [
    i2 0, label %branch30
    i2 1, label %branch31
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch10144:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch9:0  switch i2 %tmp_37, label %branch29 [
    i2 0, label %branch27139
    i2 1, label %branch28
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch9138:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch8:0  switch i2 %tmp_37, label %branch26133 [
    i2 0, label %branch24131
    i2 1, label %branch25132
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch8130:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch7:0  switch i2 %tmp_37, label %branch23125 [
    i2 0, label %branch21123
    i2 1, label %branch22124
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch7122:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch6:0  switch i2 %tmp_37, label %branch20117 [
    i2 0, label %branch18115
    i2 1, label %branch19116
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch6114:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch5:0  switch i2 %tmp_37, label %branch17109 [
    i2 0, label %branch15107
    i2 1, label %branch16108
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch5106:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch4:0  switch i2 %tmp_37, label %branch14101 [
    i2 0, label %branch1299
    i2 1, label %branch13100
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
branch498:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch3:0  switch i2 %tmp_37, label %branch1193 [
    i2 0, label %branch991
    i2 1, label %branch1092
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch390:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch2:0  switch i2 %tmp_37, label %branch885 [
    i2 0, label %branch683
    i2 1, label %branch784
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch282:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch1:0  switch i2 %tmp_37, label %branch577 [
    i2 0, label %branch375
    i2 1, label %branch476
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch174:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch0:0  switch i2 %tmp_37, label %branch270 [
    i2 0, label %branch068
    i2 1, label %branch169
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch067:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="27"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="28"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="29"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="30"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch27:0  switch i2 %tmp_37, label %branch83 [
    i2 0, label %branch81
    i2 1, label %branch82
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="27"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="28"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="29"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="30"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_36" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch27229:0  br label %._crit_edge455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge455:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge455:1  %j_1 = add nsw i32 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge455:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="sel_tmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp_13 = mul nsw i32 %i_1, %curr_layer_ker_w_rea

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="sel_tmp6" val="0"/>
<literal name="sel_tmp9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_15 = mul nsw i32 %kernel_size, %jj_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="sel_tmp6" val="0"/>
<literal name="sel_tmp9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_17 = mul nsw i32 %kernel_stack_size, %ii_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
_ifconv:58  %p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_35, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:59  %tmp_21 = sub i5 %p_shl_cast, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:60  %tmp_22 = add i5 %tmp_33, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0">
<![CDATA[
_ifconv:148  switch i5 %tmp_36, label %branch27 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="sel_tmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:7  %index_i_1 = trunc i32 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="index_i_1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="sel_tmp6" val="0"/>
<literal name="sel_tmp9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:11  %index_jj_1 = trunc i32 %tmp_15 to i16

]]></Node>
<StgValue><ssdm name="index_jj_1"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="sel_tmp6" val="0"/>
<literal name="sel_tmp9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:15  %index_ii_1 = trunc i32 %tmp_17 to i16

]]></Node>
<StgValue><ssdm name="index_ii_1"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:16  %sel_tmp4 = select i1 %tmp_12, i16 0, i16 %index_i

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:19  %index_i_3 = select i1 %sel_tmp6, i16 %index_i_1, i16 %sel_tmp4

]]></Node>
<StgValue><ssdm name="index_i_3"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:22  %sel_tmp = select i1 %sel_tmp9, i16 0, i16 %index_jj_1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:23  %sel_tmp3 = select i1 %tmp_12, i16 %sel_tmp, i16 %index_jj

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:24  %index_jj_3 = select i1 %sel_tmp6, i16 %index_jj, i16 %sel_tmp3

]]></Node>
<StgValue><ssdm name="index_jj_3"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:25  %index_ii_2 = select i1 %sel_tmp9, i16 %index_ii_1, i16 %index_ii

]]></Node>
<StgValue><ssdm name="index_ii_2"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="sel_tmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:26  %index_ii_4 = select i1 %tmp_12, i16 %index_ii_2, i16 %index_ii

]]></Node>
<StgValue><ssdm name="index_ii_4"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:27  %index_ii_3 = select i1 %sel_tmp6, i16 %index_ii, i16 %index_ii_4

]]></Node>
<StgValue><ssdm name="index_ii_3"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:37  %tmp_22_cast = zext i16 %index_ii_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:38  %tmp_23_cast = zext i16 %index_jj_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:39  %tmp_24_cast = zext i16 %index_i_3 to i18

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:42  %tmp4 = add i17 %tmp_22_cast, %tmp_23_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:43  %tmp62_cast = zext i17 %tmp4 to i18

]]></Node>
<StgValue><ssdm name="tmp62_cast"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:44  %tmp5 = add i18 %tmp_24_cast, %tmp62_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="172" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %tmp3 = add i32 %tmp_2, %tmp9

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="18">
<![CDATA[
_ifconv:45  %tmp61_cast = zext i18 %tmp5 to i32

]]></Node>
<StgValue><ssdm name="tmp61_cast"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_18 = add i32 %tmp3, %tmp61_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:47  %tmp_21_cast = sext i32 %tmp_18 to i33

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:48  %sum = add i33 %tmp_21_cast, %sext_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:49  %sum_cast = sext i33 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ifconv:50  %weights_addr = getelementptr i8* %weights, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="179" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:51  %weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weights_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="180" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:51  %weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weights_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="181" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:51  %weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weights_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="182" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:51  %weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weights_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="183" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:51  %weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weights_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="184" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:51  %weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weights_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="185" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:51  %weights_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weights_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="186" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:52  %weights_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weights_addr)

]]></Node>
<StgValue><ssdm name="weights_addr_read"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 756, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="8">
<![CDATA[
_ifconv:53  %tmp_19 = zext i8 %weights_addr_read to i10

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:54  %tmp_20 = add i10 %tmp_19, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:61  %tmp_28_cast = sext i5 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:62  %weightsbuf_0_0_add = getelementptr [9 x i10]* %weightsbuf_0_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_0_0_add"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:63  %weightsbuf_0_1_add = getelementptr [9 x i10]* %weightsbuf_0_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_0_1_add"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:64  %weightsbuf_0_2_add = getelementptr [9 x i10]* %weightsbuf_0_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_0_2_add"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:65  %weightsbuf_1_0_add = getelementptr [9 x i10]* %weightsbuf_1_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_1_0_add"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:66  %weightsbuf_1_1_add = getelementptr [9 x i10]* %weightsbuf_1_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_1_1_add"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:67  %weightsbuf_1_2_add = getelementptr [9 x i10]* %weightsbuf_1_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_1_2_add"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:68  %weightsbuf_2_0_add = getelementptr [9 x i10]* %weightsbuf_2_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_2_0_add"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:69  %weightsbuf_2_1_add = getelementptr [9 x i10]* %weightsbuf_2_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_2_1_add"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:70  %weightsbuf_2_2_add = getelementptr [9 x i10]* %weightsbuf_2_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_2_2_add"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:71  %weightsbuf_3_0_add = getelementptr [9 x i10]* %weightsbuf_3_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_3_0_add"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:72  %weightsbuf_3_1_add = getelementptr [9 x i10]* %weightsbuf_3_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_3_1_add"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:73  %weightsbuf_3_2_add = getelementptr [9 x i10]* %weightsbuf_3_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_3_2_add"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:74  %weightsbuf_4_0_add = getelementptr [9 x i10]* %weightsbuf_4_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_4_0_add"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:75  %weightsbuf_4_1_add = getelementptr [9 x i10]* %weightsbuf_4_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_4_1_add"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:76  %weightsbuf_4_2_add = getelementptr [9 x i10]* %weightsbuf_4_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_4_2_add"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:77  %weightsbuf_5_0_add = getelementptr [9 x i10]* %weightsbuf_5_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_5_0_add"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:78  %weightsbuf_5_1_add = getelementptr [9 x i10]* %weightsbuf_5_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_5_1_add"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:79  %weightsbuf_5_2_add = getelementptr [9 x i10]* %weightsbuf_5_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_5_2_add"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:80  %weightsbuf_6_0_add = getelementptr [9 x i10]* %weightsbuf_6_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_6_0_add"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:81  %weightsbuf_6_1_add = getelementptr [9 x i10]* %weightsbuf_6_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_6_1_add"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:82  %weightsbuf_6_2_add = getelementptr [9 x i10]* %weightsbuf_6_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_6_2_add"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:83  %weightsbuf_7_0_add = getelementptr [9 x i10]* %weightsbuf_7_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_7_0_add"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:84  %weightsbuf_7_1_add = getelementptr [9 x i10]* %weightsbuf_7_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_7_1_add"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:85  %weightsbuf_7_2_add = getelementptr [9 x i10]* %weightsbuf_7_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_7_2_add"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86  %weightsbuf_8_0_add = getelementptr [9 x i10]* %weightsbuf_8_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_8_0_add"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:87  %weightsbuf_8_1_add = getelementptr [9 x i10]* %weightsbuf_8_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_8_1_add"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:88  %weightsbuf_8_2_add = getelementptr [9 x i10]* %weightsbuf_8_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_8_2_add"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:89  %weightsbuf_9_0_add = getelementptr [9 x i10]* %weightsbuf_9_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_9_0_add"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:90  %weightsbuf_9_1_add = getelementptr [9 x i10]* %weightsbuf_9_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_9_1_add"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:91  %weightsbuf_9_2_add = getelementptr [9 x i10]* %weightsbuf_9_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_9_2_add"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:92  %weightsbuf_10_0_ad = getelementptr [9 x i10]* %weightsbuf_10_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_10_0_ad"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:93  %weightsbuf_10_1_ad = getelementptr [9 x i10]* %weightsbuf_10_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_10_1_ad"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:94  %weightsbuf_10_2_ad = getelementptr [9 x i10]* %weightsbuf_10_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_10_2_ad"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:95  %weightsbuf_11_0_ad = getelementptr [9 x i10]* %weightsbuf_11_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_11_0_ad"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:96  %weightsbuf_11_1_ad = getelementptr [9 x i10]* %weightsbuf_11_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_11_1_ad"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:97  %weightsbuf_11_2_ad = getelementptr [9 x i10]* %weightsbuf_11_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_11_2_ad"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:98  %weightsbuf_12_0_ad = getelementptr [9 x i10]* %weightsbuf_12_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_12_0_ad"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:99  %weightsbuf_12_1_ad = getelementptr [9 x i10]* %weightsbuf_12_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_12_1_ad"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:100  %weightsbuf_12_2_ad = getelementptr [9 x i10]* %weightsbuf_12_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_12_2_ad"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:101  %weightsbuf_13_0_ad = getelementptr [9 x i10]* %weightsbuf_13_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_13_0_ad"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:102  %weightsbuf_13_1_ad = getelementptr [9 x i10]* %weightsbuf_13_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_13_1_ad"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:103  %weightsbuf_13_2_ad = getelementptr [9 x i10]* %weightsbuf_13_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_13_2_ad"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:104  %weightsbuf_14_0_ad = getelementptr [9 x i10]* %weightsbuf_14_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_14_0_ad"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:105  %weightsbuf_14_1_ad = getelementptr [9 x i10]* %weightsbuf_14_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_14_1_ad"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:106  %weightsbuf_14_2_ad = getelementptr [9 x i10]* %weightsbuf_14_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_14_2_ad"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:107  %weightsbuf_15_0_ad = getelementptr [9 x i10]* %weightsbuf_15_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_15_0_ad"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:108  %weightsbuf_15_1_ad = getelementptr [9 x i10]* %weightsbuf_15_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_15_1_ad"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:109  %weightsbuf_15_2_ad = getelementptr [9 x i10]* %weightsbuf_15_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_15_2_ad"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:110  %weightsbuf_16_0_ad = getelementptr [9 x i10]* %weightsbuf_16_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_16_0_ad"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:111  %weightsbuf_16_1_ad = getelementptr [9 x i10]* %weightsbuf_16_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_16_1_ad"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:112  %weightsbuf_16_2_ad = getelementptr [9 x i10]* %weightsbuf_16_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_16_2_ad"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:113  %weightsbuf_17_0_ad = getelementptr [9 x i10]* %weightsbuf_17_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_17_0_ad"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:114  %weightsbuf_17_1_ad = getelementptr [9 x i10]* %weightsbuf_17_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_17_1_ad"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:115  %weightsbuf_17_2_ad = getelementptr [9 x i10]* %weightsbuf_17_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_17_2_ad"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:116  %weightsbuf_18_0_ad = getelementptr [9 x i10]* %weightsbuf_18_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_18_0_ad"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:117  %weightsbuf_18_1_ad = getelementptr [9 x i10]* %weightsbuf_18_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_18_1_ad"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:118  %weightsbuf_18_2_ad = getelementptr [9 x i10]* %weightsbuf_18_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_18_2_ad"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:119  %weightsbuf_19_0_ad = getelementptr [9 x i10]* %weightsbuf_19_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_19_0_ad"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:120  %weightsbuf_19_1_ad = getelementptr [9 x i10]* %weightsbuf_19_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_19_1_ad"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:121  %weightsbuf_19_2_ad = getelementptr [9 x i10]* %weightsbuf_19_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_19_2_ad"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:122  %weightsbuf_20_0_ad = getelementptr [9 x i10]* %weightsbuf_20_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_20_0_ad"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:123  %weightsbuf_20_1_ad = getelementptr [9 x i10]* %weightsbuf_20_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_20_1_ad"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:124  %weightsbuf_20_2_ad = getelementptr [9 x i10]* %weightsbuf_20_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_20_2_ad"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:125  %weightsbuf_21_0_ad = getelementptr [9 x i10]* %weightsbuf_21_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_21_0_ad"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:126  %weightsbuf_21_1_ad = getelementptr [9 x i10]* %weightsbuf_21_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_21_1_ad"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:127  %weightsbuf_21_2_ad = getelementptr [9 x i10]* %weightsbuf_21_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_21_2_ad"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:128  %weightsbuf_22_0_ad = getelementptr [9 x i10]* %weightsbuf_22_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_22_0_ad"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:129  %weightsbuf_22_1_ad = getelementptr [9 x i10]* %weightsbuf_22_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_22_1_ad"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:130  %weightsbuf_22_2_ad = getelementptr [9 x i10]* %weightsbuf_22_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_22_2_ad"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:131  %weightsbuf_23_0_ad = getelementptr [9 x i10]* %weightsbuf_23_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_23_0_ad"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:132  %weightsbuf_23_1_ad = getelementptr [9 x i10]* %weightsbuf_23_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_23_1_ad"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:133  %weightsbuf_23_2_ad = getelementptr [9 x i10]* %weightsbuf_23_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_23_2_ad"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:134  %weightsbuf_24_0_ad = getelementptr [9 x i10]* %weightsbuf_24_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_24_0_ad"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:135  %weightsbuf_24_1_ad = getelementptr [9 x i10]* %weightsbuf_24_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_24_1_ad"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:136  %weightsbuf_24_2_ad = getelementptr [9 x i10]* %weightsbuf_24_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_24_2_ad"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:137  %weightsbuf_25_0_ad = getelementptr [9 x i10]* %weightsbuf_25_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_25_0_ad"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:138  %weightsbuf_25_1_ad = getelementptr [9 x i10]* %weightsbuf_25_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_25_1_ad"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:139  %weightsbuf_25_2_ad = getelementptr [9 x i10]* %weightsbuf_25_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_25_2_ad"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:140  %weightsbuf_26_0_ad = getelementptr [9 x i10]* %weightsbuf_26_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_26_0_ad"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:141  %weightsbuf_26_1_ad = getelementptr [9 x i10]* %weightsbuf_26_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_26_1_ad"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:142  %weightsbuf_26_2_ad = getelementptr [9 x i10]* %weightsbuf_26_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_26_2_ad"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:143  %weightsbuf_27_0_ad = getelementptr [9 x i10]* %weightsbuf_27_0, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_27_0_ad"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:144  %weightsbuf_27_1_ad = getelementptr [9 x i10]* %weightsbuf_27_1, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_27_1_ad"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:145  %weightsbuf_27_2_ad = getelementptr [9 x i10]* %weightsbuf_27_2, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="weightsbuf_27_2_ad"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_36" val="26"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch79:0  store i10 %tmp_20, i10* %weightsbuf_26_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_36" val="26"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %branch26224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_36" val="26"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch78:0  store i10 %tmp_20, i10* %weightsbuf_26_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_36" val="26"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %branch26224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="tmp_36" val="26"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch80:0  store i10 %tmp_20, i10* %weightsbuf_26_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="tmp_36" val="26"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %branch26224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_36" val="25"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch76:0  store i10 %tmp_20, i10* %weightsbuf_25_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_36" val="25"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %branch25219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_36" val="25"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch75:0  store i10 %tmp_20, i10* %weightsbuf_25_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_36" val="25"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %branch25219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_36" val="25"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch77:0  store i10 %tmp_20, i10* %weightsbuf_25_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_36" val="25"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %branch25219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_36" val="24"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch73:0  store i10 %tmp_20, i10* %weightsbuf_24_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_36" val="24"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %branch24214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_36" val="24"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch72:0  store i10 %tmp_20, i10* %weightsbuf_24_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_36" val="24"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %branch24214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="tmp_36" val="24"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch74:0  store i10 %tmp_20, i10* %weightsbuf_24_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="tmp_36" val="24"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %branch24214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="tmp_36" val="23"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch70:0  store i10 %tmp_20, i10* %weightsbuf_23_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="tmp_36" val="23"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %branch23209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_36" val="23"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch69:0  store i10 %tmp_20, i10* %weightsbuf_23_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_36" val="23"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %branch23209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="tmp_36" val="23"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch71:0  store i10 %tmp_20, i10* %weightsbuf_23_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="tmp_36" val="23"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %branch23209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_36" val="22"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch67:0  store i10 %tmp_20, i10* %weightsbuf_22_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_36" val="22"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %branch22204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_36" val="22"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch66:0  store i10 %tmp_20, i10* %weightsbuf_22_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_36" val="22"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %branch22204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_36" val="22"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch68:0  store i10 %tmp_20, i10* %weightsbuf_22_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_36" val="22"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %branch22204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_36" val="21"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch64:0  store i10 %tmp_20, i10* %weightsbuf_21_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_36" val="21"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %branch21199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_36" val="21"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch63:0  store i10 %tmp_20, i10* %weightsbuf_21_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_36" val="21"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %branch21199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp_36" val="21"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch65:0  store i10 %tmp_20, i10* %weightsbuf_21_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp_36" val="21"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %branch21199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_36" val="20"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch61:0  store i10 %tmp_20, i10* %weightsbuf_20_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_36" val="20"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %branch20194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_36" val="20"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch60:0  store i10 %tmp_20, i10* %weightsbuf_20_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_36" val="20"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %branch20194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_36" val="20"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch62:0  store i10 %tmp_20, i10* %weightsbuf_20_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_36" val="20"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %branch20194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_36" val="19"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch58:0  store i10 %tmp_20, i10* %weightsbuf_19_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_36" val="19"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %branch19189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_36" val="19"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch57:0  store i10 %tmp_20, i10* %weightsbuf_19_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_36" val="19"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %branch19189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_36" val="19"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch59:0  store i10 %tmp_20, i10* %weightsbuf_19_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_36" val="19"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %branch19189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_36" val="18"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch55:0  store i10 %tmp_20, i10* %weightsbuf_18_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_36" val="18"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %branch18184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_36" val="18"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch54:0  store i10 %tmp_20, i10* %weightsbuf_18_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_36" val="18"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %branch18184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_36" val="18"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch56:0  store i10 %tmp_20, i10* %weightsbuf_18_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_36" val="18"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %branch18184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_36" val="17"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch52:0  store i10 %tmp_20, i10* %weightsbuf_17_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_36" val="17"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch17179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="tmp_36" val="17"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch51:0  store i10 %tmp_20, i10* %weightsbuf_17_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="tmp_36" val="17"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch17179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_36" val="17"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch53:0  store i10 %tmp_20, i10* %weightsbuf_17_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_36" val="17"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch17179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_36" val="16"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch49:0  store i10 %tmp_20, i10* %weightsbuf_16_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_36" val="16"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch16174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="tmp_36" val="16"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch48:0  store i10 %tmp_20, i10* %weightsbuf_16_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="tmp_36" val="16"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %branch16174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_36" val="16"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch50:0  store i10 %tmp_20, i10* %weightsbuf_16_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_36" val="16"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch16174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_36" val="15"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch46:0  store i10 %tmp_20, i10* %weightsbuf_15_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_36" val="15"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %branch15169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_36" val="15"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch45:0  store i10 %tmp_20, i10* %weightsbuf_15_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_36" val="15"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %branch15169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="tmp_36" val="15"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch47:0  store i10 %tmp_20, i10* %weightsbuf_15_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="tmp_36" val="15"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %branch15169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_36" val="14"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch43:0  store i10 %tmp_20, i10* %weightsbuf_14_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_36" val="14"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %branch14164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="tmp_36" val="14"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch42:0  store i10 %tmp_20, i10* %weightsbuf_14_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="tmp_36" val="14"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %branch14164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_36" val="14"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch44:0  store i10 %tmp_20, i10* %weightsbuf_14_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_36" val="14"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %branch14164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_36" val="13"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch40:0  store i10 %tmp_20, i10* %weightsbuf_13_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_36" val="13"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %branch13159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="tmp_36" val="13"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch39:0  store i10 %tmp_20, i10* %weightsbuf_13_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="tmp_36" val="13"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %branch13159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_36" val="13"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch41:0  store i10 %tmp_20, i10* %weightsbuf_13_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_36" val="13"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %branch13159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_36" val="12"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch37:0  store i10 %tmp_20, i10* %weightsbuf_12_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_36" val="12"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch12154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="tmp_36" val="12"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch36:0  store i10 %tmp_20, i10* %weightsbuf_12_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="tmp_36" val="12"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %branch12154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="tmp_36" val="12"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch38:0  store i10 %tmp_20, i10* %weightsbuf_12_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="tmp_36" val="12"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %branch12154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="tmp_36" val="11"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch34:0  store i10 %tmp_20, i10* %weightsbuf_11_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="tmp_36" val="11"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %branch11149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="tmp_36" val="11"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch33:0  store i10 %tmp_20, i10* %weightsbuf_11_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="tmp_36" val="11"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch11149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="tmp_36" val="11"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch35:0  store i10 %tmp_20, i10* %weightsbuf_11_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="tmp_36" val="11"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %branch11149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="tmp_36" val="10"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch31:0  store i10 %tmp_20, i10* %weightsbuf_10_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="tmp_36" val="10"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %branch10144

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_36" val="10"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch30:0  store i10 %tmp_20, i10* %weightsbuf_10_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_36" val="10"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch10144

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_36" val="10"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch32:0  store i10 %tmp_20, i10* %weightsbuf_10_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_36" val="10"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %branch10144

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_36" val="9"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch28:0  store i10 %tmp_20, i10* %weightsbuf_9_1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_36" val="9"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %branch9138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_36" val="9"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch27139:0  store i10 %tmp_20, i10* %weightsbuf_9_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_36" val="9"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch27139:1  br label %branch9138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="tmp_36" val="9"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch29:0  store i10 %tmp_20, i10* %weightsbuf_9_2_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="tmp_36" val="9"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch9138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="tmp_36" val="8"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch25132:0  store i10 %tmp_20, i10* %weightsbuf_8_1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="tmp_36" val="8"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch25132:1  br label %branch8130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="tmp_36" val="8"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch24131:0  store i10 %tmp_20, i10* %weightsbuf_8_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="tmp_36" val="8"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
branch24131:1  br label %branch8130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_36" val="8"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch26133:0  store i10 %tmp_20, i10* %weightsbuf_8_2_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="tmp_36" val="8"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch26133:1  br label %branch8130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="tmp_36" val="7"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch22124:0  store i10 %tmp_20, i10* %weightsbuf_7_1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="tmp_36" val="7"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch22124:1  br label %branch7122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="tmp_36" val="7"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch21123:0  store i10 %tmp_20, i10* %weightsbuf_7_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="tmp_36" val="7"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch21123:1  br label %branch7122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="tmp_36" val="7"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch23125:0  store i10 %tmp_20, i10* %weightsbuf_7_2_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="tmp_36" val="7"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch23125:1  br label %branch7122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="tmp_36" val="6"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch19116:0  store i10 %tmp_20, i10* %weightsbuf_6_1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="tmp_36" val="6"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch19116:1  br label %branch6114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="tmp_36" val="6"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch18115:0  store i10 %tmp_20, i10* %weightsbuf_6_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="tmp_36" val="6"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch18115:1  br label %branch6114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="tmp_36" val="6"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch20117:0  store i10 %tmp_20, i10* %weightsbuf_6_2_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="tmp_36" val="6"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch20117:1  br label %branch6114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="tmp_36" val="5"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch16108:0  store i10 %tmp_20, i10* %weightsbuf_5_1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="tmp_36" val="5"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
branch16108:1  br label %branch5106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_36" val="5"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch15107:0  store i10 %tmp_20, i10* %weightsbuf_5_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="tmp_36" val="5"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
branch15107:1  br label %branch5106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="tmp_36" val="5"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch17109:0  store i10 %tmp_20, i10* %weightsbuf_5_2_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="tmp_36" val="5"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch17109:1  br label %branch5106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="tmp_36" val="4"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch13100:0  store i10 %tmp_20, i10* %weightsbuf_4_1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="tmp_36" val="4"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch13100:1  br label %branch498

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="tmp_36" val="4"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch1299:0  store i10 %tmp_20, i10* %weightsbuf_4_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="tmp_36" val="4"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch1299:1  br label %branch498

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="tmp_36" val="4"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch14101:0  store i10 %tmp_20, i10* %weightsbuf_4_2_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="tmp_36" val="4"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch14101:1  br label %branch498

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="tmp_36" val="3"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch1092:0  store i10 %tmp_20, i10* %weightsbuf_3_1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="tmp_36" val="3"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch1092:1  br label %branch390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="tmp_36" val="3"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch991:0  store i10 %tmp_20, i10* %weightsbuf_3_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="tmp_36" val="3"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch991:1  br label %branch390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="tmp_36" val="3"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch1193:0  store i10 %tmp_20, i10* %weightsbuf_3_2_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="tmp_36" val="3"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
branch1193:1  br label %branch390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="tmp_36" val="2"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch784:0  store i10 %tmp_20, i10* %weightsbuf_2_1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="tmp_36" val="2"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
branch784:1  br label %branch282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="tmp_36" val="2"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch683:0  store i10 %tmp_20, i10* %weightsbuf_2_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="tmp_36" val="2"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch683:1  br label %branch282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="tmp_36" val="2"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch885:0  store i10 %tmp_20, i10* %weightsbuf_2_2_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="tmp_36" val="2"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch885:1  br label %branch282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch476:0  store i10 %tmp_20, i10* %weightsbuf_1_1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch476:1  br label %branch174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch375:0  store i10 %tmp_20, i10* %weightsbuf_1_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
branch375:1  br label %branch174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch577:0  store i10 %tmp_20, i10* %weightsbuf_1_2_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch577:1  br label %branch174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch169:0  store i10 %tmp_20, i10* %weightsbuf_0_1_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %branch067

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch068:0  store i10 %tmp_20, i10* %weightsbuf_0_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
branch068:1  br label %branch067

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch270:0  store i10 %tmp_20, i10* %weightsbuf_0_2_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
branch270:1  br label %branch067

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="tmp_36" val="27"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="28"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="29"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="30"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="31"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch82:0  store i10 %tmp_20, i10* %weightsbuf_27_1_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="tmp_36" val="27"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="28"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="29"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="30"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="31"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %branch27229

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_36" val="27"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="28"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="29"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="30"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="31"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch81:0  store i10 %tmp_20, i10* %weightsbuf_27_0_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="tmp_36" val="27"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="28"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="29"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="30"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="31"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %branch27229

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="tmp_36" val="27"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp><and_exp><literal name="tmp_36" val="28"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp><and_exp><literal name="tmp_36" val="29"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp><and_exp><literal name="tmp_36" val="30"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp><and_exp><literal name="tmp_36" val="31"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="10" op_1_bw="4">
<![CDATA[
branch83:0  store i10 %tmp_20, i10* %weightsbuf_27_2_ad, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="tmp_36" val="27"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp><and_exp><literal name="tmp_36" val="28"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp><and_exp><literal name="tmp_36" val="29"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp><and_exp><literal name="tmp_36" val="30"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp><and_exp><literal name="tmp_36" val="31"/>
<literal name="tmp_37" val="!0"/>
<literal name="tmp_37" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %branch27229

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="445" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
