$date
	Thu Sep 19 18:28:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module Interfaz_tb $end
$var wire 1 ! uart_tx $end
$var wire 2 " columna [1:0] $end
$var wire 4 # code [3:0] $end
$var wire 4 $ Q [3:0] $end
$var reg 1 % KeyP $end
$var reg 1 & clk $end
$var reg 2 ' fila [1:0] $end
$var reg 1 ( rst $end
$var reg 1 ) uart_rx $end
$scope module I0 $end
$var wire 1 % KeyP $end
$var wire 4 * Q [3:0] $end
$var wire 1 & clk $end
$var wire 2 + columna [1:0] $end
$var wire 2 , fila [1:0] $end
$var wire 1 ( rst $end
$var wire 1 ) uart_rx $end
$var wire 1 ! uart_tx $end
$var wire 1 - inhibit $end
$var wire 2 . columna1 [1:0] $end
$var wire 4 / Q1 [3:0] $end
$var wire 1 0 Data_Available $end
$var parameter 32 1 DELAY_FRAMES $end
$var parameter 32 2 HALF_DELAY_WAIT $end
$var parameter 32 3 TX_STATE_DEBOUNCE $end
$var parameter 32 4 TX_STATE_IDLE $end
$var parameter 32 5 TX_STATE_START_BIT $end
$var parameter 32 6 TX_STATE_STOP_BIT $end
$var parameter 32 7 TX_STATE_WRITE $end
$var reg 1 8 clk1 $end
$var reg 4 9 code [3:0] $end
$var reg 8 : code_uart [7:0] $end
$var reg 8 ; dataOut [7:0] $end
$var reg 3 < txBitNumber [2:0] $end
$var reg 25 = txCounter [24:0] $end
$var reg 1 > txPinRegister $end
$var reg 4 ? txState [3:0] $end
$scope module b0 $end
$var wire 1 % KeyP $end
$var reg 1 0 Data_Available $end
$var reg 1 - inhibit $end
$upscope $end
$scope module c0 $end
$var wire 1 8 clk $end
$var wire 1 - inhibit $end
$var reg 2 @ out [1:0] $end
$upscope $end
$scope module s0 $end
$var wire 1 A D0 $end
$var wire 1 B D1 $end
$var wire 1 C D2 $end
$var wire 1 D D3 $end
$var wire 1 0 clk $end
$var wire 1 ( rst $end
$var reg 4 E Q [3:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 F i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 7
b11 6
b1 5
b0 4
b100 3
b10101111110 2
b101011111100 1
$end
#0
$dumpvars
b0 F
bx E
xD
xC
0B
0A
bx @
b0 ?
1>
b0 =
b0 <
b0 ;
b110000 :
bx 9
x8
x0
bx /
bx .
1-
b0 ,
bx +
bx *
x)
0(
b0 '
x&
0%
bx $
bx #
bx "
1!
$end
#200000
b100 #
b100 9
b100 $
b100 *
b1011 /
b1011 E
10
#300000
b110100 :
1%
#500000
0-
00
#900000
1-
b1 F
0%
#1100000
10
#1200000
1A
b1 '
b1 ,
1%
#1400000
0-
00
#1800000
1-
b10 F
0%
#2000000
10
#2100000
1%
#2300000
0-
00
#2700000
1-
b11 F
0%
#2900000
10
#3000000
1B
b11 '
b11 ,
1%
#3200000
0-
00
#3600000
1-
b100 F
0%
#3800000
10
#3900000
0B
b1 '
b1 ,
1%
#4100000
0-
00
#4500000
1-
b101 F
0%
#4700000
10
#4800000
1%
#5000000
0-
00
#5400000
1-
b110 F
0%
#5600000
10
#5700000
1%
#5900000
0-
00
#6300000
1-
b111 F
0%
#6500000
10
#6600000
0A
1B
b10 '
b10 ,
1%
#6800000
0-
00
#7200000
1-
b1000 F
0%
#7400000
10
#7500000
1A
0B
b1 '
b1 ,
1%
#7700000
0-
00
#8100000
1-
b1001 F
0%
#8300000
10
#8400000
1%
#8600000
0-
00
#9000000
1-
b1010 F
0%
#9200000
10
#10000000
