
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.645757                       # Number of seconds simulated
sim_ticks                                645756560500                       # Number of ticks simulated
final_tick                               645756560500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89679                       # Simulator instruction rate (inst/s)
host_op_rate                                   172150                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1158213117                       # Simulator tick rate (ticks/s)
host_mem_usage                                 833900                       # Number of bytes of host memory used
host_seconds                                   557.55                       # Real time elapsed on the host
sim_insts                                    50000000                       # Number of instructions simulated
sim_ops                                      95981250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           58496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       414840064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          414898560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        58496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    413774656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       413774656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6481876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6482790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       6465229                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6465229                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              90585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          642409368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             642499953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         90585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            90585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       640759508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            640759508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       640759508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             90585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         642409368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1283259461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6482790                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6465229                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6482790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6465229                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              414898560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               413773184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               414898560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            413774656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1049                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            405124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            405058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            405051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            405057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            405161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            405101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            404926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            405041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            405150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           405269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           405384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           405354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           405380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           405362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           405366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            403968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            403979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            403994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            403934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            404012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            403964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            403848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            403887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            403954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            404047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           404170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           404323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           404297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           404286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           404291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           404252                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  645756545500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6482790                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6465229                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6482789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 402307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 403886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 403883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 403889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 403884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 403884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 403882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 403885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 406458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 403884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 403884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 403885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 403885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 403883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 403882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 403882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       978307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    847.045747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   738.921573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.028604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32254      3.30%      3.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38800      3.97%      7.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47292      4.83%     12.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43778      4.47%     16.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35767      3.66%     20.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53075      5.43%     25.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33626      3.44%     29.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        43230      4.42%     33.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       650485     66.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       978307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       403882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.051183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.010871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.850789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        403876    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        403882                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       403882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.151225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           402847     99.74%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11      0.00%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1024      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        403882                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  67726286000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            189278598500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32413950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10447.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29197.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       642.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    642.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    640.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5954348                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6015340                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      49873.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3697149960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2017294125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25275931200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            20940677280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          42177423600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         228808937160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         186742140000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           509659553325                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            789.248583                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 305854223500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   21563100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  318337849500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3698805600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2018197500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25289534400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            20953546560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          42177423600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         229019300505                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         186557610750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           509714418915                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            789.333547                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 305532868000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   21563100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  318660131000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  108                       # Number of system calls
system.cpu.numCycles                       1291513121                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    50000000                       # Number of instructions committed
system.cpu.committedOps                      95981250                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              95975785                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               51833393                       # Number of float alu accesses
system.cpu.num_func_calls                        7602                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      6532565                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     95975785                       # number of integer instructions
system.cpu.num_fp_insts                      51833393                       # number of float instructions
system.cpu.num_int_register_reads           219093278                       # number of times the integer registers were read
system.cpu.num_int_register_writes           37404612                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             51836929                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                4221                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             34496135                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            29304313                       # number of times the CC registers were written
system.cpu.num_mem_refs                      53378424                       # number of memory refs
system.cpu.num_load_insts                     1350127                       # Number of load instructions
system.cpu.num_store_insts                   52028297                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1291513121                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6543945                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1613      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  42596797     44.38%     44.38% # Class of executed instruction
system.cpu.op_class::IntMult                      725      0.00%     44.38% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     44.38% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3670      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::MemRead                  1350127      1.41%     45.79% # Class of executed instruction
system.cpu.op_class::MemWrite                52028297     54.21%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   95981250                       # Class of executed instruction
system.cpu.dcache.tags.replacements           6479845                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2041.781358                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46896545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6481893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.235008                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7641311500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2041.781358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          913                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1033                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         113238769                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        113238769                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1349786                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1349786                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     45546759                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       45546759                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      46896545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46896545                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46896545                       # number of overall hits
system.cpu.dcache.overall_hits::total        46896545                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           345                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      6481548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6481548                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      6481893                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6481893                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6481893                       # number of overall misses
system.cpu.dcache.overall_misses::total       6481893                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     28499500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28499500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 527964430000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 527964430000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 527992929500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 527992929500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 527992929500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 527992929500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1350131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1350131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     52028307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     52028307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     53378438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     53378438                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     53378438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     53378438                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.124577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124577                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.121433                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121433                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.121433                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121433                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 82607.246377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82607.246377                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81456.533223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81456.533223                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81456.594470                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81456.594470                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81456.594470                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81456.594470                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      6479582                       # number of writebacks
system.cpu.dcache.writebacks::total           6479582                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          345                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      6481548                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6481548                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      6481893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6481893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6481893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6481893                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     28154500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28154500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 521482882000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 521482882000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 521511036500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 521511036500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 521511036500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 521511036500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.124577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.121433                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121433                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.121433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121433                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81607.246377                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81607.246377                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80456.533223                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80456.533223                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80456.594470                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80456.594470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80456.594470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80456.594470                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              2751                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.997107                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70765658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2879                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24579.943730                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          45630500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.997107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         141539953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        141539953                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     70765658                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        70765658                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      70765658                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         70765658                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     70765658                       # number of overall hits
system.cpu.icache.overall_hits::total        70765658                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2879                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2879                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2879                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2879                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2879                       # number of overall misses
system.cpu.icache.overall_misses::total          2879                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    101536500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    101536500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    101536500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    101536500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    101536500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    101536500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     70768537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     70768537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     70768537                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     70768537                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     70768537                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     70768537                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35267.974991                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35267.974991                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35267.974991                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35267.974991                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35267.974991                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35267.974991                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks         2751                       # number of writebacks
system.cpu.icache.writebacks::total              2751                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2879                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2879                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2879                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2879                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2879                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2879                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     98657500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98657500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     98657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     98657500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98657500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34267.974991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34267.974991                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34267.974991                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34267.974991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34267.974991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34267.974991                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6466665                       # number of replacements
system.l2.tags.tagsinuse                 14158.884457                       # Cycle average of tags in use
system.l2.tags.total_refs                        4765                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6481001                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.000735                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14152.830521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.529301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          1.524634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.863820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.864190                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4183                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25929916                       # Number of tag accesses
system.l2.tags.data_accesses                 25929916                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      6479582                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6479582                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2751                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2751                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1965                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 8                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1965                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    17                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1982                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1965                       # number of overall hits
system.l2.overall_hits::cpu.data                   17                       # number of overall hits
system.l2.overall_hits::total                    1982                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          6481539                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6481539                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              914                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             337                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 914                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6481876                       # number of demand (read+write) misses
system.l2.demand_misses::total                6482790                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                914                       # number of overall misses
system.l2.overall_misses::cpu.data            6481876                       # number of overall misses
system.l2.overall_misses::total               6482790                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 511760453500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  511760453500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     73675500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73675500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     27540500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27540500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      73675500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  511787994000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     511861669500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     73675500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 511787994000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    511861669500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      6479582                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6479582                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2751                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2751                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        6481548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6481548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2879                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6481893                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6484772                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2879                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6481893                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6484772                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.317471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.317471                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.976812                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.976812                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.317471                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999997                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999694                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.317471                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999997                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999694                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78956.626428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78956.626428                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 80607.768053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80607.768053                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81722.551929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81722.551929                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 80607.768053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 78956.770231                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78957.003003                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 80607.768053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 78956.770231                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78957.003003                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              6465229                       # number of writebacks
system.l2.writebacks::total                   6465229                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           53                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            53                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      6481539                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6481539                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          914                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          337                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6481876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6482790                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6481876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6482790                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 446945063500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 446945063500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     24170500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24170500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64535500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 446969234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 447033769500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64535500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 446969234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 447033769500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.317471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.317471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.976812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.976812                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.317471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999694                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.317471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999694                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68956.626428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68956.626428                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 70607.768053                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70607.768053                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71722.551929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71722.551929                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 70607.768053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 68956.770231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68957.003003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 70607.768053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 68956.770231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68957.003003                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               1251                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6465229                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1049                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6481539                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6481539                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1251                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19431858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19431858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19431858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    828673216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    828673216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               828673216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          12949068                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12949068    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12949068                       # Request fanout histogram
system.membus.reqLayer2.occupancy         38810020500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34098756750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     12967368                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6482596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            440                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp              3224                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12944811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2751                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6481548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6481548                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2879                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          345                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19443630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19452139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       360320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    829534400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              829894720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6466665                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         12951437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005855                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12950996    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    440      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12951437                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12966017000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4318500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9722839500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
