vhdl xil_defaultlib  \
"../../../../complex_module.gen/sources_1/ip/adder1/sim/adder1.vhd" \

# Do not sort compile order
nosort
