m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Edgar/Documents/Introduccion_Embebidos/Project2/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/software/alarm_clock/obj/default/runtime/sim/mentor
valtera_merlin_slave_translator
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1604801040
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
IiaRRFol3jJGbK`;zWWd>C0
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_merlin_slave_translator_sv_unit
S1
dC:/Users/Edgar/Documents/Introduccion_Embebidos/back-up-project2/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/software/alarm_clock/obj/default/runtime/sim/mentor
w1604693839
8C:/Users/Edgar/Documents/Introduccion_Embebidos/back-up-project2/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_slave_translator.sv
FC:/Users/Edgar/Documents/Introduccion_Embebidos/back-up-project2/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_slave_translator.sv
L0 35
OV;L;10.5b;63
r1
!s85 0
31
!s108 1604801040.000000
!s107 C:/Users/Edgar/Documents/Introduccion_Embebidos/back-up-project2/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|C:/Users/Edgar/Documents/Introduccion_Embebidos/back-up-project2/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/altera_merlin_slave_translator.sv|-L|altera_common_sv_packages|-work|UART_avalon_jtag_slave_translator|
!i113 1
o-sv -L altera_common_sv_packages -work UART_avalon_jtag_slave_translator
tCvgOpt 0
