<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1088" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1088{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_1088{left:80px;bottom:51px;letter-spacing:0.09px;}
#t3_1088{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_1088{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_1088{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_1088{left:145px;bottom:874px;letter-spacing:0.15px;word-spacing:0.06px;}
#t7_1088{left:145px;bottom:847px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8_1088{left:145px;bottom:830px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t9_1088{left:326px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#ta_1088{left:392px;bottom:830px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tb_1088{left:145px;bottom:814px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#tc_1088{left:145px;bottom:797px;letter-spacing:-0.12px;word-spacing:-1px;}
#td_1088{left:580px;bottom:797px;letter-spacing:-0.17px;}
#te_1088{left:650px;bottom:797px;letter-spacing:-0.12px;word-spacing:-0.95px;}
#tf_1088{left:696px;bottom:797px;letter-spacing:-0.11px;}
#tg_1088{left:145px;bottom:780px;letter-spacing:-0.14px;word-spacing:0.03px;}
#th_1088{left:145px;bottom:751px;}
#ti_1088{left:182px;bottom:751px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tj_1088{left:145px;bottom:722px;}
#tk_1088{left:182px;bottom:722px;letter-spacing:-0.14px;}
#tl_1088{left:207px;bottom:722px;letter-spacing:-0.34px;}
#tm_1088{left:270px;bottom:722px;letter-spacing:-0.1px;word-spacing:0.06px;}
#tn_1088{left:331px;bottom:722px;letter-spacing:-0.13px;word-spacing:0.07px;}
#to_1088{left:475px;bottom:722px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tp_1088{left:145px;bottom:693px;}
#tq_1088{left:182px;bottom:693px;letter-spacing:-0.14px;word-spacing:0.07px;}
#tr_1088{left:145px;bottom:664px;}
#ts_1088{left:182px;bottom:664px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tt_1088{left:145px;bottom:635px;}
#tu_1088{left:182px;bottom:635px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tv_1088{left:145px;bottom:606px;}
#tw_1088{left:182px;bottom:606px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_1088{left:145px;bottom:577px;}
#ty_1088{left:182px;bottom:577px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tz_1088{left:182px;bottom:560px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t10_1088{left:269px;bottom:560px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t11_1088{left:496px;bottom:560px;letter-spacing:-0.11px;}
#t12_1088{left:145px;bottom:531px;}
#t13_1088{left:182px;bottom:531px;letter-spacing:-0.1px;}
#t14_1088{left:392px;bottom:531px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t15_1088{left:539px;bottom:531px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t16_1088{left:145px;bottom:502px;}
#t17_1088{left:182px;bottom:502px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t18_1088{left:182px;bottom:479px;}
#t19_1088{left:218px;bottom:479px;letter-spacing:-0.16px;}
#t1a_1088{left:182px;bottom:456px;}
#t1b_1088{left:218px;bottom:456px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1c_1088{left:182px;bottom:433px;}
#t1d_1088{left:218px;bottom:433px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1e_1088{left:145px;bottom:404px;}
#t1f_1088{left:182px;bottom:404px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t1g_1088{left:182px;bottom:387px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_1088{left:182px;bottom:371px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1i_1088{left:182px;bottom:348px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t1j_1088{left:182px;bottom:331px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1k_1088{left:145px;bottom:302px;}
#t1l_1088{left:182px;bottom:302px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1m_1088{left:182px;bottom:285px;letter-spacing:-0.12px;}
#t1n_1088{left:673px;bottom:286px;}
#t1o_1088{left:679px;bottom:285px;}
#t1p_1088{left:686px;bottom:286px;letter-spacing:-0.22px;}
#t1q_1088{left:697px;bottom:285px;}
#t1r_1088{left:182px;bottom:269px;letter-spacing:-0.26px;}
#t1s_1088{left:217px;bottom:268px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t1t_1088{left:248px;bottom:269px;letter-spacing:-0.24px;}
#t1u_1088{left:287px;bottom:268px;letter-spacing:-0.1px;}
#t1v_1088{left:307px;bottom:270px;letter-spacing:-0.01px;}
#t1w_1088{left:400px;bottom:268px;letter-spacing:-0.14px;word-spacing:0.09px;}
#t1x_1088{left:145px;bottom:239px;}
#t1y_1088{left:182px;bottom:239px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1z_1088{left:388px;bottom:240px;letter-spacing:-0.22px;}
#t20_1088{left:406px;bottom:239px;}
#t21_1088{left:413px;bottom:240px;letter-spacing:-0.22px;}
#t22_1088{left:425px;bottom:239px;}
#t23_1088{left:431px;bottom:240px;letter-spacing:-0.27px;}
#t24_1088{left:449px;bottom:239px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t25_1088{left:182px;bottom:222px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t26_1088{left:569px;bottom:224px;letter-spacing:-0.01px;}
#t27_1088{left:663px;bottom:222px;letter-spacing:-0.15px;word-spacing:0.1px;}
#t28_1088{left:182px;bottom:206px;letter-spacing:-0.1px;}
#t29_1088{left:182px;bottom:183px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2a_1088{left:421px;bottom:184px;letter-spacing:-0.22px;}
#t2b_1088{left:442px;bottom:183px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t2c_1088{left:517px;bottom:184px;letter-spacing:-0.01px;}
#t2d_1088{left:607px;bottom:183px;letter-spacing:-0.12px;word-spacing:0.08px;}
#t2e_1088{left:639px;bottom:184px;letter-spacing:-0.22px;}
#t2f_1088{left:654px;bottom:183px;letter-spacing:-0.08px;}
#t2g_1088{left:669px;bottom:184px;letter-spacing:-0.27px;}
#t2h_1088{left:182px;bottom:166px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2i_1088{left:339px;bottom:167px;letter-spacing:-0.25px;}
#t2j_1088{left:366px;bottom:166px;letter-spacing:-0.05px;}
#t2k_1088{left:380px;bottom:167px;letter-spacing:-0.22px;}
#t2l_1088{left:407px;bottom:166px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2m_1088{left:182px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2n_1088{left:182px;bottom:126px;letter-spacing:-0.1px;word-spacing:-0.19px;}
#t2o_1088{left:479px;bottom:127px;letter-spacing:-0.27px;}
#t2p_1088{left:500px;bottom:126px;letter-spacing:-0.09px;word-spacing:-0.22px;}
#t2q_1088{left:574px;bottom:127px;letter-spacing:-0.01px;}
#t2r_1088{left:664px;bottom:126px;letter-spacing:-0.07px;word-spacing:-0.23px;}
#t2s_1088{left:182px;bottom:109px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2t_1088{left:323px;bottom:110px;letter-spacing:-0.22px;}
#t2u_1088{left:338px;bottom:109px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t2v_1088{left:413px;bottom:111px;letter-spacing:-0.01px;}
#t2w_1088{left:503px;bottom:109px;}

.s1_1088{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1088{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1088{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_1088{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_1088{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_1088{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s7_1088{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s8_1088{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_1088{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1088" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1088Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1088" style="-webkit-user-select: none;"><object width="825" height="990" data="1088/1088.svg" type="image/svg+xml" id="pdf1088" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1088" class="t s1_1088">Debug Events and Exceptions </span>
<span id="t2_1088" class="t s2_1088">D2-8 </span><span id="t3_1088" class="t s1_1088">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1088" class="t s2_1088">ARM DDI 0100I </span>
<span id="t5_1088" class="t s3_1088">D2.3 </span><span id="t6_1088" class="t s3_1088">Halting debug-mode </span>
<span id="t7_1088" class="t s4_1088">Halting Debug-mode is configured by setting DSCR[14]. When a Debug Event occurs, the processor </span>
<span id="t8_1088" class="t s4_1088">switches to a special state called </span><span id="t9_1088" class="t s5_1088">Debug state</span><span id="ta_1088" class="t s4_1088">. A processor may also enter Debug state on activation of the </span>
<span id="tb_1088" class="t s4_1088">External Debug Request signal and Debug State Entry Request command when Halting Debug-mode is not </span>
<span id="tc_1088" class="t s4_1088">configured, if debug has been enabled through the External Debug Interface. See </span><span id="td_1088" class="t s5_1088">Introduction </span><span id="te_1088" class="t s4_1088">on page </span><span id="tf_1088" class="t s4_1088">D2-2. </span>
<span id="tg_1088" class="t s4_1088">While in Debug state, the processor must behave as follows: </span>
<span id="th_1088" class="t s4_1088">â¢ </span><span id="ti_1088" class="t s4_1088">The DSCR[0] Core Halted bit is set. </span>
<span id="tj_1088" class="t s4_1088">â¢ </span><span id="tk_1088" class="t s4_1088">The </span><span id="tl_1088" class="t s6_1088">DBGACK </span><span id="tm_1088" class="t s4_1088">signal (see </span><span id="tn_1088" class="t s5_1088">External Debug Interface </span><span id="to_1088" class="t s4_1088">on page D2-13) is asserted. </span>
<span id="tp_1088" class="t s4_1088">â¢ </span><span id="tq_1088" class="t s4_1088">The DSCR[5:2] Method of Debug Entry bits are set according to Table D3-5 on page D3-11. </span>
<span id="tr_1088" class="t s4_1088">â¢ </span><span id="ts_1088" class="t s4_1088">The processor is halted. The pipeline is flushed and no instructions are prefetched. </span>
<span id="tt_1088" class="t s4_1088">â¢ </span><span id="tu_1088" class="t s4_1088">The CPSR is not altered. </span>
<span id="tv_1088" class="t s4_1088">â¢ </span><span id="tw_1088" class="t s4_1088">Interrupts are ignored. </span>
<span id="tx_1088" class="t s4_1088">â¢ </span><span id="ty_1088" class="t s4_1088">The DMA engine keeps running. The External Debugger can stop it and restart it using CP15 </span>
<span id="tz_1088" class="t s4_1088">operations. See </span><span id="t10_1088" class="t s5_1088">L1 DMA control using CP15 Register 11 </span><span id="t11_1088" class="t s4_1088">on page B7-9 for details. </span>
<span id="t12_1088" class="t s4_1088">â¢ </span><span id="t13_1088" class="t s4_1088">Exceptions are treated as described in </span><span id="t14_1088" class="t s5_1088">Exceptions in Debug state </span><span id="t15_1088" class="t s4_1088">on page D2-11. </span>
<span id="t16_1088" class="t s4_1088">â¢ </span><span id="t17_1088" class="t s4_1088">Further Debug Events are ignored: </span>
<span id="t18_1088" class="t s4_1088">â </span><span id="t19_1088" class="t s4_1088">Software Debug Events </span>
<span id="t1a_1088" class="t s4_1088">â </span><span id="t1b_1088" class="t s4_1088">The External Debug Request signal </span>
<span id="t1c_1088" class="t s4_1088">â </span><span id="t1d_1088" class="t s4_1088">Debug state Entry Request commands. </span>
<span id="t1e_1088" class="t s4_1088">â¢ </span><span id="t1f_1088" class="t s4_1088">There must be a mechanism, via the External Debug Interface, whereby the processor can be forced </span>
<span id="t1g_1088" class="t s4_1088">to execute an ARM state instruction. This mechanism is enabled through DSCR[13] Execute ARM </span>
<span id="t1h_1088" class="t s4_1088">Instruction enable bit. </span>
<span id="t1i_1088" class="t s4_1088">The processor executes the instruction as in ARM state, regardless of the actual value of the T and J </span>
<span id="t1j_1088" class="t s4_1088">bits of the CPSR. </span>
<span id="t1k_1088" class="t s4_1088">â¢ </span><span id="t1l_1088" class="t s4_1088">With the exception of instructions that modify the CPSR, and branch instructions in general, the </span>
<span id="t1m_1088" class="t s4_1088">processor can execute any ARM state instruction in Debug state. The branch instructions </span><span id="t1n_1088" class="t v0_1088 s7_1088">B</span><span id="t1o_1088" class="t s4_1088">, </span><span id="t1p_1088" class="t v0_1088 s7_1088">BL</span><span id="t1q_1088" class="t s4_1088">, </span>
<span id="t1r_1088" class="t v0_1088 s7_1088">BLX(1)</span><span id="t1s_1088" class="t s4_1088">, and </span><span id="t1t_1088" class="t v0_1088 s7_1088">BLX(2) </span><span id="t1u_1088" class="t s4_1088">are </span><span id="t1v_1088" class="t s8_1088">UNPREDICTABLE </span><span id="t1w_1088" class="t s4_1088">in Debug state. </span>
<span id="t1x_1088" class="t s4_1088">â¢ </span><span id="t1y_1088" class="t s4_1088">The external debugger must only use </span><span id="t1z_1088" class="t v0_1088 s7_1088">MSR</span><span id="t20_1088" class="t s4_1088">, </span><span id="t21_1088" class="t v0_1088 s7_1088">BX</span><span id="t22_1088" class="t s4_1088">, </span><span id="t23_1088" class="t v0_1088 s7_1088">BXJ</span><span id="t24_1088" class="t s4_1088">, and data processing instructions to update the </span>
<span id="t25_1088" class="t s4_1088">CPSR. All other instructions that in normal state update the CPSR are </span><span id="t26_1088" class="t s8_1088">UNPREDICTABLE </span><span id="t27_1088" class="t s4_1088">in Debug </span>
<span id="t28_1088" class="t s4_1088">state. </span>
<span id="t29_1088" class="t s4_1088">Modifying the J and T bits directly with an </span><span id="t2a_1088" class="t v0_1088 s7_1088">MSR </span><span id="t2b_1088" class="t s4_1088">instruction is </span><span id="t2c_1088" class="t s8_1088">UNPREDICTABLE</span><span id="t2d_1088" class="t s4_1088">. The </span><span id="t2e_1088" class="t v0_1088 s7_1088">BX </span><span id="t2f_1088" class="t s4_1088">or </span><span id="t2g_1088" class="t v0_1088 s7_1088">BXJ </span>
<span id="t2h_1088" class="t s4_1088">instructions and the implicit </span><span id="t2i_1088" class="t v0_1088 s7_1088">SPSR </span><span id="t2j_1088" class="t s4_1088">to </span><span id="t2k_1088" class="t v0_1088 s7_1088">CPSR </span><span id="t2l_1088" class="t s4_1088">moves in those data processing instructions designed for </span>
<span id="t2m_1088" class="t s4_1088">exception return must be used to modify the J and T bits. </span>
<span id="t2n_1088" class="t s4_1088">If either the T bit or the J bit is set, the behavior of the </span><span id="t2o_1088" class="t v0_1088 s7_1088">BXJ </span><span id="t2p_1088" class="t s4_1088">instruction is </span><span id="t2q_1088" class="t s8_1088">UNPREDICTABLE</span><span id="t2r_1088" class="t s4_1088">. If the J bit </span>
<span id="t2s_1088" class="t s4_1088">is set, the behavior of the </span><span id="t2t_1088" class="t v0_1088 s7_1088">BX </span><span id="t2u_1088" class="t s4_1088">instruction is </span><span id="t2v_1088" class="t s8_1088">UNPREDICTABLE</span><span id="t2w_1088" class="t s4_1088">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
