// Seed: 2413616780
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3
);
  assign id_0 = 1;
  assign id_0 = 1 & id_2 & 1;
  assign id_0 = id_2;
  reg id_4;
  assign id_4 = (1) * 1;
  type_13(
      1
  );
  assign id_4 = id_1;
  logic id_5;
  always begin
    id_4 <= 1;
  end
  assign #id_6 id_4 = 1'd0;
  logic id_7;
  logic id_8, id_9;
  logic id_10;
  assign id_0 = 1'b0 - (1);
endmodule
