// Seed: 457391599
module module_0 (
    output tri   id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  tri   id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  uwire id_7
    , id_11,
    output tri0  id_8,
    input  tri   id_9
);
endmodule
module module_1 #(
    parameter id_12 = 32'd37,
    parameter id_14 = 32'd91,
    parameter id_3  = 32'd53,
    parameter id_9  = 32'd43
) (
    output tri0 id_0,
    output wand id_1,
    output wand id_2,
    input tri1 _id_3,
    output tri0 id_4,
    input wire id_5,
    input wand id_6,
    output wire id_7,
    output tri0 id_8,
    input tri0 _id_9,
    output supply0 id_10
);
  wire ["" : id_3] _id_12;
  assign id_10 = -1;
  wire [id_12 : 1] id_13;
  assign id_10 = id_13;
  wire _id_14;
  ;
  wire  id_15;
  logic id_16;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_1,
      id_6
  );
  assign modCall_1.id_7 = 0;
  wire [id_14 : id_9] id_17;
  parameter id_18 = -1;
  parameter ["" : 1] id_19 = id_18;
  wire id_20;
endmodule
