
C:\jenkins\jobs\ambiqsuite-checkout\workspace\ambiqsuite-sdk\boards\apollo2_evb\examples\pwm_gen\atollic_gcc\bin\pwm_gen_gcc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001e58  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00001000  10000000  10000000  00030000  2**2
                  ALLOC
  2 .data         00000050  10001000  00001e58  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000011c  10001050  00001ea8  00021050  2**2
                  ALLOC
  4 .ARM.attributes 00000037  00000000  00000000  00021050  2**0
                  CONTENTS, READONLY
  5 .debug_info   0000646c  00000000  00000000  00021087  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001b1c  00000000  00000000  000274f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000808  00000000  00000000  0002900f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 00000e58  00000000  00000000  00029817  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00003fd5  00000000  00000000  0002a66f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002b6e  00000000  00000000  0002e644  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      0000007e  00000000  00000000  000311b2  2**0
                  CONTENTS, READONLY
 12 .debug_frame  0000164c  00000000  00000000  00031230  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003837  00000000  00000000  0003287c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <g_am_pfnVectors>:
       0:	00 10 00 10 c5 02 00 00 2d 03 00 00 6d 03 00 00     ........-...m...
      10:	6d 03 00 00 6d 03 00 00 6d 03 00 00 00 00 00 00     m...m...m.......
	...
      2c:	35 03 00 00 35 03 00 00 00 00 00 00 35 03 00 00     5...5.......5...
      3c:	35 03 00 00 35 03 00 00 35 03 00 00 35 03 00 00     5...5...5...5...
      4c:	35 03 00 00 35 03 00 00 35 03 00 00 35 03 00 00     5...5...5...5...
      5c:	35 03 00 00 35 03 00 00 35 03 00 00 35 03 00 00     5...5...5...5...
      6c:	35 03 00 00 35 03 00 00 61 01 00 00 35 03 00 00     5...5...a...5...
      7c:	35 03 00 00 35 03 00 00 35 03 00 00 35 03 00 00     5...5...5...5...
      8c:	35 03 00 00 35 03 00 00 35 03 00 00 35 03 00 00     5...5...5...5...
      9c:	35 03 00 00 35 03 00 00 35 03 00 00 35 03 00 00     5...5...5...5...
      ac:	35 03 00 00 35 03 00 00 35 03 00 00 35 03 00 00     5...5...5...5...
      bc:	35 03 00 00                                         5...

000000c0 <__aeabi_d2f>:
      c0:	ea4f 0241 	mov.w	r2, r1, lsl #1
      c4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
      c8:	bf24      	itt	cs
      ca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
      ce:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
      d2:	d90d      	bls.n	f0 <__aeabi_d2f+0x30>
      d4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
      d8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
      dc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
      e0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
      e4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
      e8:	bf08      	it	eq
      ea:	f020 0001 	biceq.w	r0, r0, #1
      ee:	4770      	bx	lr
      f0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
      f4:	d121      	bne.n	13a <__aeabi_d2f+0x7a>
      f6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
      fa:	bfbc      	itt	lt
      fc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     100:	4770      	bxlt	lr
     102:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     106:	ea4f 5252 	mov.w	r2, r2, lsr #21
     10a:	f1c2 0218 	rsb	r2, r2, #24
     10e:	f1c2 0c20 	rsb	ip, r2, #32
     112:	fa10 f30c 	lsls.w	r3, r0, ip
     116:	fa20 f002 	lsr.w	r0, r0, r2
     11a:	bf18      	it	ne
     11c:	f040 0001 	orrne.w	r0, r0, #1
     120:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     124:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     128:	fa03 fc0c 	lsl.w	ip, r3, ip
     12c:	ea40 000c 	orr.w	r0, r0, ip
     130:	fa23 f302 	lsr.w	r3, r3, r2
     134:	ea4f 0343 	mov.w	r3, r3, lsl #1
     138:	e7cc      	b.n	d4 <__aeabi_d2f+0x14>
     13a:	ea7f 5362 	mvns.w	r3, r2, asr #21
     13e:	d107      	bne.n	150 <__aeabi_d2f+0x90>
     140:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     144:	bf1e      	ittt	ne
     146:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     14a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     14e:	4770      	bxne	lr
     150:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     154:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     158:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     15c:	4770      	bx	lr
     15e:	bf00      	nop

00000160 <am_ctimer_isr>:
// Timer Interrupt Serive Routine (ISR)
//
//*****************************************************************************
void
am_ctimer_isr(void)
{
     160:	b580      	push	{r7, lr}
     162:	af00      	add	r7, sp, #0
    //
    // Clear the interrupt that got us here.
    //
    am_hal_ctimer_int_clear(AM_BSP_PWM_LED_TIMER_INT);
     164:	2020      	movs	r0, #32
     166:	f001 fa6b 	bl	1640 <am_hal_ctimer_int_clear>

    //
    // Now set new PWM half-period for the LED.
    //
    am_hal_ctimer_period_set(AM_BSP_PWM_LED_TIMER, AM_BSP_PWM_LED_TIMER_SEG,
     16a:	4b09      	ldr	r3, [pc, #36]	; (190 <am_ctimer_isr+0x30>)
     16c:	681b      	ldr	r3, [r3, #0]
     16e:	4a09      	ldr	r2, [pc, #36]	; (194 <am_ctimer_isr+0x34>)
     170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
     174:	2240      	movs	r2, #64	; 0x40
     176:	4908      	ldr	r1, [pc, #32]	; (198 <am_ctimer_isr+0x38>)
     178:	2002      	movs	r0, #2
     17a:	f001 fa0d 	bl	1598 <am_hal_ctimer_period_set>
                             64, g_pui32Brightness[g_ui32Index]);

    //
    // Set up the LED duty cycle for the next pulse.
    //
    g_ui32Index = (g_ui32Index + 1) % 64;
     17e:	4b04      	ldr	r3, [pc, #16]	; (190 <am_ctimer_isr+0x30>)
     180:	681b      	ldr	r3, [r3, #0]
     182:	3301      	adds	r3, #1
     184:	f003 033f 	and.w	r3, r3, #63	; 0x3f
     188:	4a01      	ldr	r2, [pc, #4]	; (190 <am_ctimer_isr+0x30>)
     18a:	6013      	str	r3, [r2, #0]
}
     18c:	bf00      	nop
     18e:	bd80      	pop	{r7, pc}
     190:	10001050 	.word	0x10001050
     194:	00001cfc 	.word	0x00001cfc
     198:	ffff0000 	.word	0xffff0000

0000019c <main>:
// Main function.
//
//*****************************************************************************
int
main(void)
{
     19c:	b580      	push	{r7, lr}
     19e:	b082      	sub	sp, #8
     1a0:	af00      	add	r7, sp, #0
    //
    // Set the clock frequency.
    //
    am_hal_clkgen_sysclk_select(AM_HAL_CLKGEN_SYSCLK_MAX);
     1a2:	2000      	movs	r0, #0
     1a4:	f001 f91c 	bl	13e0 <am_hal_clkgen_sysclk_select>

    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_enable(&am_hal_cachectrl_defaults);
     1a8:	483b      	ldr	r0, [pc, #236]	; (298 <main+0xfc>)
     1aa:	f001 f883 	bl	12b4 <am_hal_cachectrl_enable>

    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
     1ae:	f000 fff7 	bl	11a0 <am_bsp_low_power_init>

    //
    // Among other things, am_bsp_low_power_init() stops the XT oscillator,
    // which is needed for this example.
    //
    am_hal_clkgen_osc_start(AM_HAL_CLKGEN_OSC_XT);
     1b2:	2001      	movs	r0, #1
     1b4:	f001 f93c 	bl	1430 <am_hal_clkgen_osc_start>

    //
    // Configure the pins for this example.
    //
    am_bsp_pin_enable(PWM_LED);
     1b8:	f3ef 8310 	mrs	r3, PRIMASK
     1bc:	607b      	str	r3, [r7, #4]
     1be:	b672      	cpsid	i
     1c0:	4b36      	ldr	r3, [pc, #216]	; (29c <main+0x100>)
     1c2:	2273      	movs	r2, #115	; 0x73
     1c4:	601a      	str	r2, [r3, #0]
     1c6:	4a36      	ldr	r2, [pc, #216]	; (2a0 <main+0x104>)
     1c8:	4b35      	ldr	r3, [pc, #212]	; (2a0 <main+0x104>)
     1ca:	681b      	ldr	r3, [r3, #0]
     1cc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
     1d0:	6013      	str	r3, [r2, #0]
     1d2:	4a34      	ldr	r2, [pc, #208]	; (2a4 <main+0x108>)
     1d4:	4b33      	ldr	r3, [pc, #204]	; (2a4 <main+0x108>)
     1d6:	681b      	ldr	r3, [r3, #0]
     1d8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     1dc:	f443 1390 	orr.w	r3, r3, #1179648	; 0x120000
     1e0:	6013      	str	r3, [r2, #0]
     1e2:	4a31      	ldr	r2, [pc, #196]	; (2a8 <main+0x10c>)
     1e4:	4b30      	ldr	r3, [pc, #192]	; (2a8 <main+0x10c>)
     1e6:	681b      	ldr	r3, [r3, #0]
     1e8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     1ec:	6013      	str	r3, [r2, #0]
     1ee:	4b2b      	ldr	r3, [pc, #172]	; (29c <main+0x100>)
     1f0:	2200      	movs	r2, #0
     1f2:	601a      	str	r2, [r3, #0]
     1f4:	687b      	ldr	r3, [r7, #4]
     1f6:	f383 8810 	msr	PRIMASK, r3

    //
    // Initialize the printf interface for ITM/SWO output.
    //
    am_util_stdio_printf_init((am_util_stdio_print_char_t) am_bsp_itm_string_print);
     1fa:	482c      	ldr	r0, [pc, #176]	; (2ac <main+0x110>)
     1fc:	f000 f936 	bl	46c <am_util_stdio_printf_init>

    //
    // Initialize the SWO GPIO pin
    //
    am_bsp_pin_enable(ITM_SWO);
     200:	f3ef 8310 	mrs	r3, PRIMASK
     204:	603b      	str	r3, [r7, #0]
     206:	b672      	cpsid	i
     208:	4b24      	ldr	r3, [pc, #144]	; (29c <main+0x100>)
     20a:	2273      	movs	r2, #115	; 0x73
     20c:	601a      	str	r2, [r3, #0]
     20e:	4a28      	ldr	r2, [pc, #160]	; (2b0 <main+0x114>)
     210:	4b27      	ldr	r3, [pc, #156]	; (2b0 <main+0x114>)
     212:	681b      	ldr	r3, [r3, #0]
     214:	f023 0370 	bic.w	r3, r3, #112	; 0x70
     218:	6013      	str	r3, [r2, #0]
     21a:	4a26      	ldr	r2, [pc, #152]	; (2b4 <main+0x118>)
     21c:	4b25      	ldr	r3, [pc, #148]	; (2b4 <main+0x118>)
     21e:	681b      	ldr	r3, [r3, #0]
     220:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
     224:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     228:	6013      	str	r3, [r2, #0]
     22a:	4a23      	ldr	r2, [pc, #140]	; (2b8 <main+0x11c>)
     22c:	4b22      	ldr	r3, [pc, #136]	; (2b8 <main+0x11c>)
     22e:	681b      	ldr	r3, [r3, #0]
     230:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
     234:	6013      	str	r3, [r2, #0]
     236:	4b19      	ldr	r3, [pc, #100]	; (29c <main+0x100>)
     238:	2200      	movs	r2, #0
     23a:	601a      	str	r2, [r3, #0]
     23c:	683b      	ldr	r3, [r7, #0]
     23e:	f383 8810 	msr	PRIMASK, r3

    //
    // Enable the ITM.
    //
    am_hal_itm_enable();
     242:	f001 fa3f 	bl	16c4 <am_hal_itm_enable>

    //
    // Enable debug printf messages using ITM on SWO pin
    //
    am_bsp_debug_printf_enable();
     246:	f000 ffbd 	bl	11c4 <am_bsp_debug_printf_enable>

    //
    // Clear the terminal and print the banner.
    //
    am_util_stdio_terminal_clear();
     24a:	f000 ff9f 	bl	118c <am_util_stdio_terminal_clear>
    am_util_stdio_printf("PWM Example\n\n");
     24e:	481b      	ldr	r0, [pc, #108]	; (2bc <main+0x120>)
     250:	f000 ff7e 	bl	1150 <am_util_stdio_printf>
    am_util_delay_ms(10);
     254:	200a      	movs	r0, #10
     256:	f000 f871 	bl	33c <am_util_delay_ms>

    //
    // We are done printing. Disable debug printf messages on ITM.
    //
    am_bsp_debug_printf_disable();
     25a:	f000 fff3 	bl	1244 <am_bsp_debug_printf_disable>

    //
    // Configure a timer to drive the LED.
    //
    am_hal_ctimer_config_single(AM_BSP_PWM_LED_TIMER, AM_BSP_PWM_LED_TIMER_SEG,
     25e:	f242 22d0 	movw	r2, #8912	; 0x22d0
     262:	4917      	ldr	r1, [pc, #92]	; (2c0 <main+0x124>)
     264:	2002      	movs	r0, #2
     266:	f001 f8f7 	bl	1458 <am_hal_ctimer_config_single>
                                 AM_HAL_CTIMER_PIN_ENABLE));

    //
    // Set up initial timer period.
    //
    am_hal_ctimer_period_set(AM_BSP_PWM_LED_TIMER, AM_BSP_PWM_LED_TIMER_SEG,
     26a:	2320      	movs	r3, #32
     26c:	2240      	movs	r2, #64	; 0x40
     26e:	4914      	ldr	r1, [pc, #80]	; (2c0 <main+0x124>)
     270:	2002      	movs	r0, #2
     272:	f001 f991 	bl	1598 <am_hal_ctimer_period_set>
                             64, 32);

    //
    // Enable interrupts for the Timer we are using on this board.
    //
    am_hal_ctimer_int_enable(AM_BSP_PWM_LED_TIMER_INT);
     276:	2020      	movs	r0, #32
     278:	f001 f9d2 	bl	1620 <am_hal_ctimer_int_enable>
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_CTIMER);
     27c:	201d      	movs	r0, #29
     27e:	f001 f9ed 	bl	165c <am_hal_interrupt_enable>
    am_hal_interrupt_master_enable();
     282:	f001 fa13 	bl	16ac <am_hal_interrupt_master_enable>

    //
    // Start the timer.
    //
    am_hal_ctimer_start(AM_BSP_PWM_LED_TIMER, AM_BSP_PWM_LED_TIMER_SEG);
     286:	490e      	ldr	r1, [pc, #56]	; (2c0 <main+0x124>)
     288:	2002      	movs	r0, #2
     28a:	f001 f957 	bl	153c <am_hal_ctimer_start>
    {

        //
        // Go to Deep Sleep.
        //
        am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
     28e:	2001      	movs	r0, #1
     290:	f001 fc26 	bl	1ae0 <am_hal_sysctrl_sleep>
    }
     294:	e7fb      	b.n	28e <main+0xf2>
     296:	bf00      	nop
     298:	00001dfc 	.word	0x00001dfc
     29c:	40010060 	.word	0x40010060
     2a0:	4001004c 	.word	0x4001004c
     2a4:	4001001c 	.word	0x4001001c
     2a8:	400100fc 	.word	0x400100fc
     2ac:	000012b1 	.word	0x000012b1
     2b0:	40010054 	.word	0x40010054
     2b4:	40010028 	.word	0x40010028
     2b8:	40010108 	.word	0x40010108
     2bc:	00001cd8 	.word	0x00001cd8
     2c0:	ffff0000 	.word	0xffff0000

000002c4 <am_reset_isr>:
am_reset_isr(void)
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
     2c4:	4811      	ldr	r0, [pc, #68]	; (30c <zero_loop+0x12>)
     2c6:	4912      	ldr	r1, [pc, #72]	; (310 <zero_loop+0x16>)
     2c8:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
     2ca:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
     2ce:	4811      	ldr	r0, [pc, #68]	; (314 <zero_loop+0x1a>)
     2d0:	6801      	ldr	r1, [r0, #0]
     2d2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     2d6:	6001      	str	r1, [r0, #0]
     2d8:	f3bf 8f4f 	dsb	sy
     2dc:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
     2e0:	480d      	ldr	r0, [pc, #52]	; (318 <zero_loop+0x1e>)
     2e2:	490e      	ldr	r1, [pc, #56]	; (31c <zero_loop+0x22>)
     2e4:	4a0e      	ldr	r2, [pc, #56]	; (320 <zero_loop+0x26>)

000002e6 <copy_loop>:
     2e6:	f850 3b04 	ldr.w	r3, [r0], #4
     2ea:	f841 3b04 	str.w	r3, [r1], #4
     2ee:	4291      	cmp	r1, r2
     2f0:	dbf9      	blt.n	2e6 <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
     2f2:	480c      	ldr	r0, [pc, #48]	; (324 <zero_loop+0x2a>)
     2f4:	490c      	ldr	r1, [pc, #48]	; (328 <zero_loop+0x2e>)
     2f6:	f04f 0200 	mov.w	r2, #0

000002fa <zero_loop>:
     2fa:	4288      	cmp	r0, r1
     2fc:	bfb8      	it	lt
     2fe:	f840 2b04 	strlt.w	r2, [r0], #4
     302:	dbfa      	blt.n	2fa <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
     304:	f7ff ff4a 	bl	19c <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
     308:	be00      	bkpt	0x0000
}
     30a:	bf00      	nop
     30c:	e000ed08 	.word	0xe000ed08
     310:	00000000 	.word	0x00000000
     314:	e000ed88 	.word	0xe000ed88
     318:	00001e58 	.word	0x00001e58
     31c:	10001000 	.word	0x10001000
     320:	10001050 	.word	0x10001050
     324:	10001050 	.word	0x10001050
     328:	1000116c 	.word	0x1000116c

0000032c <am_nmi_isr>:
// by a debugger.
//
//*****************************************************************************
void
am_nmi_isr(void)
{
     32c:	b480      	push	{r7}
     32e:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    {
    }
     330:	e7fe      	b.n	330 <am_nmi_isr+0x4>
     332:	bf00      	nop

00000334 <am_adc_isr>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
     334:	b480      	push	{r7}
     336:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    {
    }
     338:	e7fe      	b.n	338 <am_adc_isr+0x4>
     33a:	bf00      	nop

0000033c <am_util_delay_ms>:
//! @returns None
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
     33c:	b580      	push	{r7, lr}
     33e:	b084      	sub	sp, #16
     340:	af00      	add	r7, sp, #0
     342:	6078      	str	r0, [r7, #4]
    uint32_t ui32Loops = ui32MilliSeconds *
                          (am_hal_clkgen_sysclk_get() / 3000);
     344:	f001 f864 	bl	1410 <am_hal_clkgen_sysclk_get>
     348:	4602      	mov	r2, r0
     34a:	4b07      	ldr	r3, [pc, #28]	; (368 <am_util_delay_ms+0x2c>)
     34c:	fba3 2302 	umull	r2, r3, r3, r2
     350:	099b      	lsrs	r3, r3, #6
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
    uint32_t ui32Loops = ui32MilliSeconds *
     352:	687a      	ldr	r2, [r7, #4]
     354:	fb02 f303 	mul.w	r3, r2, r3
     358:	60fb      	str	r3, [r7, #12]
                          (am_hal_clkgen_sysclk_get() / 3000);

    //
    // Call the BOOTROM cycle delay function
    //
    am_hal_flash_delay(ui32Loops);
     35a:	68f8      	ldr	r0, [r7, #12]
     35c:	f001 f978 	bl	1650 <am_hal_flash_delay>
}
     360:	bf00      	nop
     362:	3710      	adds	r7, #16
     364:	46bd      	mov	sp, r7
     366:	bd80      	pop	{r7, pc}
     368:	057619f1 	.word	0x057619f1

0000036c <am_fault_isr>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_fault_isr(void)
{
    __asm("    push    {r7,lr}");
     36c:	b580      	push	{r7, lr}
    __asm("    mov     r0, sp");
     36e:	4668      	mov	r0, sp
    __asm("    adds    r0, #(2*4)");
     370:	3008      	adds	r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
     372:	f000 f809 	bl	388 <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");
     376:	bd01      	pop	{r0, pc}
}
     378:	bf00      	nop
     37a:	4618      	mov	r0, r3

0000037c <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
     37c:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
     37e:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
     380:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
     382:	4770      	bx	lr
}
     384:	bf00      	nop
     386:	4618      	mov	r0, r3

00000388 <am_util_faultisr_collect_data>:
// am_fault_isr() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
     388:	b580      	push	{r7, lr}
     38a:	b096      	sub	sp, #88	; 0x58
     38c:	af00      	add	r7, sp, #0
     38e:	6078      	str	r0, [r7, #4]
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
     390:	f107 030c 	add.w	r3, r7, #12
     394:	2200      	movs	r2, #0
     396:	601a      	str	r2, [r3, #0]
     398:	605a      	str	r2, [r3, #4]
     39a:	609a      	str	r2, [r3, #8]
     39c:	60da      	str	r2, [r3, #12]
     39e:	611a      	str	r2, [r3, #16]
     3a0:	615a      	str	r2, [r3, #20]
    
    uint32_t u32Mask = 0;
     3a2:	2300      	movs	r3, #0
     3a4:	657b      	str	r3, [r7, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
     3a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     3a8:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
     3aa:	4b2e      	ldr	r3, [pc, #184]	; (464 <am_util_faultisr_collect_data+0xdc>)
     3ac:	681b      	ldr	r3, [r3, #0]
     3ae:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
     3b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     3b2:	b2db      	uxtb	r3, r3
     3b4:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
     3b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     3ba:	0a1b      	lsrs	r3, r3, #8
     3bc:	b2db      	uxtb	r3, r3
     3be:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
     3c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     3c4:	0c1b      	lsrs	r3, r3, #16
     3c6:	b29b      	uxth	r3, r3
     3c8:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
     3cc:	4b26      	ldr	r3, [pc, #152]	; (468 <am_util_faultisr_collect_data+0xe0>)
     3ce:	681b      	ldr	r3, [r3, #0]
     3d0:	64bb      	str	r3, [r7, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
     3d2:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
     3d6:	b2db      	uxtb	r3, r3
     3d8:	f003 0302 	and.w	r3, r3, #2
     3dc:	2b00      	cmp	r3, #0
     3de:	d005      	beq.n	3ec <am_util_faultisr_collect_data+0x64>
     3e0:	6879      	ldr	r1, [r7, #4]
     3e2:	2006      	movs	r0, #6
     3e4:	f7ff ffca 	bl	37c <getStackedReg>
     3e8:	4603      	mov	r3, r0
     3ea:	e001      	b.n	3f0 <am_util_faultisr_collect_data+0x68>
     3ec:	f04f 33ff 	mov.w	r3, #4294967295
     3f0:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
     3f2:	6879      	ldr	r1, [r7, #4]
     3f4:	2000      	movs	r0, #0
     3f6:	f7ff ffc1 	bl	37c <getStackedReg>
     3fa:	4603      	mov	r3, r0
     3fc:	627b      	str	r3, [r7, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
     3fe:	6879      	ldr	r1, [r7, #4]
     400:	2001      	movs	r0, #1
     402:	f7ff ffbb 	bl	37c <getStackedReg>
     406:	4603      	mov	r3, r0
     408:	62bb      	str	r3, [r7, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
     40a:	6879      	ldr	r1, [r7, #4]
     40c:	2002      	movs	r0, #2
     40e:	f7ff ffb5 	bl	37c <getStackedReg>
     412:	4603      	mov	r3, r0
     414:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
     416:	6879      	ldr	r1, [r7, #4]
     418:	2003      	movs	r0, #3
     41a:	f7ff ffaf 	bl	37c <getStackedReg>
     41e:	4603      	mov	r3, r0
     420:	633b      	str	r3, [r7, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
     422:	6879      	ldr	r1, [r7, #4]
     424:	2004      	movs	r0, #4
     426:	f7ff ffa9 	bl	37c <getStackedReg>
     42a:	4603      	mov	r3, r0
     42c:	637b      	str	r3, [r7, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
     42e:	6879      	ldr	r1, [r7, #4]
     430:	2005      	movs	r0, #5
     432:	f7ff ffa3 	bl	37c <getStackedReg>
     436:	4603      	mov	r3, r0
     438:	63bb      	str	r3, [r7, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
     43a:	6879      	ldr	r1, [r7, #4]
     43c:	2006      	movs	r0, #6
     43e:	f7ff ff9d 	bl	37c <getStackedReg>
     442:	4603      	mov	r3, r0
     444:	63fb      	str	r3, [r7, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
     446:	6879      	ldr	r1, [r7, #4]
     448:	2007      	movs	r0, #7
     44a:	f7ff ff97 	bl	37c <getStackedReg>
     44e:	4603      	mov	r3, r0
     450:	643b      	str	r3, [r7, #64]	; 0x40

    //
    // Use the HAL MCUCTRL functions to read the fault data.
    //
    am_hal_mcuctrl_fault_status(&sHalFaultData);
     452:	f107 030c 	add.w	r3, r7, #12
     456:	4618      	mov	r0, r3
     458:	f001 f984 	bl	1764 <am_hal_mcuctrl_fault_status>
    }


#endif

    u32Mask = 0;
     45c:	2300      	movs	r3, #0
     45e:	657b      	str	r3, [r7, #84]	; 0x54
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
    {
    }
     460:	e7fe      	b.n	460 <am_util_faultisr_collect_data+0xd8>
     462:	bf00      	nop
     464:	e000ed28 	.word	0xe000ed28
     468:	e000ed38 	.word	0xe000ed38

0000046c <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
     46c:	b480      	push	{r7}
     46e:	b083      	sub	sp, #12
     470:	af00      	add	r7, sp, #0
     472:	6078      	str	r0, [r7, #4]
    g_pfnCharPrint = pfnCharPrint;
     474:	4a04      	ldr	r2, [pc, #16]	; (488 <am_util_stdio_printf_init+0x1c>)
     476:	687b      	ldr	r3, [r7, #4]
     478:	6013      	str	r3, [r2, #0]
}
     47a:	bf00      	nop
     47c:	370c      	adds	r7, #12
     47e:	46bd      	mov	sp, r7
     480:	f85d 7b04 	ldr.w	r7, [sp], #4
     484:	4770      	bx	lr
     486:	bf00      	nop
     488:	10001168 	.word	0x10001168

0000048c <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
     48c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
     490:	b096      	sub	sp, #88	; 0x58
     492:	af00      	add	r7, sp, #0
     494:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
     498:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     49c:	0025      	movs	r5, r4
     49e:	2600      	movs	r6, #0
     4a0:	ea55 0306 	orrs.w	r3, r5, r6
     4a4:	f000 809e 	beq.w	5e4 <divu64_10+0x158>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
     4a8:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     4ac:	0862      	lsrs	r2, r4, #1
     4ae:	ea4f 0133 	mov.w	r1, r3, rrx
     4b2:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     4b6:	ea4f 0893 	mov.w	r8, r3, lsr #2
     4ba:	ea48 7884 	orr.w	r8, r8, r4, lsl #30
     4be:	ea4f 0994 	mov.w	r9, r4, lsr #2
     4c2:	eb11 0308 	adds.w	r3, r1, r8
     4c6:	eb42 0409 	adc.w	r4, r2, r9
     4ca:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 4);
     4ce:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     4d2:	ea4f 1a13 	mov.w	sl, r3, lsr #4
     4d6:	ea4a 7a04 	orr.w	sl, sl, r4, lsl #28
     4da:	ea4f 1b14 	mov.w	fp, r4, lsr #4
     4de:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     4e2:	eb13 030a 	adds.w	r3, r3, sl
     4e6:	eb44 040b 	adc.w	r4, r4, fp
     4ea:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 8);
     4ee:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     4f2:	0a1a      	lsrs	r2, r3, #8
     4f4:	62ba      	str	r2, [r7, #40]	; 0x28
     4f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
     4f8:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
     4fc:	62ba      	str	r2, [r7, #40]	; 0x28
     4fe:	0a23      	lsrs	r3, r4, #8
     500:	62fb      	str	r3, [r7, #44]	; 0x2c
     502:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     506:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
     50a:	18c9      	adds	r1, r1, r3
     50c:	eb42 0204 	adc.w	r2, r2, r4
     510:	460b      	mov	r3, r1
     512:	4614      	mov	r4, r2
     514:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 16);
     518:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     51c:	0c1a      	lsrs	r2, r3, #16
     51e:	623a      	str	r2, [r7, #32]
     520:	6a3a      	ldr	r2, [r7, #32]
     522:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
     526:	623a      	str	r2, [r7, #32]
     528:	0c23      	lsrs	r3, r4, #16
     52a:	627b      	str	r3, [r7, #36]	; 0x24
     52c:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     530:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
     534:	18c9      	adds	r1, r1, r3
     536:	eb42 0204 	adc.w	r2, r2, r4
     53a:	460b      	mov	r3, r1
     53c:	4614      	mov	r4, r2
     53e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 32);
     542:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     546:	0023      	movs	r3, r4
     548:	603b      	str	r3, [r7, #0]
     54a:	2300      	movs	r3, #0
     54c:	607b      	str	r3, [r7, #4]
     54e:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     552:	e897 0006 	ldmia.w	r7, {r1, r2}
     556:	18c9      	adds	r1, r1, r3
     558:	eb42 0204 	adc.w	r2, r2, r4
     55c:	460b      	mov	r3, r1
     55e:	4614      	mov	r4, r2
     560:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 >>= 3;
     564:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     568:	08da      	lsrs	r2, r3, #3
     56a:	613a      	str	r2, [r7, #16]
     56c:	693a      	ldr	r2, [r7, #16]
     56e:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
     572:	613a      	str	r2, [r7, #16]
     574:	08e3      	lsrs	r3, r4, #3
     576:	617b      	str	r3, [r7, #20]
     578:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
     57c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        r64 = ui64Val - q64*10;
     580:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     584:	18db      	adds	r3, r3, r3
     586:	eb44 0404 	adc.w	r4, r4, r4
     58a:	00a2      	lsls	r2, r4, #2
     58c:	60fa      	str	r2, [r7, #12]
     58e:	68fa      	ldr	r2, [r7, #12]
     590:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
     594:	60fa      	str	r2, [r7, #12]
     596:	009a      	lsls	r2, r3, #2
     598:	60ba      	str	r2, [r7, #8]
     59a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
     59e:	18c9      	adds	r1, r1, r3
     5a0:	eb42 0204 	adc.w	r2, r2, r4
     5a4:	460b      	mov	r3, r1
     5a6:	4614      	mov	r4, r2
     5a8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
     5ac:	1acb      	subs	r3, r1, r3
     5ae:	eb62 0404 	sbc.w	r4, r2, r4
     5b2:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
        return q64 + ((r64 + 6) >> 4);
     5b6:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
     5ba:	3306      	adds	r3, #6
     5bc:	f144 0400 	adc.w	r4, r4, #0
     5c0:	091a      	lsrs	r2, r3, #4
     5c2:	61ba      	str	r2, [r7, #24]
     5c4:	69ba      	ldr	r2, [r7, #24]
     5c6:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
     5ca:	61ba      	str	r2, [r7, #24]
     5cc:	0923      	lsrs	r3, r4, #4
     5ce:	61fb      	str	r3, [r7, #28]
     5d0:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     5d4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
     5d8:	18c9      	adds	r1, r1, r3
     5da:	eb42 0204 	adc.w	r2, r2, r4
     5de:	460b      	mov	r3, r1
     5e0:	4614      	mov	r4, r2
     5e2:	e029      	b.n	638 <divu64_10+0x1ac>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
     5e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     5e6:	647b      	str	r3, [r7, #68]	; 0x44
        q32 = (ui32Val>>1) + (ui32Val>>2);
     5e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     5ea:	085a      	lsrs	r2, r3, #1
     5ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     5ee:	089b      	lsrs	r3, r3, #2
     5f0:	4413      	add	r3, r2
     5f2:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 4);
     5f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     5f6:	091b      	lsrs	r3, r3, #4
     5f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     5fa:	4413      	add	r3, r2
     5fc:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 8);
     5fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     600:	0a1b      	lsrs	r3, r3, #8
     602:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     604:	4413      	add	r3, r2
     606:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 16);
     608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     60a:	0c1b      	lsrs	r3, r3, #16
     60c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     60e:	4413      	add	r3, r2
     610:	643b      	str	r3, [r7, #64]	; 0x40
        q32 >>= 3;
     612:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     614:	08db      	lsrs	r3, r3, #3
     616:	643b      	str	r3, [r7, #64]	; 0x40
        r32 = ui32Val - q32*10;
     618:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     61a:	4613      	mov	r3, r2
     61c:	009b      	lsls	r3, r3, #2
     61e:	4413      	add	r3, r2
     620:	005b      	lsls	r3, r3, #1
     622:	461a      	mov	r2, r3
     624:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     626:	1a9b      	subs	r3, r3, r2
     628:	63fb      	str	r3, [r7, #60]	; 0x3c
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
     62a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     62c:	3306      	adds	r3, #6
     62e:	091a      	lsrs	r2, r3, #4
     630:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     632:	4413      	add	r3, r2
     634:	f04f 0400 	mov.w	r4, #0
    }
}
     638:	4618      	mov	r0, r3
     63a:	4621      	mov	r1, r4
     63c:	3758      	adds	r7, #88	; 0x58
     63e:	46bd      	mov	sp, r7
     640:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
     644:	4770      	bx	lr
     646:	bf00      	nop

00000648 <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
     648:	b590      	push	{r4, r7, lr}
     64a:	b085      	sub	sp, #20
     64c:	af00      	add	r7, sp, #0
     64e:	e9c7 0100 	strd	r0, r1, [r7]
    int iNDigits = ui64Val ? 0 : 1;
     652:	683a      	ldr	r2, [r7, #0]
     654:	687b      	ldr	r3, [r7, #4]
     656:	4313      	orrs	r3, r2
     658:	2b00      	cmp	r3, #0
     65a:	bf0c      	ite	eq
     65c:	2301      	moveq	r3, #1
     65e:	2300      	movne	r3, #0
     660:	b2db      	uxtb	r3, r3
     662:	60fb      	str	r3, [r7, #12]

    while ( ui64Val )
     664:	e008      	b.n	678 <ndigits_in_u64+0x30>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
     666:	e9d7 0100 	ldrd	r0, r1, [r7]
     66a:	f7ff ff0f 	bl	48c <divu64_10>
     66e:	e9c7 0100 	strd	r0, r1, [r7]
        ++iNDigits;
     672:	68fb      	ldr	r3, [r7, #12]
     674:	3301      	adds	r3, #1
     676:	60fb      	str	r3, [r7, #12]
static int
ndigits_in_u64(uint64_t ui64Val)
{
    int iNDigits = ui64Val ? 0 : 1;

    while ( ui64Val )
     678:	e897 0018 	ldmia.w	r7, {r3, r4}
     67c:	4323      	orrs	r3, r4
     67e:	d1f2      	bne.n	666 <ndigits_in_u64+0x1e>
        //
        ui64Val = divu64_10(ui64Val);
        ++iNDigits;
    }

    return iNDigits;
     680:	68fb      	ldr	r3, [r7, #12]
}
     682:	4618      	mov	r0, r3
     684:	3714      	adds	r7, #20
     686:	46bd      	mov	sp, r7
     688:	bd90      	pop	{r4, r7, pc}
     68a:	bf00      	nop

0000068c <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
     68c:	b590      	push	{r4, r7, lr}
     68e:	b083      	sub	sp, #12
     690:	af00      	add	r7, sp, #0
     692:	e9c7 0100 	strd	r0, r1, [r7]
    if ( i64Val < 0 )
     696:	e897 0018 	ldmia.w	r7, {r3, r4}
     69a:	2b00      	cmp	r3, #0
     69c:	f174 0300 	sbcs.w	r3, r4, #0
     6a0:	da06      	bge.n	6b0 <ndigits_in_i64+0x24>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
     6a2:	e897 0018 	ldmia.w	r7, {r3, r4}
     6a6:	425b      	negs	r3, r3
     6a8:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
     6ac:	e887 0018 	stmia.w	r7, {r3, r4}
    }

    return ndigits_in_u64((uint64_t) i64Val);
     6b0:	e897 0018 	ldmia.w	r7, {r3, r4}
     6b4:	4618      	mov	r0, r3
     6b6:	4621      	mov	r1, r4
     6b8:	f7ff ffc6 	bl	648 <ndigits_in_u64>
     6bc:	4603      	mov	r3, r0
}
     6be:	4618      	mov	r0, r3
     6c0:	370c      	adds	r7, #12
     6c2:	46bd      	mov	sp, r7
     6c4:	bd90      	pop	{r4, r7, pc}
     6c6:	bf00      	nop

000006c8 <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
     6c8:	b490      	push	{r4, r7}
     6ca:	b084      	sub	sp, #16
     6cc:	af00      	add	r7, sp, #0
     6ce:	e9c7 0100 	strd	r0, r1, [r7]
    int iDigits = ui64Val ? 0 : 1;
     6d2:	6839      	ldr	r1, [r7, #0]
     6d4:	687a      	ldr	r2, [r7, #4]
     6d6:	430a      	orrs	r2, r1
     6d8:	2a00      	cmp	r2, #0
     6da:	bf0c      	ite	eq
     6dc:	2201      	moveq	r2, #1
     6de:	2200      	movne	r2, #0
     6e0:	b2d2      	uxtb	r2, r2
     6e2:	60fa      	str	r2, [r7, #12]

    while ( ui64Val )
     6e4:	e00a      	b.n	6fc <ndigits_in_hex+0x34>
    {
        ui64Val >>= 4;
     6e6:	e897 0006 	ldmia.w	r7, {r1, r2}
     6ea:	090b      	lsrs	r3, r1, #4
     6ec:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
     6f0:	0914      	lsrs	r4, r2, #4
     6f2:	e887 0018 	stmia.w	r7, {r3, r4}
        ++iDigits;
     6f6:	68fa      	ldr	r2, [r7, #12]
     6f8:	3201      	adds	r2, #1
     6fa:	60fa      	str	r2, [r7, #12]
static int
ndigits_in_hex(uint64_t ui64Val)
{
    int iDigits = ui64Val ? 0 : 1;

    while ( ui64Val )
     6fc:	e897 0006 	ldmia.w	r7, {r1, r2}
     700:	430a      	orrs	r2, r1
     702:	d1f0      	bne.n	6e6 <ndigits_in_hex+0x1e>
    {
        ui64Val >>= 4;
        ++iDigits;
    }

    return iDigits;
     704:	68fb      	ldr	r3, [r7, #12]
}
     706:	4618      	mov	r0, r3
     708:	3710      	adds	r7, #16
     70a:	46bd      	mov	sp, r7
     70c:	bc90      	pop	{r4, r7}
     70e:	4770      	bx	lr

00000710 <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
     710:	b480      	push	{r7}
     712:	b087      	sub	sp, #28
     714:	af00      	add	r7, sp, #0
     716:	6078      	str	r0, [r7, #4]
     718:	6039      	str	r1, [r7, #0]
    bool bNeg = false;
     71a:	2300      	movs	r3, #0
     71c:	75fb      	strb	r3, [r7, #23]
    uint32_t ui32Val = 0, uCnt = 0;
     71e:	2300      	movs	r3, #0
     720:	613b      	str	r3, [r7, #16]
     722:	2300      	movs	r3, #0
     724:	60fb      	str	r3, [r7, #12]

    if ( *pcStr == '-')
     726:	687b      	ldr	r3, [r7, #4]
     728:	781b      	ldrb	r3, [r3, #0]
     72a:	2b2d      	cmp	r3, #45	; 0x2d
     72c:	d11b      	bne.n	766 <decstr_to_int+0x56>
    {
        bNeg = true;
     72e:	2301      	movs	r3, #1
     730:	75fb      	strb	r3, [r7, #23]
        pcStr++;
     732:	687b      	ldr	r3, [r7, #4]
     734:	3301      	adds	r3, #1
     736:	607b      	str	r3, [r7, #4]
        uCnt++;
     738:	68fb      	ldr	r3, [r7, #12]
     73a:	3301      	adds	r3, #1
     73c:	60fb      	str	r3, [r7, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
     73e:	e012      	b.n	766 <decstr_to_int+0x56>
    {
        ++uCnt;
     740:	68fb      	ldr	r3, [r7, #12]
     742:	3301      	adds	r3, #1
     744:	60fb      	str	r3, [r7, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
     746:	693a      	ldr	r2, [r7, #16]
     748:	4613      	mov	r3, r2
     74a:	009b      	lsls	r3, r3, #2
     74c:	4413      	add	r3, r2
     74e:	005b      	lsls	r3, r3, #1
     750:	613b      	str	r3, [r7, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
     752:	687b      	ldr	r3, [r7, #4]
     754:	781b      	ldrb	r3, [r3, #0]
     756:	461a      	mov	r2, r3
     758:	693b      	ldr	r3, [r7, #16]
     75a:	4413      	add	r3, r2
     75c:	3b30      	subs	r3, #48	; 0x30
     75e:	613b      	str	r3, [r7, #16]
        pcStr++;
     760:	687b      	ldr	r3, [r7, #4]
     762:	3301      	adds	r3, #1
     764:	607b      	str	r3, [r7, #4]
        bNeg = true;
        pcStr++;
        uCnt++;
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
     766:	687b      	ldr	r3, [r7, #4]
     768:	781b      	ldrb	r3, [r3, #0]
     76a:	2b2f      	cmp	r3, #47	; 0x2f
     76c:	d903      	bls.n	776 <decstr_to_int+0x66>
     76e:	687b      	ldr	r3, [r7, #4]
     770:	781b      	ldrb	r3, [r3, #0]
     772:	2b39      	cmp	r3, #57	; 0x39
     774:	d9e4      	bls.n	740 <decstr_to_int+0x30>
        //
        ui32Val += (*pcStr - '0');
        pcStr++;
    }

    if ( pui32CharCnt )
     776:	683b      	ldr	r3, [r7, #0]
     778:	2b00      	cmp	r3, #0
     77a:	d002      	beq.n	782 <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
     77c:	683b      	ldr	r3, [r7, #0]
     77e:	68fa      	ldr	r2, [r7, #12]
     780:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
     782:	7dfb      	ldrb	r3, [r7, #23]
     784:	2b00      	cmp	r3, #0
     786:	d002      	beq.n	78e <decstr_to_int+0x7e>
     788:	693b      	ldr	r3, [r7, #16]
     78a:	425b      	negs	r3, r3
     78c:	e000      	b.n	790 <decstr_to_int+0x80>
     78e:	693b      	ldr	r3, [r7, #16]
}
     790:	4618      	mov	r0, r3
     792:	371c      	adds	r7, #28
     794:	46bd      	mov	sp, r7
     796:	f85d 7b04 	ldr.w	r7, [sp], #4
     79a:	4770      	bx	lr

0000079c <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
     79c:	b590      	push	{r4, r7, lr}
     79e:	b091      	sub	sp, #68	; 0x44
     7a0:	af00      	add	r7, sp, #0
     7a2:	e9c7 0102 	strd	r0, r1, [r7, #8]
     7a6:	607a      	str	r2, [r7, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
     7a8:	2300      	movs	r3, #0
     7aa:	63fb      	str	r3, [r7, #60]	; 0x3c
     7ac:	2300      	movs	r3, #0
     7ae:	63bb      	str	r3, [r7, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
     7b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
     7b4:	f7ff fe6a 	bl	48c <divu64_10>
     7b8:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
     7bc:	68b9      	ldr	r1, [r7, #8]
     7be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     7c0:	4613      	mov	r3, r2
     7c2:	009b      	lsls	r3, r3, #2
     7c4:	4413      	add	r3, r2
     7c6:	005b      	lsls	r3, r3, #1
     7c8:	1acb      	subs	r3, r1, r3
     7ca:	62fb      	str	r3, [r7, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
     7cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     7ce:	1c5a      	adds	r2, r3, #1
     7d0:	63fa      	str	r2, [r7, #60]	; 0x3c
     7d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     7d4:	b2d2      	uxtb	r2, r2
     7d6:	3230      	adds	r2, #48	; 0x30
     7d8:	b2d2      	uxtb	r2, r2
     7da:	f107 0140 	add.w	r1, r7, #64	; 0x40
     7de:	440b      	add	r3, r1
     7e0:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
     7e4:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     7e8:	e9c7 3402 	strd	r3, r4, [r7, #8]
    } while ( ui64Val );
     7ec:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
     7f0:	4323      	orrs	r3, r4
     7f2:	d1dd      	bne.n	7b0 <uint64_to_str+0x14>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
     7f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     7f6:	63bb      	str	r3, [r7, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
     7f8:	687b      	ldr	r3, [r7, #4]
     7fa:	2b00      	cmp	r3, #0
     7fc:	d011      	beq.n	822 <uint64_to_str+0x86>
    {
        while ( ix-- )
     7fe:	e008      	b.n	812 <uint64_to_str+0x76>
        {
            *pcBuf++ = tbuf[ix];
     800:	687b      	ldr	r3, [r7, #4]
     802:	1c5a      	adds	r2, r3, #1
     804:	607a      	str	r2, [r7, #4]
     806:	f107 0110 	add.w	r1, r7, #16
     80a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     80c:	440a      	add	r2, r1
     80e:	7812      	ldrb	r2, [r2, #0]
     810:	701a      	strb	r2, [r3, #0]
    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    {
        while ( ix-- )
     812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     814:	1e5a      	subs	r2, r3, #1
     816:	63fa      	str	r2, [r7, #60]	; 0x3c
     818:	2b00      	cmp	r3, #0
     81a:	d1f1      	bne.n	800 <uint64_to_str+0x64>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
     81c:	687b      	ldr	r3, [r7, #4]
     81e:	2200      	movs	r2, #0
     820:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
     822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
     824:	4618      	mov	r0, r3
     826:	3744      	adds	r7, #68	; 0x44
     828:	46bd      	mov	sp, r7
     82a:	bd90      	pop	{r4, r7, pc}

0000082c <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
     82c:	b4b0      	push	{r4, r5, r7}
     82e:	b08d      	sub	sp, #52	; 0x34
     830:	af00      	add	r7, sp, #0
     832:	e9c7 0102 	strd	r0, r1, [r7, #8]
     836:	607a      	str	r2, [r7, #4]
     838:	70fb      	strb	r3, [r7, #3]
    int iNumDig, ix = 0;
     83a:	2300      	movs	r3, #0
     83c:	62fb      	str	r3, [r7, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
     83e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     842:	4313      	orrs	r3, r2
     844:	d131      	bne.n	8aa <uint64_to_hexstr+0x7e>
    {
        tbuf[ix++] = '0';   // Print a '0'
     846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     848:	1c5a      	adds	r2, r3, #1
     84a:	62fa      	str	r2, [r7, #44]	; 0x2c
     84c:	f107 0230 	add.w	r2, r7, #48	; 0x30
     850:	4413      	add	r3, r2
     852:	2230      	movs	r2, #48	; 0x30
     854:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
     858:	e027      	b.n	8aa <uint64_to_hexstr+0x7e>
    {
        cCh = ui64Val & 0xf;
     85a:	7a3b      	ldrb	r3, [r7, #8]
     85c:	f003 030f 	and.w	r3, r3, #15
     860:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
     864:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
     868:	2b09      	cmp	r3, #9
     86a:	d90a      	bls.n	882 <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
     86c:	78fb      	ldrb	r3, [r7, #3]
     86e:	2b00      	cmp	r3, #0
     870:	d001      	beq.n	876 <uint64_to_hexstr+0x4a>
     872:	2227      	movs	r2, #39	; 0x27
     874:	e000      	b.n	878 <uint64_to_hexstr+0x4c>
     876:	2207      	movs	r2, #7
     878:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
     87c:	4413      	add	r3, r2
     87e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
     882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     884:	1c5a      	adds	r2, r3, #1
     886:	62fa      	str	r2, [r7, #44]	; 0x2c
     888:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
     88c:	3230      	adds	r2, #48	; 0x30
     88e:	b2d2      	uxtb	r2, r2
     890:	f107 0130 	add.w	r1, r7, #48	; 0x30
     894:	440b      	add	r3, r1
     896:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
     89a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     89e:	0914      	lsrs	r4, r2, #4
     8a0:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
     8a4:	091d      	lsrs	r5, r3, #4
     8a6:	e9c7 4502 	strd	r4, r5, [r7, #8]
    if ( ui64Val == 0 )
    {
        tbuf[ix++] = '0';   // Print a '0'
    }

    while ( ui64Val )
     8aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     8ae:	4313      	orrs	r3, r2
     8b0:	d1d3      	bne.n	85a <uint64_to_hexstr+0x2e>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
     8b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     8b4:	627b      	str	r3, [r7, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
     8b6:	687b      	ldr	r3, [r7, #4]
     8b8:	2b00      	cmp	r3, #0
     8ba:	d011      	beq.n	8e0 <uint64_to_hexstr+0xb4>
    {
        while (ix--)
     8bc:	e008      	b.n	8d0 <uint64_to_hexstr+0xa4>
        {
            *pcBuf++ = tbuf[ix];
     8be:	687b      	ldr	r3, [r7, #4]
     8c0:	1c5a      	adds	r2, r3, #1
     8c2:	607a      	str	r2, [r7, #4]
     8c4:	f107 0110 	add.w	r1, r7, #16
     8c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     8ca:	440a      	add	r2, r1
     8cc:	7812      	ldrb	r2, [r2, #0]
     8ce:	701a      	strb	r2, [r3, #0]
    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
    {
        while (ix--)
     8d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     8d2:	1e5a      	subs	r2, r3, #1
     8d4:	62fa      	str	r2, [r7, #44]	; 0x2c
     8d6:	2b00      	cmp	r3, #0
     8d8:	d1f1      	bne.n	8be <uint64_to_hexstr+0x92>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
     8da:	687b      	ldr	r3, [r7, #4]
     8dc:	2200      	movs	r2, #0
     8de:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
     8e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
     8e2:	4618      	mov	r0, r3
     8e4:	3734      	adds	r7, #52	; 0x34
     8e6:	46bd      	mov	sp, r7
     8e8:	bcb0      	pop	{r4, r5, r7}
     8ea:	4770      	bx	lr

000008ec <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
     8ec:	b480      	push	{r7}
     8ee:	b085      	sub	sp, #20
     8f0:	af00      	add	r7, sp, #0
     8f2:	6078      	str	r0, [r7, #4]
    uint32_t ui32RetVal = 0;
     8f4:	2300      	movs	r3, #0
     8f6:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
     8f8:	687b      	ldr	r3, [r7, #4]
     8fa:	2b00      	cmp	r3, #0
     8fc:	d104      	bne.n	908 <simple_strlen+0x1c>
    {
        return ui32RetVal;
     8fe:	68fb      	ldr	r3, [r7, #12]
     900:	e009      	b.n	916 <simple_strlen+0x2a>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
     902:	68fb      	ldr	r3, [r7, #12]
     904:	3301      	adds	r3, #1
     906:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
    {
        return ui32RetVal;
    }

    while ( *pcBuf++ )
     908:	687b      	ldr	r3, [r7, #4]
     90a:	1c5a      	adds	r2, r3, #1
     90c:	607a      	str	r2, [r7, #4]
     90e:	781b      	ldrb	r3, [r3, #0]
     910:	2b00      	cmp	r3, #0
     912:	d1f6      	bne.n	902 <simple_strlen+0x16>
    {
        ui32RetVal++;
    }
    return ui32RetVal;
     914:	68fb      	ldr	r3, [r7, #12]
}
     916:	4618      	mov	r0, r3
     918:	3714      	adds	r7, #20
     91a:	46bd      	mov	sp, r7
     91c:	f85d 7b04 	ldr.w	r7, [sp], #4
     920:	4770      	bx	lr
     922:	bf00      	nop

00000924 <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
     924:	b480      	push	{r7}
     926:	b087      	sub	sp, #28
     928:	af00      	add	r7, sp, #0
     92a:	60f8      	str	r0, [r7, #12]
     92c:	460b      	mov	r3, r1
     92e:	607a      	str	r2, [r7, #4]
     930:	72fb      	strb	r3, [r7, #11]
    int32_t i32Cnt = 0;
     932:	2300      	movs	r3, #0
     934:	617b      	str	r3, [r7, #20]

    if ( i32NumChars <= 0 )
     936:	687b      	ldr	r3, [r7, #4]
     938:	2b00      	cmp	r3, #0
     93a:	dc0c      	bgt.n	956 <padbuffer+0x32>
    {
        return i32Cnt;
     93c:	697b      	ldr	r3, [r7, #20]
     93e:	e010      	b.n	962 <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
     940:	68fb      	ldr	r3, [r7, #12]
     942:	2b00      	cmp	r3, #0
     944:	d004      	beq.n	950 <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
     946:	68fb      	ldr	r3, [r7, #12]
     948:	1c5a      	adds	r2, r3, #1
     94a:	60fa      	str	r2, [r7, #12]
     94c:	7afa      	ldrb	r2, [r7, #11]
     94e:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
     950:	697b      	ldr	r3, [r7, #20]
     952:	3301      	adds	r3, #1
     954:	617b      	str	r3, [r7, #20]
    if ( i32NumChars <= 0 )
    {
        return i32Cnt;
    }

    while ( i32NumChars-- )
     956:	687b      	ldr	r3, [r7, #4]
     958:	1e5a      	subs	r2, r3, #1
     95a:	607a      	str	r2, [r7, #4]
     95c:	2b00      	cmp	r3, #0
     95e:	d1ef      	bne.n	940 <padbuffer+0x1c>
            *pcBuf++ = cPadChar;
        }
        i32Cnt++;
    }

    return i32Cnt;
     960:	697b      	ldr	r3, [r7, #20]
}
     962:	4618      	mov	r0, r3
     964:	371c      	adds	r7, #28
     966:	46bd      	mov	sp, r7
     968:	f85d 7b04 	ldr.w	r7, [sp], #4
     96c:	4770      	bx	lr
     96e:	bf00      	nop

00000970 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
     970:	b590      	push	{r4, r7, lr}
     972:	b08f      	sub	sp, #60	; 0x3c
     974:	af00      	add	r7, sp, #0
     976:	60f8      	str	r0, [r7, #12]
     978:	60b9      	str	r1, [r7, #8]
     97a:	607a      	str	r2, [r7, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Mantissa, i32IntPart, i32FracPart;
    char *pcBufInitial;

    iBufSize = *(uint32_t*)pcBuf;
     97c:	68bb      	ldr	r3, [r7, #8]
     97e:	681b      	ldr	r3, [r3, #0]
     980:	62bb      	str	r3, [r7, #40]	; 0x28
    if (iBufSize < 4)
     982:	6abb      	ldr	r3, [r7, #40]	; 0x28
     984:	2b03      	cmp	r3, #3
     986:	dc02      	bgt.n	98e <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
     988:	f06f 0302 	mvn.w	r3, #2
     98c:	e0d4      	b.n	b38 <ftoa+0x1c8>
    }

    if (fValue == 0.0f)
     98e:	edd7 7a03 	vldr	s15, [r7, #12]
     992:	eef5 7a40 	vcmp.f32	s15, #0.0
     996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     99a:	d104      	bne.n	9a6 <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
     99c:	68bb      	ldr	r3, [r7, #8]
     99e:	4a68      	ldr	r2, [pc, #416]	; (b40 <ftoa+0x1d0>)
     9a0:	601a      	str	r2, [r3, #0]
        return 3;
     9a2:	2303      	movs	r3, #3
     9a4:	e0c8      	b.n	b38 <ftoa+0x1c8>
    }

    pcBufInitial = pcBuf;
     9a6:	68bb      	ldr	r3, [r7, #8]
     9a8:	627b      	str	r3, [r7, #36]	; 0x24

    unFloatValue.F = fValue;
     9aa:	68fb      	ldr	r3, [r7, #12]
     9ac:	617b      	str	r3, [r7, #20]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
     9ae:	697b      	ldr	r3, [r7, #20]
     9b0:	15db      	asrs	r3, r3, #23
     9b2:	b2db      	uxtb	r3, r3
     9b4:	3b7f      	subs	r3, #127	; 0x7f
     9b6:	623b      	str	r3, [r7, #32]
    i32Mantissa = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
     9b8:	697b      	ldr	r3, [r7, #20]
     9ba:	f3c3 0316 	ubfx	r3, r3, #0, #23
     9be:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
     9c2:	61fb      	str	r3, [r7, #28]
    i32FracPart = 0;
     9c4:	2300      	movs	r3, #0
     9c6:	633b      	str	r3, [r7, #48]	; 0x30
    i32IntPart = 0;
     9c8:	2300      	movs	r3, #0
     9ca:	637b      	str	r3, [r7, #52]	; 0x34

    if (iExp2 >= 31)
     9cc:	6a3b      	ldr	r3, [r7, #32]
     9ce:	2b1e      	cmp	r3, #30
     9d0:	dd02      	ble.n	9d8 <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
     9d2:	f06f 0301 	mvn.w	r3, #1
     9d6:	e0af      	b.n	b38 <ftoa+0x1c8>
    }
    else if (iExp2 < -23)
     9d8:	6a3b      	ldr	r3, [r7, #32]
     9da:	f113 0f17 	cmn.w	r3, #23
     9de:	da02      	bge.n	9e6 <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
     9e0:	f04f 33ff 	mov.w	r3, #4294967295
     9e4:	e0a8      	b.n	b38 <ftoa+0x1c8>
    }
    else if (iExp2 >= 23)
     9e6:	6a3b      	ldr	r3, [r7, #32]
     9e8:	2b16      	cmp	r3, #22
     9ea:	dd06      	ble.n	9fa <ftoa+0x8a>
    {
        i32IntPart = i32Mantissa << (iExp2 - 23);
     9ec:	6a3b      	ldr	r3, [r7, #32]
     9ee:	3b17      	subs	r3, #23
     9f0:	69fa      	ldr	r2, [r7, #28]
     9f2:	fa02 f303 	lsl.w	r3, r2, r3
     9f6:	637b      	str	r3, [r7, #52]	; 0x34
     9f8:	e01a      	b.n	a30 <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
     9fa:	6a3b      	ldr	r3, [r7, #32]
     9fc:	2b00      	cmp	r3, #0
     9fe:	db0f      	blt.n	a20 <ftoa+0xb0>
    {
        i32IntPart = i32Mantissa >> (23 - iExp2);
     a00:	6a3b      	ldr	r3, [r7, #32]
     a02:	f1c3 0317 	rsb	r3, r3, #23
     a06:	69fa      	ldr	r2, [r7, #28]
     a08:	fa42 f303 	asr.w	r3, r2, r3
     a0c:	637b      	str	r3, [r7, #52]	; 0x34
        i32FracPart = (i32Mantissa << (iExp2 + 1)) & 0x00FFFFFF;
     a0e:	6a3b      	ldr	r3, [r7, #32]
     a10:	3301      	adds	r3, #1
     a12:	69fa      	ldr	r2, [r7, #28]
     a14:	fa02 f303 	lsl.w	r3, r2, r3
     a18:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     a1c:	633b      	str	r3, [r7, #48]	; 0x30
     a1e:	e007      	b.n	a30 <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Mantissa & 0x00FFFFFF) >> -(iExp2 + 1);
     a20:	69fb      	ldr	r3, [r7, #28]
     a22:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
     a26:	6a3b      	ldr	r3, [r7, #32]
     a28:	43db      	mvns	r3, r3
     a2a:	fa42 f303 	asr.w	r3, r2, r3
     a2e:	633b      	str	r3, [r7, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
     a30:	697b      	ldr	r3, [r7, #20]
     a32:	2b00      	cmp	r3, #0
     a34:	da04      	bge.n	a40 <ftoa+0xd0>
    {
        *pcBuf++ = '-';
     a36:	68bb      	ldr	r3, [r7, #8]
     a38:	1c5a      	adds	r2, r3, #1
     a3a:	60ba      	str	r2, [r7, #8]
     a3c:	222d      	movs	r2, #45	; 0x2d
     a3e:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
     a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     a42:	2b00      	cmp	r3, #0
     a44:	d105      	bne.n	a52 <ftoa+0xe2>
    {
        *pcBuf++ = '0';
     a46:	68bb      	ldr	r3, [r7, #8]
     a48:	1c5a      	adds	r2, r3, #1
     a4a:	60ba      	str	r2, [r7, #8]
     a4c:	2230      	movs	r2, #48	; 0x30
     a4e:	701a      	strb	r2, [r3, #0]
     a50:	e021      	b.n	a96 <ftoa+0x126>
    }
    else
    {
        if (i32IntPart > 0)
     a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     a54:	2b00      	cmp	r3, #0
     a56:	dd08      	ble.n	a6a <ftoa+0xfa>
        {
            uint64_to_str(i32IntPart, pcBuf);
     a58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     a5a:	ea4f 74e3 	mov.w	r4, r3, asr #31
     a5e:	68ba      	ldr	r2, [r7, #8]
     a60:	4618      	mov	r0, r3
     a62:	4621      	mov	r1, r4
     a64:	f7ff fe9a 	bl	79c <uint64_to_str>
     a68:	e011      	b.n	a8e <ftoa+0x11e>
        }
        else
        {
            *pcBuf++ = '-';
     a6a:	68bb      	ldr	r3, [r7, #8]
     a6c:	1c5a      	adds	r2, r3, #1
     a6e:	60ba      	str	r2, [r7, #8]
     a70:	222d      	movs	r2, #45	; 0x2d
     a72:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
     a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     a76:	425b      	negs	r3, r3
     a78:	ea4f 74e3 	mov.w	r4, r3, asr #31
     a7c:	68ba      	ldr	r2, [r7, #8]
     a7e:	4618      	mov	r0, r3
     a80:	4621      	mov	r1, r4
     a82:	f7ff fe8b 	bl	79c <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
     a86:	e002      	b.n	a8e <ftoa+0x11e>
        {
            pcBuf++;
     a88:	68bb      	ldr	r3, [r7, #8]
     a8a:	3301      	adds	r3, #1
     a8c:	60bb      	str	r3, [r7, #8]
        else
        {
            *pcBuf++ = '-';
            uint64_to_str(-i32IntPart, pcBuf);
        }
        while (*pcBuf)    // Get to end of new string
     a8e:	68bb      	ldr	r3, [r7, #8]
     a90:	781b      	ldrb	r3, [r3, #0]
     a92:	2b00      	cmp	r3, #0
     a94:	d1f8      	bne.n	a88 <ftoa+0x118>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
     a96:	68bb      	ldr	r3, [r7, #8]
     a98:	1c5a      	adds	r2, r3, #1
     a9a:	60ba      	str	r2, [r7, #8]
     a9c:	222e      	movs	r2, #46	; 0x2e
     a9e:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
     aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     aa2:	2b00      	cmp	r3, #0
     aa4:	d105      	bne.n	ab2 <ftoa+0x142>
    {
        *pcBuf++ = '0';
     aa6:	68bb      	ldr	r3, [r7, #8]
     aa8:	1c5a      	adds	r2, r3, #1
     aaa:	60ba      	str	r2, [r7, #8]
     aac:	2230      	movs	r2, #48	; 0x30
     aae:	701a      	strb	r2, [r3, #0]
     ab0:	e03c      	b.n	b2c <ftoa+0x1bc>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
     ab2:	68ba      	ldr	r2, [r7, #8]
     ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     ab6:	1ad3      	subs	r3, r2, r3
     ab8:	6aba      	ldr	r2, [r7, #40]	; 0x28
     aba:	1ad3      	subs	r3, r2, r3
     abc:	3b01      	subs	r3, #1
     abe:	61bb      	str	r3, [r7, #24]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
     ac0:	69ba      	ldr	r2, [r7, #24]
     ac2:	687b      	ldr	r3, [r7, #4]
     ac4:	4293      	cmp	r3, r2
     ac6:	bfa8      	it	ge
     ac8:	4613      	movge	r3, r2
     aca:	61bb      	str	r3, [r7, #24]

        for (jx = 0; jx < iMax; jx++)
     acc:	2300      	movs	r3, #0
     ace:	62fb      	str	r3, [r7, #44]	; 0x2c
     ad0:	e015      	b.n	afe <ftoa+0x18e>
        {
            i32FracPart *= 10;
     ad2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     ad4:	4613      	mov	r3, r2
     ad6:	009b      	lsls	r3, r3, #2
     ad8:	4413      	add	r3, r2
     ada:	005b      	lsls	r3, r3, #1
     adc:	633b      	str	r3, [r7, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
     ade:	68bb      	ldr	r3, [r7, #8]
     ae0:	1c5a      	adds	r2, r3, #1
     ae2:	60ba      	str	r2, [r7, #8]
     ae4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     ae6:	1612      	asrs	r2, r2, #24
     ae8:	b2d2      	uxtb	r2, r2
     aea:	3230      	adds	r2, #48	; 0x30
     aec:	b2d2      	uxtb	r2, r2
     aee:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
     af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     af2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     af6:	633b      	str	r3, [r7, #48]	; 0x30
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
        iMax = (iMax > iPrecision) ? iPrecision : iMax;

        for (jx = 0; jx < iMax; jx++)
     af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     afa:	3301      	adds	r3, #1
     afc:	62fb      	str	r3, [r7, #44]	; 0x2c
     afe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     b00:	69bb      	ldr	r3, [r7, #24]
     b02:	429a      	cmp	r2, r3
     b04:	dbe5      	blt.n	ad2 <ftoa+0x162>
        }

        //
        // Remove trailing zeros
        //
        --pcBuf;
     b06:	68bb      	ldr	r3, [r7, #8]
     b08:	3b01      	subs	r3, #1
     b0a:	60bb      	str	r3, [r7, #8]
        while ((*pcBuf == '0')  &&  (*(pcBuf-1) != '.'))
     b0c:	e002      	b.n	b14 <ftoa+0x1a4>
        {
            --pcBuf;
     b0e:	68bb      	ldr	r3, [r7, #8]
     b10:	3b01      	subs	r3, #1
     b12:	60bb      	str	r3, [r7, #8]

        //
        // Remove trailing zeros
        //
        --pcBuf;
        while ((*pcBuf == '0')  &&  (*(pcBuf-1) != '.'))
     b14:	68bb      	ldr	r3, [r7, #8]
     b16:	781b      	ldrb	r3, [r3, #0]
     b18:	2b30      	cmp	r3, #48	; 0x30
     b1a:	d104      	bne.n	b26 <ftoa+0x1b6>
     b1c:	68bb      	ldr	r3, [r7, #8]
     b1e:	3b01      	subs	r3, #1
     b20:	781b      	ldrb	r3, [r3, #0]
     b22:	2b2e      	cmp	r3, #46	; 0x2e
     b24:	d1f3      	bne.n	b0e <ftoa+0x19e>
        {
            --pcBuf;
        }
        ++pcBuf;
     b26:	68bb      	ldr	r3, [r7, #8]
     b28:	3301      	adds	r3, #1
     b2a:	60bb      	str	r3, [r7, #8]
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
     b2c:	68bb      	ldr	r3, [r7, #8]
     b2e:	2200      	movs	r2, #0
     b30:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
     b32:	68ba      	ldr	r2, [r7, #8]
     b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     b36:	1ad3      	subs	r3, r2, r3
} // ftoa()
     b38:	4618      	mov	r0, r3
     b3a:	373c      	adds	r7, #60	; 0x3c
     b3c:	46bd      	mov	sp, r7
     b3e:	bd90      	pop	{r4, r7, pc}
     b40:	00302e30 	.word	0x00302e30

00000b44 <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
     b44:	b590      	push	{r4, r7, lr}
     b46:	b095      	sub	sp, #84	; 0x54
     b48:	af00      	add	r7, sp, #0
     b4a:	60f8      	str	r0, [r7, #12]
     b4c:	60b9      	str	r1, [r7, #8]
     b4e:	607a      	str	r2, [r7, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
     b50:	2300      	movs	r3, #0
     b52:	63fb      	str	r3, [r7, #60]	; 0x3c
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
     b54:	2300      	movs	r3, #0
     b56:	627b      	str	r3, [r7, #36]	; 0x24

    while ( *pcFmt != 0x0 )
     b58:	e2e3      	b.n	1122 <am_util_stdio_vsprintf+0x5de>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
     b5a:	2306      	movs	r3, #6
     b5c:	633b      	str	r3, [r7, #48]	; 0x30

        if ( *pcFmt != '%' )
     b5e:	68bb      	ldr	r3, [r7, #8]
     b60:	781b      	ldrb	r3, [r3, #0]
     b62:	2b25      	cmp	r3, #37	; 0x25
     b64:	d01f      	beq.n	ba6 <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
     b66:	68fb      	ldr	r3, [r7, #12]
     b68:	2b00      	cmp	r3, #0
     b6a:	d015      	beq.n	b98 <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
     b6c:	68bb      	ldr	r3, [r7, #8]
     b6e:	781b      	ldrb	r3, [r3, #0]
     b70:	2b0a      	cmp	r3, #10
     b72:	d10b      	bne.n	b8c <am_util_stdio_vsprintf+0x48>
     b74:	4bb1      	ldr	r3, [pc, #708]	; (e3c <am_util_stdio_vsprintf+0x2f8>)
     b76:	781b      	ldrb	r3, [r3, #0]
     b78:	2b00      	cmp	r3, #0
     b7a:	d007      	beq.n	b8c <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
     b7c:	68fb      	ldr	r3, [r7, #12]
     b7e:	1c5a      	adds	r2, r3, #1
     b80:	60fa      	str	r2, [r7, #12]
     b82:	220d      	movs	r2, #13
     b84:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
     b86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     b88:	3301      	adds	r3, #1
     b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                *pcBuf++ = *pcFmt;
     b8c:	68fb      	ldr	r3, [r7, #12]
     b8e:	1c5a      	adds	r2, r3, #1
     b90:	60fa      	str	r2, [r7, #12]
     b92:	68ba      	ldr	r2, [r7, #8]
     b94:	7812      	ldrb	r2, [r2, #0]
     b96:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
     b98:	68bb      	ldr	r3, [r7, #8]
     b9a:	3301      	adds	r3, #1
     b9c:	60bb      	str	r3, [r7, #8]
            ++ui32CharCnt;
     b9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     ba0:	3301      	adds	r3, #1
     ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
            continue;
     ba4:	e2bd      	b.n	1122 <am_util_stdio_vsprintf+0x5de>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
     ba6:	68bb      	ldr	r3, [r7, #8]
     ba8:	3301      	adds	r3, #1
     baa:	60bb      	str	r3, [r7, #8]
        bLower = bLongLong = false;
     bac:	2300      	movs	r3, #0
     bae:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
     bb2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     bb6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
     bba:	2320      	movs	r3, #32
     bbc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        if ( *pcFmt == '0' )
     bc0:	68bb      	ldr	r3, [r7, #8]
     bc2:	781b      	ldrb	r3, [r3, #0]
     bc4:	2b30      	cmp	r3, #48	; 0x30
     bc6:	d105      	bne.n	bd4 <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
     bc8:	2330      	movs	r3, #48	; 0x30
     bca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            ++pcFmt;
     bce:	68bb      	ldr	r3, [r7, #8]
     bd0:	3301      	adds	r3, #1
     bd2:	60bb      	str	r3, [r7, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
     bd4:	f107 0310 	add.w	r3, r7, #16
     bd8:	4619      	mov	r1, r3
     bda:	68b8      	ldr	r0, [r7, #8]
     bdc:	f7ff fd98 	bl	710 <decstr_to_int>
     be0:	4603      	mov	r3, r0
     be2:	63bb      	str	r3, [r7, #56]	; 0x38
        pcFmt += ui32NumChars;
     be4:	693b      	ldr	r3, [r7, #16]
     be6:	68ba      	ldr	r2, [r7, #8]
     be8:	4413      	add	r3, r2
     bea:	60bb      	str	r3, [r7, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
     bec:	68bb      	ldr	r3, [r7, #8]
     bee:	781b      	ldrb	r3, [r3, #0]
     bf0:	2b73      	cmp	r3, #115	; 0x73
     bf2:	d005      	beq.n	c00 <am_util_stdio_vsprintf+0xbc>
     bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     bf6:	2b00      	cmp	r3, #0
     bf8:	da02      	bge.n	c00 <am_util_stdio_vsprintf+0xbc>
        {
            iWidth = -iWidth;
     bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     bfc:	425b      	negs	r3, r3
     bfe:	63bb      	str	r3, [r7, #56]	; 0x38
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
     c00:	68bb      	ldr	r3, [r7, #8]
     c02:	781b      	ldrb	r3, [r3, #0]
     c04:	2b2e      	cmp	r3, #46	; 0x2e
     c06:	d10e      	bne.n	c26 <am_util_stdio_vsprintf+0xe2>
        {
            ++pcFmt;
     c08:	68bb      	ldr	r3, [r7, #8]
     c0a:	3301      	adds	r3, #1
     c0c:	60bb      	str	r3, [r7, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
     c0e:	f107 0310 	add.w	r3, r7, #16
     c12:	4619      	mov	r1, r3
     c14:	68b8      	ldr	r0, [r7, #8]
     c16:	f7ff fd7b 	bl	710 <decstr_to_int>
     c1a:	4603      	mov	r3, r0
     c1c:	633b      	str	r3, [r7, #48]	; 0x30
            pcFmt += ui32NumChars;
     c1e:	693b      	ldr	r3, [r7, #16]
     c20:	68ba      	ldr	r2, [r7, #8]
     c22:	4413      	add	r3, r2
     c24:	60bb      	str	r3, [r7, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
     c26:	68bb      	ldr	r3, [r7, #8]
     c28:	781b      	ldrb	r3, [r3, #0]
     c2a:	2b6c      	cmp	r3, #108	; 0x6c
     c2c:	d10c      	bne.n	c48 <am_util_stdio_vsprintf+0x104>
        {
            pcFmt++;
     c2e:	68bb      	ldr	r3, [r7, #8]
     c30:	3301      	adds	r3, #1
     c32:	60bb      	str	r3, [r7, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
     c34:	68bb      	ldr	r3, [r7, #8]
     c36:	781b      	ldrb	r3, [r3, #0]
     c38:	2b6c      	cmp	r3, #108	; 0x6c
     c3a:	d105      	bne.n	c48 <am_util_stdio_vsprintf+0x104>
            {
                pcFmt++;
     c3c:	68bb      	ldr	r3, [r7, #8]
     c3e:	3301      	adds	r3, #1
     c40:	60bb      	str	r3, [r7, #8]
                bLongLong = true;
     c42:	2301      	movs	r3, #1
     c44:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            }
        }

        switch ( *pcFmt )
     c48:	68bb      	ldr	r3, [r7, #8]
     c4a:	781b      	ldrb	r3, [r3, #0]
     c4c:	3b46      	subs	r3, #70	; 0x46
     c4e:	2b32      	cmp	r3, #50	; 0x32
     c50:	f200 8254 	bhi.w	10fc <am_util_stdio_vsprintf+0x5b8>
     c54:	a201      	add	r2, pc, #4	; (adr r2, c5c <am_util_stdio_vsprintf+0x118>)
     c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     c5a:	bf00      	nop
     c5c:	00001087 	.word	0x00001087
     c60:	000010fd 	.word	0x000010fd
     c64:	000010fd 	.word	0x000010fd
     c68:	000010fd 	.word	0x000010fd
     c6c:	000010fd 	.word	0x000010fd
     c70:	000010fd 	.word	0x000010fd
     c74:	000010fd 	.word	0x000010fd
     c78:	000010fd 	.word	0x000010fd
     c7c:	000010fd 	.word	0x000010fd
     c80:	000010fd 	.word	0x000010fd
     c84:	000010fd 	.word	0x000010fd
     c88:	000010fd 	.word	0x000010fd
     c8c:	000010fd 	.word	0x000010fd
     c90:	000010fd 	.word	0x000010fd
     c94:	000010fd 	.word	0x000010fd
     c98:	000010fd 	.word	0x000010fd
     c9c:	000010fd 	.word	0x000010fd
     ca0:	000010fd 	.word	0x000010fd
     ca4:	00000e23 	.word	0x00000e23
     ca8:	000010fd 	.word	0x000010fd
     cac:	000010fd 	.word	0x000010fd
     cb0:	000010fd 	.word	0x000010fd
     cb4:	000010fd 	.word	0x000010fd
     cb8:	000010fd 	.word	0x000010fd
     cbc:	000010fd 	.word	0x000010fd
     cc0:	000010fd 	.word	0x000010fd
     cc4:	000010fd 	.word	0x000010fd
     cc8:	000010fd 	.word	0x000010fd
     ccc:	000010fd 	.word	0x000010fd
     cd0:	00000d29 	.word	0x00000d29
     cd4:	00000f4f 	.word	0x00000f4f
     cd8:	000010fd 	.word	0x000010fd
     cdc:	00001087 	.word	0x00001087
     ce0:	000010fd 	.word	0x000010fd
     ce4:	000010fd 	.word	0x000010fd
     ce8:	00000f4f 	.word	0x00000f4f
     cec:	000010fd 	.word	0x000010fd
     cf0:	000010fd 	.word	0x000010fd
     cf4:	000010fd 	.word	0x000010fd
     cf8:	000010fd 	.word	0x000010fd
     cfc:	000010fd 	.word	0x000010fd
     d00:	000010fd 	.word	0x000010fd
     d04:	000010fd 	.word	0x000010fd
     d08:	000010fd 	.word	0x000010fd
     d0c:	000010fd 	.word	0x000010fd
     d10:	00000d4f 	.word	0x00000d4f
     d14:	000010fd 	.word	0x000010fd
     d18:	00000ebd 	.word	0x00000ebd
     d1c:	000010fd 	.word	0x000010fd
     d20:	000010fd 	.word	0x000010fd
     d24:	00000e1d 	.word	0x00000e1d
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
     d28:	687b      	ldr	r3, [r7, #4]
     d2a:	1d1a      	adds	r2, r3, #4
     d2c:	607a      	str	r2, [r7, #4]
     d2e:	681b      	ldr	r3, [r3, #0]
     d30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

                if ( pcBuf )
     d34:	68fb      	ldr	r3, [r7, #12]
     d36:	2b00      	cmp	r3, #0
     d38:	d005      	beq.n	d46 <am_util_stdio_vsprintf+0x202>
                {
                    *pcBuf++ = ui8CharSpecifier;
     d3a:	68fb      	ldr	r3, [r7, #12]
     d3c:	1c5a      	adds	r2, r3, #1
     d3e:	60fa      	str	r2, [r7, #12]
     d40:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
     d44:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
     d46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     d48:	3301      	adds	r3, #1
     d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
     d4c:	e1e6      	b.n	111c <am_util_stdio_vsprintf+0x5d8>

            case 's':
                pcStr = va_arg(pArgs, char *);
     d4e:	687b      	ldr	r3, [r7, #4]
     d50:	1d1a      	adds	r2, r3, #4
     d52:	607a      	str	r2, [r7, #4]
     d54:	681b      	ldr	r3, [r3, #0]
     d56:	64fb      	str	r3, [r7, #76]	; 0x4c
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
     d58:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
     d5a:	f7ff fdc7 	bl	8ec <simple_strlen>
     d5e:	6278      	str	r0, [r7, #36]	; 0x24
                if ( iWidth > 0 )
     d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d62:	2b00      	cmp	r3, #0
     d64:	dd2e      	ble.n	dc4 <am_util_stdio_vsprintf+0x280>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
     d66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     d6a:	429a      	cmp	r2, r3
     d6c:	d22a      	bcs.n	dc4 <am_util_stdio_vsprintf+0x280>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
     d6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
     d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     d72:	1ad3      	subs	r3, r2, r3
     d74:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
     d76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     d7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
     d7c:	4619      	mov	r1, r3
     d7e:	68f8      	ldr	r0, [r7, #12]
     d80:	f7ff fdd0 	bl	924 <padbuffer>
     d84:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
     d86:	68fb      	ldr	r3, [r7, #12]
     d88:	2b00      	cmp	r3, #0
     d8a:	d001      	beq.n	d90 <am_util_stdio_vsprintf+0x24c>
     d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d8e:	e000      	b.n	d92 <am_util_stdio_vsprintf+0x24e>
     d90:	2300      	movs	r3, #0
     d92:	68fa      	ldr	r2, [r7, #12]
     d94:	4413      	add	r3, r2
     d96:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
     d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d9a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     d9c:	4413      	add	r3, r2
     d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
     da0:	2300      	movs	r3, #0
     da2:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }

                while (*pcStr != 0x0)
     da4:	e00e      	b.n	dc4 <am_util_stdio_vsprintf+0x280>
                {
                    if ( pcBuf )
     da6:	68fb      	ldr	r3, [r7, #12]
     da8:	2b00      	cmp	r3, #0
     daa:	d005      	beq.n	db8 <am_util_stdio_vsprintf+0x274>
                    {
                        *pcBuf++ = *pcStr;
     dac:	68fb      	ldr	r3, [r7, #12]
     dae:	1c5a      	adds	r2, r3, #1
     db0:	60fa      	str	r2, [r7, #12]
     db2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
     db4:	7812      	ldrb	r2, [r2, #0]
     db6:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
     db8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     dba:	3301      	adds	r3, #1
     dbc:	64fb      	str	r3, [r7, #76]	; 0x4c
                    ++ui32CharCnt;
     dbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     dc0:	3301      	adds	r3, #1
     dc2:	63fb      	str	r3, [r7, #60]	; 0x3c
                        ui32CharCnt += iWidth;
                        iWidth = 0;
                    }
                }

                while (*pcStr != 0x0)
     dc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     dc6:	781b      	ldrb	r3, [r3, #0]
     dc8:	2b00      	cmp	r3, #0
     dca:	d1ec      	bne.n	da6 <am_util_stdio_vsprintf+0x262>

                    ++pcStr;
                    ++ui32CharCnt;
                }

                if ( iWidth )
     dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     dce:	2b00      	cmp	r3, #0
     dd0:	f000 81a1 	beq.w	1116 <am_util_stdio_vsprintf+0x5d2>
                {
                    iWidth = -iWidth;
     dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     dd6:	425b      	negs	r3, r3
     dd8:	63bb      	str	r3, [r7, #56]	; 0x38

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
     dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ddc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     dde:	429a      	cmp	r2, r3
     de0:	f080 8199 	bcs.w	1116 <am_util_stdio_vsprintf+0x5d2>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
     de4:	6bba      	ldr	r2, [r7, #56]	; 0x38
     de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     de8:	1ad3      	subs	r3, r2, r3
     dea:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
     dec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     df0:	6bba      	ldr	r2, [r7, #56]	; 0x38
     df2:	4619      	mov	r1, r3
     df4:	68f8      	ldr	r0, [r7, #12]
     df6:	f7ff fd95 	bl	924 <padbuffer>
     dfa:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
     dfc:	68fb      	ldr	r3, [r7, #12]
     dfe:	2b00      	cmp	r3, #0
     e00:	d001      	beq.n	e06 <am_util_stdio_vsprintf+0x2c2>
     e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e04:	e000      	b.n	e08 <am_util_stdio_vsprintf+0x2c4>
     e06:	2300      	movs	r3, #0
     e08:	68fa      	ldr	r2, [r7, #12]
     e0a:	4413      	add	r3, r2
     e0c:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
     e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e10:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     e12:	4413      	add	r3, r2
     e14:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
     e16:	2300      	movs	r3, #0
     e18:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }
                break;
     e1a:	e17c      	b.n	1116 <am_util_stdio_vsprintf+0x5d2>

            case 'x':
                bLower = true;
     e1c:	2301      	movs	r3, #1
     e1e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
     e22:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     e26:	2b00      	cmp	r3, #0
     e28:	d00a      	beq.n	e40 <am_util_stdio_vsprintf+0x2fc>
     e2a:	687b      	ldr	r3, [r7, #4]
     e2c:	3307      	adds	r3, #7
     e2e:	f023 0307 	bic.w	r3, r3, #7
     e32:	f103 0208 	add.w	r2, r3, #8
     e36:	607a      	str	r2, [r7, #4]
     e38:	cb18      	ldmia	r3, {r3, r4}
     e3a:	e007      	b.n	e4c <am_util_stdio_vsprintf+0x308>
     e3c:	10001154 	.word	0x10001154
                                      va_arg(pArgs, uint32_t);
     e40:	687b      	ldr	r3, [r7, #4]
     e42:	1d1a      	adds	r2, r3, #4
     e44:	607a      	str	r2, [r7, #4]
     e46:	681b      	ldr	r3, [r3, #0]
                break;

            case 'x':
                bLower = true;
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
     e48:	f04f 0400 	mov.w	r4, #0
     e4c:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                                      va_arg(pArgs, uint32_t);

                if ( iWidth )
     e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e52:	2b00      	cmp	r3, #0
     e54:	d01e      	beq.n	e94 <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
     e56:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
     e5a:	f7ff fc35 	bl	6c8 <ndigits_in_hex>
     e5e:	4602      	mov	r2, r0
     e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e62:	1a9b      	subs	r3, r3, r2
     e64:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
     e66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     e6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
     e6c:	4619      	mov	r1, r3
     e6e:	68f8      	ldr	r0, [r7, #12]
     e70:	f7ff fd58 	bl	924 <padbuffer>
     e74:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
     e76:	68fb      	ldr	r3, [r7, #12]
     e78:	2b00      	cmp	r3, #0
     e7a:	d001      	beq.n	e80 <am_util_stdio_vsprintf+0x33c>
     e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e7e:	e000      	b.n	e82 <am_util_stdio_vsprintf+0x33e>
     e80:	2300      	movs	r3, #0
     e82:	68fa      	ldr	r2, [r7, #12]
     e84:	4413      	add	r3, r2
     e86:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
     e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e8a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     e8c:	4413      	add	r3, r2
     e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
     e90:	2300      	movs	r3, #0
     e92:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
     e94:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
     e98:	68fa      	ldr	r2, [r7, #12]
     e9a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
     e9e:	f7ff fcc5 	bl	82c <uint64_to_hexstr>
     ea2:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
     ea4:	68fb      	ldr	r3, [r7, #12]
     ea6:	2b00      	cmp	r3, #0
     ea8:	d003      	beq.n	eb2 <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
     eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     eac:	68fa      	ldr	r2, [r7, #12]
     eae:	4413      	add	r3, r2
     eb0:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
     eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     eb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     eb6:	4413      	add	r3, r2
     eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
     eba:	e12f      	b.n	111c <am_util_stdio_vsprintf+0x5d8>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
     ebc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     ec0:	2b00      	cmp	r3, #0
     ec2:	d008      	beq.n	ed6 <am_util_stdio_vsprintf+0x392>
     ec4:	687b      	ldr	r3, [r7, #4]
     ec6:	3307      	adds	r3, #7
     ec8:	f023 0307 	bic.w	r3, r3, #7
     ecc:	f103 0208 	add.w	r2, r3, #8
     ed0:	607a      	str	r2, [r7, #4]
     ed2:	cb18      	ldmia	r3, {r3, r4}
     ed4:	e005      	b.n	ee2 <am_util_stdio_vsprintf+0x39e>
                                      va_arg(pArgs, uint32_t);
     ed6:	687b      	ldr	r3, [r7, #4]
     ed8:	1d1a      	adds	r2, r3, #4
     eda:	607a      	str	r2, [r7, #4]
     edc:	681b      	ldr	r3, [r3, #0]

                ui32CharCnt += iVal;
                break;

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
     ede:	f04f 0400 	mov.w	r4, #0
     ee2:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                                      va_arg(pArgs, uint32_t);

                if ( iWidth )
     ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ee8:	2b00      	cmp	r3, #0
     eea:	d01e      	beq.n	f2a <am_util_stdio_vsprintf+0x3e6>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
     eec:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
     ef0:	f7ff fbaa 	bl	648 <ndigits_in_u64>
     ef4:	4602      	mov	r2, r0
     ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ef8:	1a9b      	subs	r3, r3, r2
     efa:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
     efc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     f00:	6bba      	ldr	r2, [r7, #56]	; 0x38
     f02:	4619      	mov	r1, r3
     f04:	68f8      	ldr	r0, [r7, #12]
     f06:	f7ff fd0d 	bl	924 <padbuffer>
     f0a:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
     f0c:	68fb      	ldr	r3, [r7, #12]
     f0e:	2b00      	cmp	r3, #0
     f10:	d001      	beq.n	f16 <am_util_stdio_vsprintf+0x3d2>
     f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f14:	e000      	b.n	f18 <am_util_stdio_vsprintf+0x3d4>
     f16:	2300      	movs	r3, #0
     f18:	68fa      	ldr	r2, [r7, #12]
     f1a:	4413      	add	r3, r2
     f1c:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
     f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f20:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     f22:	4413      	add	r3, r2
     f24:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
     f26:	2300      	movs	r3, #0
     f28:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
     f2a:	68fa      	ldr	r2, [r7, #12]
     f2c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
     f30:	f7ff fc34 	bl	79c <uint64_to_str>
     f34:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
     f36:	68fb      	ldr	r3, [r7, #12]
     f38:	2b00      	cmp	r3, #0
     f3a:	d003      	beq.n	f44 <am_util_stdio_vsprintf+0x400>
                {
                    pcBuf += iVal;
     f3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     f3e:	68fa      	ldr	r2, [r7, #12]
     f40:	4413      	add	r3, r2
     f42:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
     f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     f46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     f48:	4413      	add	r3, r2
     f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
     f4c:	e0e6      	b.n	111c <am_util_stdio_vsprintf+0x5d8>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
     f4e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     f52:	2b00      	cmp	r3, #0
     f54:	d008      	beq.n	f68 <am_util_stdio_vsprintf+0x424>
     f56:	687b      	ldr	r3, [r7, #4]
     f58:	3307      	adds	r3, #7
     f5a:	f023 0307 	bic.w	r3, r3, #7
     f5e:	f103 0208 	add.w	r2, r3, #8
     f62:	607a      	str	r2, [r7, #4]
     f64:	cb18      	ldmia	r3, {r3, r4}
     f66:	e005      	b.n	f74 <am_util_stdio_vsprintf+0x430>
                                     va_arg(pArgs, int32_t);
     f68:	687b      	ldr	r3, [r7, #4]
     f6a:	1d1a      	adds	r2, r3, #4
     f6c:	607a      	str	r2, [r7, #4]
     f6e:	681b      	ldr	r3, [r3, #0]
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
     f70:	ea4f 74e3 	mov.w	r4, r3, asr #31
     f74:	e9c7 3406 	strd	r3, r4, [r7, #24]
                                     va_arg(pArgs, int32_t);

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
     f78:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
     f7c:	2b00      	cmp	r3, #0
     f7e:	f174 0300 	sbcs.w	r3, r4, #0
     f82:	da0a      	bge.n	f9a <am_util_stdio_vsprintf+0x456>
                {
                    ui64Val = -i64Val;          // Get absolute value
     f84:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
     f88:	425b      	negs	r3, r3
     f8a:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
     f8e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = true;
     f92:	2301      	movs	r3, #1
     f94:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
     f98:	e006      	b.n	fa8 <am_util_stdio_vsprintf+0x464>
                }
                else
                {
                    ui64Val = i64Val;
     f9a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
     f9e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = false;
     fa2:	2300      	movs	r3, #0
     fa4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                if ( iWidth )
     fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     faa:	2b00      	cmp	r3, #0
     fac:	d04a      	beq.n	1044 <am_util_stdio_vsprintf+0x500>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
     fae:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
     fb2:	4618      	mov	r0, r3
     fb4:	4621      	mov	r1, r4
     fb6:	f7ff fb69 	bl	68c <ndigits_in_i64>
     fba:	4602      	mov	r2, r0
     fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     fbe:	1a9b      	subs	r3, r3, r2
     fc0:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg )
     fc2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
     fc6:	2b00      	cmp	r3, #0
     fc8:	d011      	beq.n	fee <am_util_stdio_vsprintf+0x4aa>
                    {
                        --iWidth;
     fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     fcc:	3b01      	subs	r3, #1
     fce:	63bb      	str	r3, [r7, #56]	; 0x38

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
     fd0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     fd4:	2b30      	cmp	r3, #48	; 0x30
     fd6:	d10a      	bne.n	fee <am_util_stdio_vsprintf+0x4aa>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
     fd8:	68fb      	ldr	r3, [r7, #12]
     fda:	2b00      	cmp	r3, #0
     fdc:	d004      	beq.n	fe8 <am_util_stdio_vsprintf+0x4a4>
                            {
                                *pcBuf++ = '-';
     fde:	68fb      	ldr	r3, [r7, #12]
     fe0:	1c5a      	adds	r2, r3, #1
     fe2:	60fa      	str	r2, [r7, #12]
     fe4:	222d      	movs	r2, #45	; 0x2d
     fe6:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
     fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     fea:	3301      	adds	r3, #1
     fec:	63fb      	str	r3, [r7, #60]	; 0x3c
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
     fee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     ff2:	6bba      	ldr	r2, [r7, #56]	; 0x38
     ff4:	4619      	mov	r1, r3
     ff6:	68f8      	ldr	r0, [r7, #12]
     ff8:	f7ff fc94 	bl	924 <padbuffer>
     ffc:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
     ffe:	68fb      	ldr	r3, [r7, #12]
    1000:	2b00      	cmp	r3, #0
    1002:	d001      	beq.n	1008 <am_util_stdio_vsprintf+0x4c4>
    1004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1006:	e000      	b.n	100a <am_util_stdio_vsprintf+0x4c6>
    1008:	2300      	movs	r3, #0
    100a:	68fa      	ldr	r2, [r7, #12]
    100c:	4413      	add	r3, r2
    100e:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    1010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1012:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1014:	4413      	add	r3, r2
    1016:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    1018:	2300      	movs	r3, #0
    101a:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    101c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    1020:	2b00      	cmp	r3, #0
    1022:	d01e      	beq.n	1062 <am_util_stdio_vsprintf+0x51e>
    1024:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    1028:	2b20      	cmp	r3, #32
    102a:	d11a      	bne.n	1062 <am_util_stdio_vsprintf+0x51e>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    102c:	68fb      	ldr	r3, [r7, #12]
    102e:	2b00      	cmp	r3, #0
    1030:	d004      	beq.n	103c <am_util_stdio_vsprintf+0x4f8>
                        {
                            *pcBuf++ = '-';
    1032:	68fb      	ldr	r3, [r7, #12]
    1034:	1c5a      	adds	r2, r3, #1
    1036:	60fa      	str	r2, [r7, #12]
    1038:	222d      	movs	r2, #45	; 0x2d
    103a:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    103c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    103e:	3301      	adds	r3, #1
    1040:	63fb      	str	r3, [r7, #60]	; 0x3c
    1042:	e00e      	b.n	1062 <am_util_stdio_vsprintf+0x51e>
                    }
                }
                else
                {
                    if ( bNeg )
    1044:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    1048:	2b00      	cmp	r3, #0
    104a:	d00a      	beq.n	1062 <am_util_stdio_vsprintf+0x51e>
                    {
                        if ( pcBuf )
    104c:	68fb      	ldr	r3, [r7, #12]
    104e:	2b00      	cmp	r3, #0
    1050:	d004      	beq.n	105c <am_util_stdio_vsprintf+0x518>
                        {
                            *pcBuf++ = '-';
    1052:	68fb      	ldr	r3, [r7, #12]
    1054:	1c5a      	adds	r2, r3, #1
    1056:	60fa      	str	r2, [r7, #12]
    1058:	222d      	movs	r2, #45	; 0x2d
    105a:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    105c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    105e:	3301      	adds	r3, #1
    1060:	63fb      	str	r3, [r7, #60]	; 0x3c
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    1062:	68fa      	ldr	r2, [r7, #12]
    1064:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    1068:	f7ff fb98 	bl	79c <uint64_to_str>
    106c:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    106e:	68fb      	ldr	r3, [r7, #12]
    1070:	2b00      	cmp	r3, #0
    1072:	d003      	beq.n	107c <am_util_stdio_vsprintf+0x538>
                {
                    pcBuf += iVal;
    1074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1076:	68fa      	ldr	r2, [r7, #12]
    1078:	4413      	add	r3, r2
    107a:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    107c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    107e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1080:	4413      	add	r3, r2
    1082:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    1084:	e04a      	b.n	111c <am_util_stdio_vsprintf+0x5d8>


            case 'f':
            case 'F':
                if ( pcBuf )
    1086:	68fb      	ldr	r3, [r7, #12]
    1088:	2b00      	cmp	r3, #0
    108a:	d046      	beq.n	111a <am_util_stdio_vsprintf+0x5d6>
                {
                    float fValue = va_arg(pArgs, double);
    108c:	687b      	ldr	r3, [r7, #4]
    108e:	3307      	adds	r3, #7
    1090:	f023 0307 	bic.w	r3, r3, #7
    1094:	f103 0208 	add.w	r2, r3, #8
    1098:	607a      	str	r2, [r7, #4]
    109a:	cb18      	ldmia	r3, {r3, r4}
    109c:	4618      	mov	r0, r3
    109e:	4621      	mov	r1, r4
    10a0:	f7ff f80e 	bl	c0 <__aeabi_d2f>
    10a4:	4603      	mov	r3, r0
    10a6:	617b      	str	r3, [r7, #20]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    10a8:	68fb      	ldr	r3, [r7, #12]
    10aa:	2214      	movs	r2, #20
    10ac:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    10ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    10b0:	68f9      	ldr	r1, [r7, #12]
    10b2:	6978      	ldr	r0, [r7, #20]
    10b4:	f7ff fc5c 	bl	970 <ftoa>
    10b8:	6378      	str	r0, [r7, #52]	; 0x34
                    if ( iVal < 0 )
    10ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    10bc:	2b00      	cmp	r3, #0
    10be:	da14      	bge.n	10ea <am_util_stdio_vsprintf+0x5a6>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    10c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    10c2:	f1b3 3fff 	cmp.w	r3, #4294967295
    10c6:	d102      	bne.n	10ce <am_util_stdio_vsprintf+0x58a>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    10c8:	4b1e      	ldr	r3, [pc, #120]	; (1144 <am_util_stdio_vsprintf+0x600>)
    10ca:	62bb      	str	r3, [r7, #40]	; 0x28
    10cc:	e008      	b.n	10e0 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    10ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    10d0:	f113 0f02 	cmn.w	r3, #2
    10d4:	d102      	bne.n	10dc <am_util_stdio_vsprintf+0x598>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    10d6:	4b1c      	ldr	r3, [pc, #112]	; (1148 <am_util_stdio_vsprintf+0x604>)
    10d8:	62bb      	str	r3, [r7, #40]	; 0x28
    10da:	e001      	b.n	10e0 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    10dc:	4b1b      	ldr	r3, [pc, #108]	; (114c <am_util_stdio_vsprintf+0x608>)
    10de:	62bb      	str	r3, [r7, #40]	; 0x28
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    10e0:	68fb      	ldr	r3, [r7, #12]
    10e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
    10e4:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    10e6:	2303      	movs	r3, #3
    10e8:	637b      	str	r3, [r7, #52]	; 0x34
                    }
                    ui32CharCnt += iVal;
    10ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    10ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    10ee:	4413      	add	r3, r2
    10f0:	63fb      	str	r3, [r7, #60]	; 0x3c
                    pcBuf += iVal;
    10f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    10f4:	68fa      	ldr	r2, [r7, #12]
    10f6:	4413      	add	r3, r2
    10f8:	60fb      	str	r3, [r7, #12]
                }
                break;
    10fa:	e00e      	b.n	111a <am_util_stdio_vsprintf+0x5d6>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    10fc:	68fb      	ldr	r3, [r7, #12]
    10fe:	2b00      	cmp	r3, #0
    1100:	d005      	beq.n	110e <am_util_stdio_vsprintf+0x5ca>
                {
                    *pcBuf++ = *pcFmt;
    1102:	68fb      	ldr	r3, [r7, #12]
    1104:	1c5a      	adds	r2, r3, #1
    1106:	60fa      	str	r2, [r7, #12]
    1108:	68ba      	ldr	r2, [r7, #8]
    110a:	7812      	ldrb	r2, [r2, #0]
    110c:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    110e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1110:	3301      	adds	r3, #1
    1112:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    1114:	e002      	b.n	111c <am_util_stdio_vsprintf+0x5d8>
                        pcBuf += pcBuf ? iWidth : 0;
                        ui32CharCnt += iWidth;
                        iWidth = 0;
                    }
                }
                break;
    1116:	bf00      	nop
    1118:	e000      	b.n	111c <am_util_stdio_vsprintf+0x5d8>
                        iVal = 3;
                    }
                    ui32CharCnt += iVal;
                    pcBuf += iVal;
                }
                break;
    111a:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    111c:	68bb      	ldr	r3, [r7, #8]
    111e:	3301      	adds	r3, #1
    1120:	60bb      	str	r3, [r7, #8]
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;

    while ( *pcFmt != 0x0 )
    1122:	68bb      	ldr	r3, [r7, #8]
    1124:	781b      	ldrb	r3, [r3, #0]
    1126:	2b00      	cmp	r3, #0
    1128:	f47f ad17 	bne.w	b5a <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    112c:	68fb      	ldr	r3, [r7, #12]
    112e:	2b00      	cmp	r3, #0
    1130:	d002      	beq.n	1138 <am_util_stdio_vsprintf+0x5f4>
    {
        *pcBuf = 0x0;
    1132:	68fb      	ldr	r3, [r7, #12]
    1134:	2200      	movs	r2, #0
    1136:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    1138:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    113a:	4618      	mov	r0, r3
    113c:	3754      	adds	r7, #84	; 0x54
    113e:	46bd      	mov	sp, r7
    1140:	bd90      	pop	{r4, r7, pc}
    1142:	bf00      	nop
    1144:	00302e30 	.word	0x00302e30
    1148:	00232e23 	.word	0x00232e23
    114c:	003f2e3f 	.word	0x003f2e3f

00001150 <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    1150:	b40f      	push	{r0, r1, r2, r3}
    1152:	b580      	push	{r7, lr}
    1154:	b082      	sub	sp, #8
    1156:	af00      	add	r7, sp, #0

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    1158:	f107 0314 	add.w	r3, r7, #20
    115c:	603b      	str	r3, [r7, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    115e:	683a      	ldr	r2, [r7, #0]
    1160:	6939      	ldr	r1, [r7, #16]
    1162:	4808      	ldr	r0, [pc, #32]	; (1184 <am_util_stdio_printf+0x34>)
    1164:	f7ff fcee 	bl	b44 <am_util_stdio_vsprintf>
    1168:	6078      	str	r0, [r7, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    116a:	4b07      	ldr	r3, [pc, #28]	; (1188 <am_util_stdio_printf+0x38>)
    116c:	681b      	ldr	r3, [r3, #0]
    116e:	4805      	ldr	r0, [pc, #20]	; (1184 <am_util_stdio_printf+0x34>)
    1170:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    1172:	687b      	ldr	r3, [r7, #4]
}
    1174:	4618      	mov	r0, r3
    1176:	3708      	adds	r7, #8
    1178:	46bd      	mov	sp, r7
    117a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    117e:	b004      	add	sp, #16
    1180:	4770      	bx	lr
    1182:	bf00      	nop
    1184:	10001054 	.word	0x10001054
    1188:	10001168 	.word	0x10001168

0000118c <am_util_stdio_terminal_clear>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_terminal_clear(void)
{
    118c:	b580      	push	{r7, lr}
    118e:	af00      	add	r7, sp, #0
    // left corner.
    // We'll first print a number of spaces, which helps get the ITM in sync
    // with AM Flash, especially after a reset event or a system clock
    // frequency change.
    //
    am_util_stdio_printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    1190:	4802      	ldr	r0, [pc, #8]	; (119c <am_util_stdio_terminal_clear+0x10>)
    1192:	f7ff ffdd 	bl	1150 <am_util_stdio_printf>
}
    1196:	bf00      	nop
    1198:	bd80      	pop	{r7, pc}
    119a:	bf00      	nop
    119c:	00001ce8 	.word	0x00001ce8

000011a0 <am_bsp_low_power_init>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_low_power_init(void)
{
    11a0:	b508      	push	{r3, lr}
    //
    // Enable internal buck converters.
    //
    am_hal_pwrctrl_bucks_init();
    11a2:	f000 fc09 	bl	19b8 <am_hal_pwrctrl_bucks_init>

    //
    // Initialize for low power in the power control block
    //
    am_hal_pwrctrl_low_power_init();
    11a6:	f000 fc75 	bl	1a94 <am_hal_pwrctrl_low_power_init>

    //
    // Turn off the voltage comparator as this is enabled on reset.
    //
    am_hal_vcomp_disable();
    11aa:	f000 fd8f 	bl	1ccc <am_hal_vcomp_disable>

    //
    // Run the RTC off the LFRC.
    //
    am_hal_rtc_osc_select(AM_HAL_RTC_OSC_LFRC);
    11ae:	2001      	movs	r0, #1
    11b0:	f000 fc80 	bl	1ab4 <am_hal_rtc_osc_select>

    //
    // Stop the XT and LFRC.
    //
    am_hal_clkgen_osc_stop(AM_HAL_CLKGEN_OSC_XT);
    11b4:	2001      	movs	r0, #1
    11b6:	f000 f945 	bl	1444 <am_hal_clkgen_osc_stop>

    //
    // Disable the RTC.
    //
    am_hal_rtc_osc_disable();
}
    11ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    // am_hal_clkgen_osc_stop(AM_HAL_CLKGEN_OSC_LFRC);

    //
    // Disable the RTC.
    //
    am_hal_rtc_osc_disable();
    11be:	f000 bc87 	b.w	1ad0 <am_hal_rtc_osc_disable>
    11c2:	bf00      	nop

000011c4 <am_bsp_debug_printf_enable>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_debug_printf_enable(void)
{
    11c4:	b530      	push	{r4, r5, lr}
    am_hal_tpiu_config_t TPIUcfg;

    if ( g_ui32HALflags & AM_HAL_FLAGS_ITMSKIPENABLEDISABLE_M )
    11c6:	4b17      	ldr	r3, [pc, #92]	; (1224 <am_bsp_debug_printf_enable+0x60>)
    11c8:	6818      	ldr	r0, [r3, #0]
    11ca:	f010 0401 	ands.w	r4, r0, #1
//! @return None.
//
//*****************************************************************************
void
am_bsp_debug_printf_enable(void)
{
    11ce:	b087      	sub	sp, #28
    am_hal_tpiu_config_t TPIUcfg;

    if ( g_ui32HALflags & AM_HAL_FLAGS_ITMSKIPENABLEDISABLE_M )
    11d0:	d001      	beq.n	11d6 <am_bsp_debug_printf_enable+0x12>
    // Enable the ITM and TPIU
    //
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    am_hal_tpiu_enable(&TPIUcfg);
    am_bsp_pin_enable(ITM_SWO);
}
    11d2:	b007      	add	sp, #28
    11d4:	bd30      	pop	{r4, r5, pc}
    }

    //
    // Write to the ITM control and status register.
    //
    AM_REGVAL(AM_REG_ITM_TCR_O) =
    11d6:	4a14      	ldr	r2, [pc, #80]	; (1228 <am_bsp_debug_printf_enable+0x64>)
    11d8:	4914      	ldr	r1, [pc, #80]	; (122c <am_bsp_debug_printf_enable+0x68>)
        AM_WRITE_SM(AM_REG_ITM_TCR_ITM_ENABLE, 1);

    //
    // Enable the ITM and TPIU
    //
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    11da:	4d15      	ldr	r5, [pc, #84]	; (1230 <am_bsp_debug_printf_enable+0x6c>)
    }

    //
    // Write to the ITM control and status register.
    //
    AM_REGVAL(AM_REG_ITM_TCR_O) =
    11dc:	6011      	str	r1, [r2, #0]
        AM_WRITE_SM(AM_REG_ITM_TCR_ITM_ENABLE, 1);

    //
    // Enable the ITM and TPIU
    //
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    11de:	a806      	add	r0, sp, #24
    11e0:	f840 5d14 	str.w	r5, [r0, #-20]!
    am_hal_tpiu_enable(&TPIUcfg);
    11e4:	f000 fd16 	bl	1c14 <am_hal_tpiu_enable>
    am_bsp_pin_enable(ITM_SWO);
    11e8:	f3ef 8310 	mrs	r3, PRIMASK
    11ec:	9300      	str	r3, [sp, #0]
    11ee:	b672      	cpsid	i
    11f0:	4a10      	ldr	r2, [pc, #64]	; (1234 <am_bsp_debug_printf_enable+0x70>)
    11f2:	4d11      	ldr	r5, [pc, #68]	; (1238 <am_bsp_debug_printf_enable+0x74>)
    11f4:	4811      	ldr	r0, [pc, #68]	; (123c <am_bsp_debug_printf_enable+0x78>)
    11f6:	4912      	ldr	r1, [pc, #72]	; (1240 <am_bsp_debug_printf_enable+0x7c>)
    11f8:	2373      	movs	r3, #115	; 0x73
    11fa:	6013      	str	r3, [r2, #0]
    11fc:	682b      	ldr	r3, [r5, #0]
    11fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    1202:	602b      	str	r3, [r5, #0]
    1204:	6805      	ldr	r5, [r0, #0]
    1206:	f425 4c7f 	bic.w	ip, r5, #65280	; 0xff00
    120a:	f44c 5380 	orr.w	r3, ip, #4096	; 0x1000
    120e:	6003      	str	r3, [r0, #0]
    1210:	6808      	ldr	r0, [r1, #0]
    1212:	f420 457f 	bic.w	r5, r0, #65280	; 0xff00
    1216:	600d      	str	r5, [r1, #0]
    1218:	6014      	str	r4, [r2, #0]
    121a:	9c00      	ldr	r4, [sp, #0]
    121c:	f384 8810 	msr	PRIMASK, r4
}
    1220:	b007      	add	sp, #28
    1222:	bd30      	pop	{r4, r5, pc}
    1224:	10001158 	.word	0x10001158
    1228:	e0000e80 	.word	0xe0000e80
    122c:	00150511 	.word	0x00150511
    1230:	000f4240 	.word	0x000f4240
    1234:	40010060 	.word	0x40010060
    1238:	40010054 	.word	0x40010054
    123c:	40010028 	.word	0x40010028
    1240:	40010108 	.word	0x40010108

00001244 <am_bsp_debug_printf_disable>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_debug_printf_disable(void)
{
    1244:	b530      	push	{r4, r5, lr}
    if ( g_ui32HALflags & AM_HAL_FLAGS_ITMSKIPENABLEDISABLE_M )
    1246:	4b15      	ldr	r3, [pc, #84]	; (129c <am_bsp_debug_printf_disable+0x58>)
    1248:	6818      	ldr	r0, [r3, #0]
    124a:	f010 0401 	ands.w	r4, r0, #1
//! @return None.
//
//*****************************************************************************
void
am_bsp_debug_printf_disable(void)
{
    124e:	b083      	sub	sp, #12
    if ( g_ui32HALflags & AM_HAL_FLAGS_ITMSKIPENABLEDISABLE_M )
    1250:	d121      	bne.n	1296 <am_bsp_debug_printf_disable+0x52>
    }

    //
    // Disable the TPIU
    //
    am_hal_itm_not_busy();
    1252:	f000 fa63 	bl	171c <am_hal_itm_not_busy>
    am_hal_gpio_pin_config(AM_BSP_GPIO_ITM_SWO, AM_HAL_GPIO_OUTPUT);
    1256:	f3ef 8110 	mrs	r1, PRIMASK
    125a:	9101      	str	r1, [sp, #4]
    125c:	b672      	cpsid	i
    125e:	4a10      	ldr	r2, [pc, #64]	; (12a0 <am_bsp_debug_printf_disable+0x5c>)
    1260:	4d10      	ldr	r5, [pc, #64]	; (12a4 <am_bsp_debug_printf_disable+0x60>)
    1262:	4811      	ldr	r0, [pc, #68]	; (12a8 <am_bsp_debug_printf_disable+0x64>)
    1264:	4911      	ldr	r1, [pc, #68]	; (12ac <am_bsp_debug_printf_disable+0x68>)
    1266:	2373      	movs	r3, #115	; 0x73
    1268:	6013      	str	r3, [r2, #0]
    126a:	682b      	ldr	r3, [r5, #0]
    126c:	f023 0c70 	bic.w	ip, r3, #112	; 0x70
    1270:	f04c 0320 	orr.w	r3, ip, #32
    1274:	602b      	str	r3, [r5, #0]
    1276:	6805      	ldr	r5, [r0, #0]
    1278:	f425 4c7f 	bic.w	ip, r5, #65280	; 0xff00
    127c:	f44c 53c0 	orr.w	r3, ip, #6144	; 0x1800
    1280:	6003      	str	r3, [r0, #0]
    1282:	6808      	ldr	r0, [r1, #0]
    1284:	f420 457f 	bic.w	r5, r0, #65280	; 0xff00
    1288:	600d      	str	r5, [r1, #0]
    128a:	6014      	str	r4, [r2, #0]
    128c:	9c01      	ldr	r4, [sp, #4]
    128e:	f384 8810 	msr	PRIMASK, r4
    am_hal_tpiu_disable();
    1292:	f000 fd15 	bl	1cc0 <am_hal_tpiu_disable>
}
    1296:	b003      	add	sp, #12
    1298:	bd30      	pop	{r4, r5, pc}
    129a:	bf00      	nop
    129c:	10001158 	.word	0x10001158
    12a0:	40010060 	.word	0x40010060
    12a4:	40010054 	.word	0x40010054
    12a8:	40010028 	.word	0x40010028
    12ac:	40010108 	.word	0x40010108

000012b0 <am_bsp_itm_string_print>:
//
//*****************************************************************************
void
am_bsp_itm_string_print(char *pcString)
{
    am_hal_itm_print(pcString);
    12b0:	f000 ba3e 	b.w	1730 <am_hal_itm_print>

000012b4 <am_hal_cachectrl_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_cachectrl_enable(const am_hal_cachectrl_config_t *psConfig)
{
    12b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12b6:	4604      	mov	r4, r0
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );

    //
    // Make sure the cache is enabled in the power control block.
    //
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEMEN_CACHE);
    12b8:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
    // The workaround calls for us to start the cache, manually invalidate it,
    // and then enable ICACHE and DCACHE operation.
    //
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
                       AM_REG_CACHECTRL_CACHECFG_LRU( psConfig->ui32LRU )                                   |
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC0( (psConfig->ui32EnableNCregions & 0x1) >> 0 )   |
    12bc:	78a7      	ldrb	r7, [r4, #2]
    // workaround for a timing issue with early versions of Apollo2 that caused
    // the cache to incorrectly mark itself valid during the startup sequence.
    // The workaround calls for us to start the cache, manually invalidate it,
    // and then enable ICACHE and DCACHE operation.
    //
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    12be:	7863      	ldrb	r3, [r4, #1]
    12c0:	78e2      	ldrb	r2, [r4, #3]
    12c2:	7925      	ldrb	r5, [r4, #4]
    12c4:	79a1      	ldrb	r1, [r4, #6]
    12c6:	00be      	lsls	r6, r7, #2
    12c8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
    12cc:	f006 0304 	and.w	r3, r6, #4
    12d0:	f00e 0602 	and.w	r6, lr, #2
    12d4:	431e      	orrs	r6, r3
    12d6:	f042 0201 	orr.w	r2, r2, #1
    12da:	79e3      	ldrb	r3, [r4, #7]
    12dc:	01ed      	lsls	r5, r5, #7
    12de:	4316      	orrs	r6, r2
    12e0:	b2ed      	uxtb	r5, r5
    12e2:	7a22      	ldrb	r2, [r4, #8]
    12e4:	0289      	lsls	r1, r1, #10
    12e6:	432e      	orrs	r6, r5
    12e8:	f401 6180 	and.w	r1, r1, #1024	; 0x400
    12ec:	7a65      	ldrb	r5, [r4, #9]
    12ee:	02db      	lsls	r3, r3, #11
    12f0:	430e      	orrs	r6, r1
    12f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    12f6:	0312      	lsls	r2, r2, #12
    12f8:	7aa1      	ldrb	r1, [r4, #10]
    12fa:	431e      	orrs	r6, r3
    12fc:	042d      	lsls	r5, r5, #16
    12fe:	b293      	uxth	r3, r2
    1300:	7ae2      	ldrb	r2, [r4, #11]
    1302:	431e      	orrs	r6, r3
    1304:	0509      	lsls	r1, r1, #20
    1306:	f405 2370 	and.w	r3, r5, #983040	; 0xf0000
    130a:	0612      	lsls	r2, r2, #24
    130c:	4333      	orrs	r3, r6
    130e:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
    1312:	00bf      	lsls	r7, r7, #2
    1314:	f002 7180 	and.w	r1, r2, #16777216	; 0x1000000
    1318:	4333      	orrs	r3, r6
    131a:	430b      	orrs	r3, r1
    131c:	f007 0508 	and.w	r5, r7, #8
    1320:	431d      	orrs	r5, r3
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );

    //
    // Make sure the cache is enabled in the power control block.
    //
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEMEN_CACHE);
    1322:	f000 fa41 	bl	17a8 <am_hal_pwrctrl_memory_enable>

    //
    // Set the initial cache settings.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    1326:	482c      	ldr	r0, [pc, #176]	; (13d8 <am_hal_cachectrl_enable+0x124>)
    //
    // Wait for the cache ready signal.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    {
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    1328:	4b2c      	ldr	r3, [pc, #176]	; (13dc <am_hal_cachectrl_enable+0x128>)
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEMEN_CACHE);

    //
    // Set the initial cache settings.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    132a:	6005      	str	r5, [r0, #0]
    132c:	2232      	movs	r2, #50	; 0x32
    //
    // Wait for the cache ready signal.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    {
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    132e:	681e      	ldr	r6, [r3, #0]
    1330:	0777      	lsls	r7, r6, #29
    1332:	d41e      	bmi.n	1372 <am_hal_cachectrl_enable+0xbe>
    1334:	681f      	ldr	r7, [r3, #0]
    1336:	077e      	lsls	r6, r7, #29
    1338:	f102 32ff 	add.w	r2, r2, #4294967295
    133c:	d419      	bmi.n	1372 <am_hal_cachectrl_enable+0xbe>
    133e:	6819      	ldr	r1, [r3, #0]
    1340:	074f      	lsls	r7, r1, #29
    1342:	d416      	bmi.n	1372 <am_hal_cachectrl_enable+0xbe>
    1344:	6818      	ldr	r0, [r3, #0]
    1346:	0746      	lsls	r6, r0, #29
    1348:	d413      	bmi.n	1372 <am_hal_cachectrl_enable+0xbe>
    134a:	681e      	ldr	r6, [r3, #0]
    134c:	0770      	lsls	r0, r6, #29
    134e:	d410      	bmi.n	1372 <am_hal_cachectrl_enable+0xbe>
    1350:	681f      	ldr	r7, [r3, #0]
    1352:	0779      	lsls	r1, r7, #29
    1354:	d40d      	bmi.n	1372 <am_hal_cachectrl_enable+0xbe>
    1356:	6819      	ldr	r1, [r3, #0]
    1358:	074f      	lsls	r7, r1, #29
    135a:	d40a      	bmi.n	1372 <am_hal_cachectrl_enable+0xbe>
    135c:	6818      	ldr	r0, [r3, #0]
    135e:	0746      	lsls	r6, r0, #29
    1360:	d407      	bmi.n	1372 <am_hal_cachectrl_enable+0xbe>
    1362:	681e      	ldr	r6, [r3, #0]
    1364:	0770      	lsls	r0, r6, #29
    1366:	d404      	bmi.n	1372 <am_hal_cachectrl_enable+0xbe>
    1368:	681f      	ldr	r7, [r3, #0]
    136a:	0779      	lsls	r1, r7, #29
    136c:	d401      	bmi.n	1372 <am_hal_cachectrl_enable+0xbe>
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;

    //
    // Wait for the cache ready signal.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    136e:	3a09      	subs	r2, #9
    1370:	d1dd      	bne.n	132e <am_hal_cachectrl_enable+0x7a>
    }

    //
    // Manually invalidate the cache (workaround for the issue described above.)
    //
    AM_BFW(CACHECTRL, CACHECTRL, INVALIDATE, 1);
    1372:	4b1a      	ldr	r3, [pc, #104]	; (13dc <am_hal_cachectrl_enable+0x128>)
    1374:	681a      	ldr	r2, [r3, #0]
    1376:	f042 0101 	orr.w	r1, r2, #1
    137a:	6019      	str	r1, [r3, #0]
    137c:	2232      	movs	r2, #50	; 0x32
    //
    // Wait for the cache ready signal again.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    {
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    137e:	6818      	ldr	r0, [r3, #0]
    1380:	0740      	lsls	r0, r0, #29
    1382:	d41e      	bmi.n	13c2 <am_hal_cachectrl_enable+0x10e>
    1384:	681e      	ldr	r6, [r3, #0]
    1386:	0771      	lsls	r1, r6, #29
    1388:	f102 32ff 	add.w	r2, r2, #4294967295
    138c:	d419      	bmi.n	13c2 <am_hal_cachectrl_enable+0x10e>
    138e:	681f      	ldr	r7, [r3, #0]
    1390:	077f      	lsls	r7, r7, #29
    1392:	d416      	bmi.n	13c2 <am_hal_cachectrl_enable+0x10e>
    1394:	6819      	ldr	r1, [r3, #0]
    1396:	074e      	lsls	r6, r1, #29
    1398:	d413      	bmi.n	13c2 <am_hal_cachectrl_enable+0x10e>
    139a:	6818      	ldr	r0, [r3, #0]
    139c:	0740      	lsls	r0, r0, #29
    139e:	d410      	bmi.n	13c2 <am_hal_cachectrl_enable+0x10e>
    13a0:	681e      	ldr	r6, [r3, #0]
    13a2:	0771      	lsls	r1, r6, #29
    13a4:	d40d      	bmi.n	13c2 <am_hal_cachectrl_enable+0x10e>
    13a6:	681f      	ldr	r7, [r3, #0]
    13a8:	077f      	lsls	r7, r7, #29
    13aa:	d40a      	bmi.n	13c2 <am_hal_cachectrl_enable+0x10e>
    13ac:	6819      	ldr	r1, [r3, #0]
    13ae:	074e      	lsls	r6, r1, #29
    13b0:	d407      	bmi.n	13c2 <am_hal_cachectrl_enable+0x10e>
    13b2:	6818      	ldr	r0, [r3, #0]
    13b4:	0740      	lsls	r0, r0, #29
    13b6:	d404      	bmi.n	13c2 <am_hal_cachectrl_enable+0x10e>
    13b8:	681e      	ldr	r6, [r3, #0]
    13ba:	0771      	lsls	r1, r6, #29
    13bc:	d401      	bmi.n	13c2 <am_hal_cachectrl_enable+0x10e>
    AM_BFW(CACHECTRL, CACHECTRL, INVALIDATE, 1);

    //
    // Wait for the cache ready signal again.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    13be:	3a09      	subs	r2, #9
    13c0:	d1dd      	bne.n	137e <am_hal_cachectrl_enable+0xca>

    //
    // Now that the cache is running, and correctly marked invalid, we can OR in
    // the ICACHE and DCACHE settings.
    //
    ui32ConfigValue |= (AM_REG_CACHECTRL_CACHECFG_ICACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x1) >> 0 )   |
    13c2:	7964      	ldrb	r4, [r4, #5]
                        AM_REG_CACHECTRL_CACHECFG_DCACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x2) >> 1 ) );

    //
    // Write the final configuration settings to the CACHECTRL register.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    13c4:	4f04      	ldr	r7, [pc, #16]	; (13d8 <am_hal_cachectrl_enable+0x124>)

    //
    // Now that the cache is running, and correctly marked invalid, we can OR in
    // the ICACHE and DCACHE settings.
    //
    ui32ConfigValue |= (AM_REG_CACHECTRL_CACHECFG_ICACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x1) >> 0 )   |
    13c6:	0223      	lsls	r3, r4, #8
    13c8:	f403 7100 	and.w	r1, r3, #512	; 0x200
    13cc:	f403 7280 	and.w	r2, r3, #256	; 0x100
    13d0:	4311      	orrs	r1, r2
    13d2:	4329      	orrs	r1, r5
                        AM_REG_CACHECTRL_CACHECFG_DCACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x2) >> 1 ) );

    //
    // Write the final configuration settings to the CACHECTRL register.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    13d4:	6039      	str	r1, [r7, #0]
    13d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    13d8:	40018000 	.word	0x40018000
    13dc:	40018008 	.word	0x40018008

000013e0 <am_hal_clkgen_sysclk_select>:
//! @return None.
//
//*****************************************************************************
void
am_hal_clkgen_sysclk_select(uint32_t ui32ClockSetting)
{
    13e0:	b510      	push	{r4, lr}
    am_hal_debug_assert_msg(ui32ClockSetting == AM_HAL_CLKGEN_SYSCLK_48MHZ,
    13e2:	4604      	mov	r4, r0
    13e4:	b120      	cbz	r0, 13f0 <am_hal_clkgen_sysclk_select+0x10>
    13e6:	4a06      	ldr	r2, [pc, #24]	; (1400 <am_hal_clkgen_sysclk_select+0x20>)
    13e8:	4806      	ldr	r0, [pc, #24]	; (1404 <am_hal_clkgen_sysclk_select+0x24>)
    13ea:	2150      	movs	r1, #80	; 0x50
    13ec:	f000 f92e 	bl	164c <am_hal_debug_error>
        "am_hal_clkgen_sysclk_select(): invalid clock setting.");

    //
    // Unlock the clock control register.
    //
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    13f0:	4b05      	ldr	r3, [pc, #20]	; (1408 <am_hal_clkgen_sysclk_select+0x28>)

    //
    // Set the HFRC divisor to the user-selected value.
    //
    AM_REG(CLKGEN, CCTRL) = ui32ClockSetting;
    13f2:	4906      	ldr	r1, [pc, #24]	; (140c <am_hal_clkgen_sysclk_select+0x2c>)
        "am_hal_clkgen_sysclk_select(): invalid clock setting.");

    //
    // Unlock the clock control register.
    //
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    13f4:	2047      	movs	r0, #71	; 0x47
    AM_REG(CLKGEN, CCTRL) = ui32ClockSetting;

    //
    // Lock the clock configuration registers.
    //
    AM_REG(CLKGEN, CLKKEY) = 0;
    13f6:	2200      	movs	r2, #0
        "am_hal_clkgen_sysclk_select(): invalid clock setting.");

    //
    // Unlock the clock control register.
    //
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    13f8:	6018      	str	r0, [r3, #0]

    //
    // Set the HFRC divisor to the user-selected value.
    //
    AM_REG(CLKGEN, CCTRL) = ui32ClockSetting;
    13fa:	600c      	str	r4, [r1, #0]

    //
    // Lock the clock configuration registers.
    //
    AM_REG(CLKGEN, CLKKEY) = 0;
    13fc:	601a      	str	r2, [r3, #0]
    13fe:	bd10      	pop	{r4, pc}
    1400:	00001e08 	.word	0x00001e08
    1404:	00001e40 	.word	0x00001e40
    1408:	40004014 	.word	0x40004014
    140c:	40004018 	.word	0x40004018

00001410 <am_hal_clkgen_sysclk_get>:
    uint32_t ui32ClockSetting;

    //
    // Read the value of the clock divider.
    //
    ui32ClockSetting = AM_REG(CLKGEN, CCTRL) & AM_REG_CLKGEN_CCTRL_CORESEL_M;
    1410:	4b04      	ldr	r3, [pc, #16]	; (1424 <am_hal_clkgen_sysclk_get+0x14>)

    switch ( ui32ClockSetting )
    {
        case AM_REG_CLKGEN_CCTRL_CORESEL_HFRC:
            return 48000000;
    1412:	4905      	ldr	r1, [pc, #20]	; (1428 <am_hal_clkgen_sysclk_get+0x18>)
    uint32_t ui32ClockSetting;

    //
    // Read the value of the clock divider.
    //
    ui32ClockSetting = AM_REG(CLKGEN, CCTRL) & AM_REG_CLKGEN_CCTRL_CORESEL_M;
    1414:	681a      	ldr	r2, [r3, #0]

    switch ( ui32ClockSetting )
    {
        case AM_REG_CLKGEN_CCTRL_CORESEL_HFRC:
            return 48000000;
    1416:	4805      	ldr	r0, [pc, #20]	; (142c <am_hal_clkgen_sysclk_get+0x1c>)
    //
    // Read the value of the clock divider.
    //
    ui32ClockSetting = AM_REG(CLKGEN, CCTRL) & AM_REG_CLKGEN_CCTRL_CORESEL_M;

    switch ( ui32ClockSetting )
    1418:	f012 0f01 	tst.w	r2, #1
        case AM_REG_CLKGEN_CCTRL_CORESEL_HFRC_DIV2:
            return 24000000;
        default:
            return 0xFFFFFFFF;
    }
}
    141c:	bf08      	it	eq
    141e:	4608      	moveq	r0, r1
    1420:	4770      	bx	lr
    1422:	bf00      	nop
    1424:	40004018 	.word	0x40004018
    1428:	02dc6c00 	.word	0x02dc6c00
    142c:	016e3600 	.word	0x016e3600

00001430 <am_hal_clkgen_osc_start>:
//
//*****************************************************************************
void
am_hal_clkgen_osc_start(uint32_t ui32OscFlags)
{
    if ( ui32OscFlags & (AM_HAL_CLKGEN_OSC_LFRC | AM_HAL_CLKGEN_OSC_XT) )
    1430:	0783      	lsls	r3, r0, #30
    1432:	d004      	beq.n	143e <am_hal_clkgen_osc_start+0xe>
    {
        //
        // Start the oscillator(s).
        // Note that these bits are cleared in order to enable the oscillator.
        //
        AM_REG(CLKGEN, OCTRL) &= ~ui32OscFlags;
    1434:	4a02      	ldr	r2, [pc, #8]	; (1440 <am_hal_clkgen_osc_start+0x10>)
    1436:	6813      	ldr	r3, [r2, #0]
    1438:	ea23 0000 	bic.w	r0, r3, r0
    143c:	6010      	str	r0, [r2, #0]
    143e:	4770      	bx	lr
    1440:	4000400c 	.word	0x4000400c

00001444 <am_hal_clkgen_osc_stop>:
//
//*****************************************************************************
void
am_hal_clkgen_osc_stop(uint32_t ui32OscFlags)
{
    if ( ui32OscFlags & (AM_HAL_CLKGEN_OSC_LFRC | AM_HAL_CLKGEN_OSC_XT) )
    1444:	0783      	lsls	r3, r0, #30
    1446:	d003      	beq.n	1450 <am_hal_clkgen_osc_stop+0xc>
    {
        //
        // Stop the oscillator(s).
        // Note that these bits are set in order to stop the oscillator.
        //
        AM_REG(CLKGEN, OCTRL) |= ui32OscFlags;
    1448:	4a02      	ldr	r2, [pc, #8]	; (1454 <am_hal_clkgen_osc_stop+0x10>)
    144a:	6813      	ldr	r3, [r2, #0]
    144c:	4318      	orrs	r0, r3
    144e:	6010      	str	r0, [r2, #0]
    1450:	4770      	bx	lr
    1452:	bf00      	nop
    1454:	4000400c 	.word	0x4000400c

00001458 <am_hal_ctimer_config_single>:
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
    1458:	b410      	push	{r4}
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    145a:	f3ef 8310 	mrs	r3, PRIMASK
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
    145e:	b083      	sub	sp, #12
    uint32_t ui32WriteVal;

    //
    // Find the correct register to write based on the timer number.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    1460:	0100      	lsls	r0, r0, #4
    1462:	4c30      	ldr	r4, [pc, #192]	; (1524 <am_hal_ctimer_config_single+0xcc>)
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    1464:	9301      	str	r3, [sp, #4]
    1466:	b672      	cpsid	i
    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    1468:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
    AM_CRITICAL_BEGIN_ASM

    //
    // Save the value that's already in the register.
    //
    ui32WriteVal = AM_REGVAL(pui32ConfigReg);
    146c:	5903      	ldr	r3, [r0, r4]
    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    146e:	d055      	beq.n	151c <am_hal_ctimer_config_single+0xc4>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
    1470:	ea23 0301 	bic.w	r3, r3, r1
    1474:	431a      	orrs	r2, r3

    //
    // If we're configuring both timers, we need to set the "link" bit.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_BOTH )
    1476:	3101      	adds	r1, #1
    {
        ui32WriteVal |= AM_HAL_CTIMER_LINK;
    1478:	bf08      	it	eq
    147a:	f042 4200 	orreq.w	r2, r2, #2147483648	; 0x80000000
    }

    //
    // Write our completed configuration value.
    //
    AM_REGVAL(pui32ConfigReg) = ui32WriteVal;
    147e:	5102      	str	r2, [r0, r4]
    uint32_t ui32TimerASrc, ui32CtimerNum;

    //
    // Check STimer to see if it is using HFRC.
    //
    ui32TimerASrc = AM_BFR(CTIMER, STCFG, CLKSEL);
    1480:	4a29      	ldr	r2, [pc, #164]	; (1528 <am_hal_ctimer_config_single+0xd0>)
    1482:	6810      	ldr	r0, [r2, #0]
    if ( (ui32TimerASrc == AM_REG_CTIMER_STCFG_CLKSEL_HFRC_DIV16)   ||
    1484:	f000 0c0f 	and.w	ip, r0, #15
    1488:	f10c 34ff 	add.w	r4, ip, #4294967295
    148c:	2c01      	cmp	r4, #1
    148e:	d93f      	bls.n	1510 <am_hal_ctimer_config_single+0xb8>
    //
    // Determine if this timer is using HFRC as the clock source.
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    1490:	4b24      	ldr	r3, [pc, #144]	; (1524 <am_hal_ctimer_config_single+0xcc>)
    1492:	6819      	ldr	r1, [r3, #0]
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    1494:	f3c1 0244 	ubfx	r2, r1, #1, #5
    1498:	1e50      	subs	r0, r2, #1
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    149a:	f3c1 4c44 	ubfx	ip, r1, #17, #5
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    149e:	2804      	cmp	r0, #4
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    14a0:	f10c 34ff 	add.w	r4, ip, #4294967295
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    14a4:	d934      	bls.n	1510 <am_hal_ctimer_config_single+0xb8>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    14a6:	2c04      	cmp	r4, #4
    14a8:	d932      	bls.n	1510 <am_hal_ctimer_config_single+0xb8>
    //
    // Determine if this timer is using HFRC as the clock source.
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    14aa:	4b20      	ldr	r3, [pc, #128]	; (152c <am_hal_ctimer_config_single+0xd4>)
    14ac:	6819      	ldr	r1, [r3, #0]
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    14ae:	f3c1 0244 	ubfx	r2, r1, #1, #5
    14b2:	1e50      	subs	r0, r2, #1
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    14b4:	f3c1 4c44 	ubfx	ip, r1, #17, #5
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    14b8:	2804      	cmp	r0, #4
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    14ba:	f10c 34ff 	add.w	r4, ip, #4294967295
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    14be:	d927      	bls.n	1510 <am_hal_ctimer_config_single+0xb8>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    14c0:	2c04      	cmp	r4, #4
    14c2:	d925      	bls.n	1510 <am_hal_ctimer_config_single+0xb8>
    //
    // Determine if this timer is using HFRC as the clock source.
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    14c4:	4b1a      	ldr	r3, [pc, #104]	; (1530 <am_hal_ctimer_config_single+0xd8>)
    14c6:	6819      	ldr	r1, [r3, #0]
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    14c8:	f3c1 0244 	ubfx	r2, r1, #1, #5
    14cc:	1e50      	subs	r0, r2, #1
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    14ce:	f3c1 4c44 	ubfx	ip, r1, #17, #5
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    14d2:	2804      	cmp	r0, #4
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    14d4:	f10c 34ff 	add.w	r4, ip, #4294967295
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    14d8:	d91a      	bls.n	1510 <am_hal_ctimer_config_single+0xb8>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    14da:	2c04      	cmp	r4, #4
    14dc:	d918      	bls.n	1510 <am_hal_ctimer_config_single+0xb8>
    //
    // Determine if this timer is using HFRC as the clock source.
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
    14de:	4b15      	ldr	r3, [pc, #84]	; (1534 <am_hal_ctimer_config_single+0xdc>)
    14e0:	6819      	ldr	r1, [r3, #0]
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    14e2:	f3c1 0244 	ubfx	r2, r1, #1, #5
    14e6:	1e50      	subs	r0, r2, #1
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    14e8:	f3c1 4c44 	ubfx	ip, r1, #17, #5
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    14ec:	2804      	cmp	r0, #4
    // The value we are looking for is HFRC_DIV4 to HFRC_DIV4K.
    // Get the clock sources and 0-base the extracted value.
    //
    ui32TimerASrc = AM_BFX(CTIMER, CTRL0, TMRA0CLK, *pui32ConfigReg) -
                    AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4);
    ui32TimerBSrc = AM_BFX(CTIMER, CTRL0, TMRB0CLK, *pui32ConfigReg) -
    14ee:	f10c 34ff 	add.w	r4, ip, #4294967295
                    AM_ENUMX(CTIMER, CTRL0, TMRB0CLK, HFRC_DIV4);

    //
    // If the source value is 0 to (HFRC_DIV4K - HFRC_DIV4), then it's HFRC.
    //
    if ( (ui32TimerASrc <= (AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4K) -
    14f2:	d90d      	bls.n	1510 <am_hal_ctimer_config_single+0xb8>
                            AM_ENUMX(CTIMER, CTRL0, TMRA0CLK, HFRC_DIV4)))  ||
    14f4:	2c04      	cmp	r4, #4
    14f6:	d90b      	bls.n	1510 <am_hal_ctimer_config_single+0xb8>
    {
        AM_BFW(PWRCTRL, MISCOPT, DIS_LDOLPMODE_TIMERS, 0);
    }
    else
    {
        AM_BFW(PWRCTRL, MISCOPT, DIS_LDOLPMODE_TIMERS, 1);
    14f8:	490f      	ldr	r1, [pc, #60]	; (1538 <am_hal_ctimer_config_single+0xe0>)
    14fa:	680b      	ldr	r3, [r1, #0]
    14fc:	f043 0204 	orr.w	r2, r3, #4
    1500:	600a      	str	r2, [r1, #0]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1502:	9b01      	ldr	r3, [sp, #4]
    1504:	f383 8810 	msr	PRIMASK, r3

} // am_hal_ctimer_config_single()
    1508:	b003      	add	sp, #12
    150a:	f85d 4b04 	ldr.w	r4, [sp], #4
    150e:	4770      	bx	lr
    //
    // If all of the clock sources are not HRFC disable LDO when sleeping if timers are enabled.
    //
    if ( timers_use_hfrc() )
    {
        AM_BFW(PWRCTRL, MISCOPT, DIS_LDOLPMODE_TIMERS, 0);
    1510:	4809      	ldr	r0, [pc, #36]	; (1538 <am_hal_ctimer_config_single+0xe0>)
    1512:	6804      	ldr	r4, [r0, #0]
    1514:	f024 0104 	bic.w	r1, r4, #4
    1518:	6001      	str	r1, [r0, #0]
    151a:	e7f2      	b.n	1502 <am_hal_ctimer_config_single+0xaa>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
    151c:	b299      	uxth	r1, r3
    151e:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
    1522:	e7ac      	b.n	147e <am_hal_ctimer_config_single+0x26>
    1524:	4000800c 	.word	0x4000800c
    1528:	40008100 	.word	0x40008100
    152c:	4000801c 	.word	0x4000801c
    1530:	4000802c 	.word	0x4000802c
    1534:	4000803c 	.word	0x4000803c
    1538:	40021020 	.word	0x40021020

0000153c <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    153c:	b410      	push	{r4}
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    153e:	f3ef 8310 	mrs	r3, PRIMASK
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    1542:	b083      	sub	sp, #12
    uint32_t ui32ConfigVal;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    1544:	0100      	lsls	r0, r0, #4
    1546:	4a09      	ldr	r2, [pc, #36]	; (156c <am_hal_ctimer_start+0x30>)
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    1548:	9301      	str	r3, [sp, #4]
    154a:	b672      	cpsid	i

    //
    // Read the current value.
    //
    ui32ConfigVal = *pui32ConfigReg;
    154c:	5883      	ldr	r3, [r0, r2]

    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (AM_REG_CTIMER_CTRL0_TMRA0CLR_M |
    154e:	f001 2408 	and.w	r4, r1, #134219776	; 0x8000800
    1552:	ea23 0304 	bic.w	r3, r3, r4
                                           AM_REG_CTIMER_CTRL0_TMRB0CLR_M));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (AM_REG_CTIMER_CTRL0_TMRA0EN_M |
    1556:	f001 1101 	and.w	r1, r1, #65537	; 0x10001
    155a:	4319      	orrs	r1, r3
                                          AM_REG_CTIMER_CTRL0_TMRB0EN_M));

    //
    // Write the value back to the register.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
    155c:	5081      	str	r1, [r0, r2]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    155e:	9801      	ldr	r0, [sp, #4]
    1560:	f380 8810 	msr	PRIMASK, r0
} // am_hal_ctimer_start()
    1564:	b003      	add	sp, #12
    1566:	f85d 4b04 	ldr.w	r4, [sp], #4
    156a:	4770      	bx	lr
    156c:	4000800c 	.word	0x4000800c

00001570 <am_hal_ctimer_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_clear(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    1570:	b082      	sub	sp, #8
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1572:	f3ef 8310 	mrs	r3, PRIMASK
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    1576:	0100      	lsls	r0, r0, #4
    1578:	4a06      	ldr	r2, [pc, #24]	; (1594 <am_hal_ctimer_clear+0x24>)
                                  (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    157a:	9301      	str	r3, [sp, #4]
    157c:	b672      	cpsid	i

    //
    // Set the "clear" bit
    //
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
    157e:	5883      	ldr	r3, [r0, r2]
    1580:	f001 2108 	and.w	r1, r1, #134219776	; 0x8000800
    1584:	4319      	orrs	r1, r3
    1586:	5081      	str	r1, [r0, r2]
                                   AM_REG_CTIMER_CTRL0_TMRB0CLR_M));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1588:	9801      	ldr	r0, [sp, #4]
    158a:	f380 8810 	msr	PRIMASK, r0
} // am_hal_ctimer_clear()
    158e:	b002      	add	sp, #8
    1590:	4770      	bx	lr
    1592:	bf00      	nop
    1594:	4000800c 	.word	0x4000800c

00001598 <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
    1598:	b4f0      	push	{r4, r5, r6, r7}
                                    (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    159a:	f3ef 8410 	mrs	r4, PRIMASK
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
    159e:	b082      	sub	sp, #8
    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
                                   (ui32TimerNumber * TIMER_OFFSET));
    15a0:	0100      	lsls	r0, r0, #4

    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    15a2:	4d1c      	ldr	r5, [pc, #112]	; (1614 <am_hal_ctimer_period_set+0x7c>)
                                    (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    15a4:	9401      	str	r4, [sp, #4]
                                   (ui32TimerNumber * TIMER_OFFSET));

    //
    // Find the correct compare registers to write.
    //
    pui32CompareRegA = (uint32_t *)(AM_REG_CTIMERn(0) +
    15a6:	4e1c      	ldr	r6, [pc, #112]	; (1618 <am_hal_ctimer_period_set+0x80>)
                                    AM_REG_CTIMER_CMPRA0_O +
                                    (ui32TimerNumber * TIMER_OFFSET));

    pui32CompareRegB = (uint32_t *)(AM_REG_CTIMERn(0) +
    15a8:	4f1c      	ldr	r7, [pc, #112]	; (161c <am_hal_ctimer_period_set+0x84>)
                                    (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    15aa:	b672      	cpsid	i
    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    15ac:	f511 3f80 	cmn.w	r1, #65536	; 0x10000

    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
    15b0:	5944      	ldr	r4, [r0, r5]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    15b2:	d01a      	beq.n	15ea <am_hal_ctimer_period_set+0x52>

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    15b4:	f404 75c0 	and.w	r5, r4, #384	; 0x180
    15b8:	2d80      	cmp	r5, #128	; 0x80
    15ba:	d01b      	beq.n	15f4 <am_hal_ctimer_period_set+0x5c>

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    15bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    15c0:	2500      	movs	r5, #0
    15c2:	4299      	cmp	r1, r3
        ui32Comp1 = ui32Period;
    }
    else
    {
        ui32Comp0 = ui32Period;
        ui32Comp1 = 0;
    15c4:	462c      	mov	r4, r5

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    15c6:	d01c      	beq.n	1602 <am_hal_ctimer_period_set+0x6a>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    15c8:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
    15cc:	d01e      	beq.n	160c <am_hal_ctimer_period_set+0x74>
        // register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));

        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
    15ce:	0c21      	lsrs	r1, r4, #16
    15d0:	040c      	lsls	r4, r1, #16
        //
        // For the linked case, write the lower halves of the values to the
        // TIMERA compare register, and the upper halves to the TIMERB compare
        // register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    15d2:	b291      	uxth	r1, r2
    15d4:	430d      	orrs	r5, r1
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));

        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
    15d6:	ea44 4212 	orr.w	r2, r4, r2, lsr #16
        //
        // For the linked case, write the lower halves of the values to the
        // TIMERA compare register, and the upper halves to the TIMERB compare
        // register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    15da:	5185      	str	r5, [r0, r6]
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));

        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
    15dc:	51c2      	str	r2, [r0, r7]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    15de:	9801      	ldr	r0, [sp, #4]
    15e0:	f380 8810 	msr	PRIMASK, r0
} // am_hal_ctimer_period_set()
    15e4:	b002      	add	sp, #8
    15e6:	bcf0      	pop	{r4, r5, r6, r7}
    15e8:	4770      	bx	lr

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    15ea:	0c25      	lsrs	r5, r4, #16
    15ec:	f405 74c0 	and.w	r4, r5, #384	; 0x180
    15f0:	2c80      	cmp	r4, #128	; 0x80
    15f2:	d10a      	bne.n	160a <am_hal_ctimer_period_set+0x72>
    15f4:	0415      	lsls	r5, r2, #16
        ui32Mode == AM_HAL_CTIMER_FN_PWM_REPEAT)
    {
        ui32Comp0 = ui32Period - ui32OnTime;
        ui32Comp1 = ui32Period;
    15f6:	4614      	mov	r4, r2
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
        ui32Mode == AM_HAL_CTIMER_FN_PWM_REPEAT)
    {
        ui32Comp0 = ui32Period - ui32OnTime;
    15f8:	1ad2      	subs	r2, r2, r3

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    15fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
    15fe:	4299      	cmp	r1, r3
    1600:	d1e2      	bne.n	15c8 <am_hal_ctimer_period_set+0x30>
    {
        //
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1602:	b297      	uxth	r7, r2
    1604:	433d      	orrs	r5, r7
    1606:	5185      	str	r5, [r0, r6]
    1608:	e7e9      	b.n	15de <am_hal_ctimer_period_set+0x46>

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    160a:	2500      	movs	r5, #0
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    {
        //
        // For timer B, write the values to the TIMERA compare register.
        //
        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    160c:	b296      	uxth	r6, r2
    160e:	4335      	orrs	r5, r6
    1610:	51c5      	str	r5, [r0, r7]
    1612:	e7e4      	b.n	15de <am_hal_ctimer_period_set+0x46>
    1614:	4000800c 	.word	0x4000800c
    1618:	40008004 	.word	0x40008004
    161c:	40008008 	.word	0x40008008

00001620 <am_hal_ctimer_int_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_enable(uint32_t ui32Interrupt)
{
    1620:	b082      	sub	sp, #8
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1622:	f3ef 8310 	mrs	r3, PRIMASK
    1626:	9301      	str	r3, [sp, #4]
    1628:	b672      	cpsid	i

    //
    // Enable the interrupt at the module level.
    //
    AM_REGn(CTIMER, 0, INTEN) |= ui32Interrupt;
    162a:	4904      	ldr	r1, [pc, #16]	; (163c <am_hal_ctimer_int_enable+0x1c>)
    162c:	680a      	ldr	r2, [r1, #0]
    162e:	4310      	orrs	r0, r2
    1630:	6008      	str	r0, [r1, #0]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1632:	9801      	ldr	r0, [sp, #4]
    1634:	f380 8810 	msr	PRIMASK, r0
} // am_hal_ctimer_int_enable()
    1638:	b002      	add	sp, #8
    163a:	4770      	bx	lr
    163c:	40008200 	.word	0x40008200

00001640 <am_hal_ctimer_int_clear>:
am_hal_ctimer_int_clear(uint32_t ui32Interrupt)
{
    //
    // Disable the interrupt at the module level.
    //
    AM_REGn(CTIMER, 0, INTCLR) = ui32Interrupt;
    1640:	4b01      	ldr	r3, [pc, #4]	; (1648 <am_hal_ctimer_int_clear+0x8>)
    1642:	6018      	str	r0, [r3, #0]
    1644:	4770      	bx	lr
    1646:	bf00      	nop
    1648:	40008208 	.word	0x40008208

0000164c <am_hal_debug_error>:
__weak void
#else
void __attribute__((weak))
#endif
am_hal_debug_error(const char *pcFile, uint32_t ui32Line, const char *pcMessage)
{
    164c:	e7fe      	b.n	164c <am_hal_debug_error>
    164e:	bf00      	nop

00001650 <am_hal_flash_delay>:
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1650:	4b01      	ldr	r3, [pc, #4]	; (1658 <am_hal_flash_delay+0x8>)
    1652:	6b59      	ldr	r1, [r3, #52]	; 0x34
    1654:	4708      	bx	r1
    1656:	bf00      	nop
    1658:	10001000 	.word	0x10001000

0000165c <am_hal_interrupt_enable>:
am_hal_interrupt_enable(uint32_t ui32Interrupt)
{
    //
    // Check to see what type of interrupt this is.
    //
    if ( ui32Interrupt > 15 )
    165c:	280f      	cmp	r0, #15
    165e:	d80b      	bhi.n	1678 <am_hal_interrupt_enable+0x1c>
    {
        //
        // If this is an ARM internal interrupt number, route it to the
        // appropriate enable register.
        //
        switch(ui32Interrupt)
    1660:	2805      	cmp	r0, #5
    1662:	d013      	beq.n	168c <am_hal_interrupt_enable+0x30>
    1664:	2806      	cmp	r0, #6
    1666:	d017      	beq.n	1698 <am_hal_interrupt_enable+0x3c>
    1668:	2804      	cmp	r0, #4
    166a:	d104      	bne.n	1676 <am_hal_interrupt_enable+0x1a>
            case AM_HAL_INTERRUPT_USAGEFAULT:
                AM_BFW(SYSCTRL, SHCSR, USAGEFAULTENA, 1);
            break;

            case AM_HAL_INTERRUPT_MPUFAULT:
                AM_BFW(SYSCTRL, SHCSR, MEMFAULTENA, 1);
    166c:	4a0d      	ldr	r2, [pc, #52]	; (16a4 <am_hal_interrupt_enable+0x48>)
    166e:	6813      	ldr	r3, [r2, #0]
    1670:	f443 3080 	orr.w	r0, r3, #65536	; 0x10000
    1674:	6010      	str	r0, [r2, #0]
    1676:	4770      	bx	lr
    {
        //
        // If this ISR number corresponds to a "normal" peripheral interrupt,
        // enable it using the NVIC register.
        //
        AM_REG(NVIC, ISER0) = 0x1 << ((ui32Interrupt - 16) & 0x1F);
    1678:	f1a0 0310 	sub.w	r3, r0, #16
    167c:	f003 0c1f 	and.w	ip, r3, #31
    1680:	2001      	movs	r0, #1
    1682:	4909      	ldr	r1, [pc, #36]	; (16a8 <am_hal_interrupt_enable+0x4c>)
    1684:	fa00 f20c 	lsl.w	r2, r0, ip
    1688:	600a      	str	r2, [r1, #0]
    168a:	4770      	bx	lr
        // appropriate enable register.
        //
        switch(ui32Interrupt)
        {
            case AM_HAL_INTERRUPT_BUSFAULT:
                AM_BFW(SYSCTRL, SHCSR, BUSFAULTENA, 1);
    168c:	4805      	ldr	r0, [pc, #20]	; (16a4 <am_hal_interrupt_enable+0x48>)
    168e:	6801      	ldr	r1, [r0, #0]
    1690:	f441 3200 	orr.w	r2, r1, #131072	; 0x20000
    1694:	6002      	str	r2, [r0, #0]
            break;
    1696:	4770      	bx	lr

            case AM_HAL_INTERRUPT_USAGEFAULT:
                AM_BFW(SYSCTRL, SHCSR, USAGEFAULTENA, 1);
    1698:	4902      	ldr	r1, [pc, #8]	; (16a4 <am_hal_interrupt_enable+0x48>)
    169a:	680a      	ldr	r2, [r1, #0]
    169c:	f442 2380 	orr.w	r3, r2, #262144	; 0x40000
    16a0:	600b      	str	r3, [r1, #0]
            break;
    16a2:	4770      	bx	lr
    16a4:	e000ed24 	.word	0xe000ed24
    16a8:	e000e100 	.word	0xe000e100

000016ac <am_hal_interrupt_master_enable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_enable(void)
{
    __asm("    mrs     r0, PRIMASK");
    16ac:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsie i");
    16b0:	b662      	cpsie	i
    __asm("    bx lr");
    16b2:	4770      	bx	lr

000016b4 <am_hal_interrupt_master_disable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    16b4:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    16b8:	b672      	cpsid	i
    __asm("    bx lr");
    16ba:	4770      	bx	lr

000016bc <am_hal_interrupt_master_set>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    16bc:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    16c0:	4770      	bx	lr
    16c2:	bf00      	nop

000016c4 <am_hal_itm_enable>:
//
//*****************************************************************************
void
am_hal_itm_enable(void)
{
    if (g_ui32HALflags & AM_HAL_FLAGS_ITMSKIPENABLEDISABLE_M)
    16c4:	4b0d      	ldr	r3, [pc, #52]	; (16fc <am_hal_itm_enable+0x38>)
    16c6:	6818      	ldr	r0, [r3, #0]
    16c8:	07c2      	lsls	r2, r0, #31
    16ca:	d416      	bmi.n	16fa <am_hal_itm_enable+0x36>

    //
    // To be able to access ITM registers, set the Trace Enable bit
    // in the Debug Exception and Monitor Control Register (DEMCR).
    //
    AM_REG(SYSCTRL, DEMCR) |= AM_REG_SYSCTRL_DEMCR_TRCENA(1);
    16cc:	4a0c      	ldr	r2, [pc, #48]	; (1700 <am_hal_itm_enable+0x3c>)
    16ce:	6811      	ldr	r1, [r2, #0]
    16d0:	f041 7380 	orr.w	r3, r1, #16777216	; 0x1000000
    16d4:	6013      	str	r3, [r2, #0]
    while ( !(AM_REG(SYSCTRL, DEMCR) & AM_REG_SYSCTRL_DEMCR_TRCENA(1)) );
    16d6:	6810      	ldr	r0, [r2, #0]
    16d8:	01c3      	lsls	r3, r0, #7
    16da:	d5fc      	bpl.n	16d6 <am_hal_itm_enable+0x12>
//! @return None.
//
//*****************************************************************************
void
am_hal_itm_enable(void)
{
    16dc:	b430      	push	{r4, r5}
    while ( !(AM_REG(SYSCTRL, DEMCR) & AM_REG_SYSCTRL_DEMCR_TRCENA(1)) );

    //
    // Write the key to the ITM Lock Access register to unlock the ITM_TCR.
    //
    AM_REGVAL(AM_REG_ITM_LOCKAREG_O) = AM_REG_ITM_LOCKAREG_KEYVAL;
    16de:	4809      	ldr	r0, [pc, #36]	; (1704 <am_hal_itm_enable+0x40>)

    //
    // Set the enable bits in the ITM trace enable register, and the ITM
    // control registers to enable trace data output.
    //
    AM_REGVAL(AM_REG_ITM_TPR_O) = 0x0000000f;
    16e0:	4c09      	ldr	r4, [pc, #36]	; (1708 <am_hal_itm_enable+0x44>)
    while ( !(AM_REG(SYSCTRL, DEMCR) & AM_REG_SYSCTRL_DEMCR_TRCENA(1)) );

    //
    // Write the key to the ITM Lock Access register to unlock the ITM_TCR.
    //
    AM_REGVAL(AM_REG_ITM_LOCKAREG_O) = AM_REG_ITM_LOCKAREG_KEYVAL;
    16e2:	4d0a      	ldr	r5, [pc, #40]	; (170c <am_hal_itm_enable+0x48>)
    16e4:	6005      	str	r5, [r0, #0]

    //
    // Set the enable bits in the ITM trace enable register, and the ITM
    // control registers to enable trace data output.
    //
    AM_REGVAL(AM_REG_ITM_TPR_O) = 0x0000000f;
    16e6:	250f      	movs	r5, #15
    16e8:	6025      	str	r5, [r4, #0]
        AM_WRITE_SM(AM_REG_ITM_TCR_DWT_ENABLE, 0)     |
        AM_WRITE_SM(AM_REG_ITM_TCR_SYNC_ENABLE, 0)    |
        AM_WRITE_SM(AM_REG_ITM_TCR_TS_ENABLE, 0)      |
        AM_WRITE_SM(AM_REG_ITM_TCR_ITM_ENABLE, 1);

}
    16ea:	bc30      	pop	{r4, r5}
    //
    // Set the enable bits in the ITM trace enable register, and the ITM
    // control registers to enable trace data output.
    //
    AM_REGVAL(AM_REG_ITM_TPR_O) = 0x0000000f;
    AM_REGVAL(AM_REG_ITM_TER_O) = 0xffffffff;
    16ec:	4908      	ldr	r1, [pc, #32]	; (1710 <am_hal_itm_enable+0x4c>)

    //
    // Write to the ITM control and status register.
    //
    AM_REGVAL(AM_REG_ITM_TCR_O) =
    16ee:	4b09      	ldr	r3, [pc, #36]	; (1714 <am_hal_itm_enable+0x50>)
    16f0:	4a09      	ldr	r2, [pc, #36]	; (1718 <am_hal_itm_enable+0x54>)
    //
    // Set the enable bits in the ITM trace enable register, and the ITM
    // control registers to enable trace data output.
    //
    AM_REGVAL(AM_REG_ITM_TPR_O) = 0x0000000f;
    AM_REGVAL(AM_REG_ITM_TER_O) = 0xffffffff;
    16f2:	f04f 30ff 	mov.w	r0, #4294967295
    16f6:	6008      	str	r0, [r1, #0]

    //
    // Write to the ITM control and status register.
    //
    AM_REGVAL(AM_REG_ITM_TCR_O) =
    16f8:	601a      	str	r2, [r3, #0]
        AM_WRITE_SM(AM_REG_ITM_TCR_DWT_ENABLE, 0)     |
        AM_WRITE_SM(AM_REG_ITM_TCR_SYNC_ENABLE, 0)    |
        AM_WRITE_SM(AM_REG_ITM_TCR_TS_ENABLE, 0)      |
        AM_WRITE_SM(AM_REG_ITM_TCR_ITM_ENABLE, 1);

}
    16fa:	4770      	bx	lr
    16fc:	10001158 	.word	0x10001158
    1700:	e000edfc 	.word	0xe000edfc
    1704:	e0000fb0 	.word	0xe0000fb0
    1708:	e0000e40 	.word	0xe0000e40
    170c:	c5acce55 	.word	0xc5acce55
    1710:	e0000e00 	.word	0xe0000e00
    1714:	e0000e80 	.word	0xe0000e80
    1718:	00150511 	.word	0x00150511

0000171c <am_hal_itm_not_busy>:
am_hal_itm_not_busy(void)
{
    //
    // Make sure the ITM/TPIU is not busy.
    //
    while (AM_REG(ITM, TCR) & AM_REG_ITM_TCR_BUSY(1));
    171c:	4a03      	ldr	r2, [pc, #12]	; (172c <am_hal_itm_not_busy+0x10>)
    171e:	6813      	ldr	r3, [r2, #0]
    1720:	021b      	lsls	r3, r3, #8
    1722:	d4fc      	bmi.n	171e <am_hal_itm_not_busy+0x2>

    //
    // wait for 50us for the data to flush out
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    1724:	f44f 7047 	mov.w	r0, #796	; 0x31c
    1728:	f7ff bf92 	b.w	1650 <am_hal_flash_delay>
    172c:	e0000e80 	.word	0xe0000e80

00001730 <am_hal_itm_print>:
    uint32_t ui32Length = 0;

    //
    // Determine the length of the string.
    //
    while (*(pcString + ui32Length))
    1730:	7803      	ldrb	r3, [r0, #0]
    1732:	b1ab      	cbz	r3, 1760 <am_hal_itm_print+0x30>
    1734:	4602      	mov	r2, r0
    1736:	2300      	movs	r3, #0
    1738:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    {
        ui32Length++;
    173c:	3301      	adds	r3, #1
    uint32_t ui32Length = 0;

    //
    // Determine the length of the string.
    //
    while (*(pcString + ui32Length))
    173e:	2900      	cmp	r1, #0
    1740:	d1fa      	bne.n	1738 <am_hal_itm_print+0x8>
    ui32StimAddr = (AM_REG_ITM_STIM0_O + (4 * ui32StimReg));

    //
    // Busy waiting until it is available (non-zero means ready)
    //
    while (!AM_REGVAL(ui32StimAddr));
    1742:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
//! @return None.
//
//*****************************************************************************
void
am_hal_itm_print(char *pcString)
{
    1746:	b430      	push	{r4, r5}
    1748:	18c2      	adds	r2, r0, r3
    ui32StimAddr = (AM_REG_ITM_STIM0_O + (4 * ui32StimReg));

    //
    // Busy waiting until it is available (non-zero means ready)
    //
    while (!AM_REGVAL(ui32StimAddr));
    174a:	4665      	mov	r5, ip
    while (ui32Length)
    {
            //
            // Print string out the ITM.
            //
            am_hal_itm_stimulus_reg_byte_write(0, (uint8_t)*pcString++);
    174c:	f810 4b01 	ldrb.w	r4, [r0], #1
    ui32StimAddr = (AM_REG_ITM_STIM0_O + (4 * ui32StimReg));

    //
    // Busy waiting until it is available (non-zero means ready)
    //
    while (!AM_REGVAL(ui32StimAddr));
    1750:	f8dc 3000 	ldr.w	r3, [ip]
    1754:	2b00      	cmp	r3, #0
    1756:	d0fb      	beq.n	1750 <am_hal_itm_print+0x20>
    }

    //
    // If there is no longer a word left, empty out the remaining characters.
    //
    while (ui32Length)
    1758:	4290      	cmp	r0, r2
    while (!AM_REGVAL(ui32StimAddr));

    //
    // Write the register.
    //
    *((volatile uint8_t *) ui32StimAddr) = ui8Value;
    175a:	702c      	strb	r4, [r5, #0]
    }

    //
    // If there is no longer a word left, empty out the remaining characters.
    //
    while (ui32Length)
    175c:	d1f6      	bne.n	174c <am_hal_itm_print+0x1c>
            //
            // Subtract from length.
            //
            ui32Length--;
    }
}
    175e:	bc30      	pop	{r4, r5}
    1760:	4770      	bx	lr
    1762:	bf00      	nop

00001764 <am_hal_mcuctrl_fault_status>:
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);

    //
    // Read the DCODE fault capture address register.
    //
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);
    1764:	4a0d      	ldr	r2, [pc, #52]	; (179c <am_hal_mcuctrl_fault_status+0x38>)
    uint32_t ui32FaultStat;

    //
    // Read the Fault Status Register.
    //
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    1766:	4b0e      	ldr	r3, [pc, #56]	; (17a0 <am_hal_mcuctrl_fault_status+0x3c>)
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    1768:	490e      	ldr	r1, [pc, #56]	; (17a4 <am_hal_mcuctrl_fault_status+0x40>)
    uint32_t ui32FaultStat;

    //
    // Read the Fault Status Register.
    //
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    176a:	681b      	ldr	r3, [r3, #0]
//! @return None
//
//*****************************************************************************
void
am_hal_mcuctrl_fault_status(am_hal_mcuctrl_fault_t *psFault)
{
    176c:	b470      	push	{r4, r5, r6}
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);

    //
    // Read the DCODE fault capture address register.
    //
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);
    176e:	6814      	ldr	r4, [r2, #0]
    1770:	60c4      	str	r4, [r0, #12]

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    1772:	6809      	ldr	r1, [r1, #0]
    1774:	6845      	ldr	r5, [r0, #4]

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    1776:	6944      	ldr	r4, [r0, #20]
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    1778:	4329      	orrs	r1, r5

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    177a:	3204      	adds	r2, #4
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    177c:	6041      	str	r1, [r0, #4]

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    177e:	6812      	ldr	r2, [r2, #0]

    //
    // Read the Fault Status Register.
    //
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    psFault->bICODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_ICODE_M);
    1780:	f003 0601 	and.w	r6, r3, #1
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    1784:	4322      	orrs	r2, r4

    //
    // Read the Fault Status Register.
    //
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    psFault->bICODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_ICODE_M);
    1786:	7006      	strb	r6, [r0, #0]
    psFault->bDCODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_DCODE_M);
    1788:	f3c3 0640 	ubfx	r6, r3, #1, #1
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);
    178c:	f3c3 0380 	ubfx	r3, r3, #2, #1
    //
    // Read the Fault Status Register.
    //
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    psFault->bICODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_ICODE_M);
    psFault->bDCODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_DCODE_M);
    1790:	7206      	strb	r6, [r0, #8]
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);
    1792:	7403      	strb	r3, [r0, #16]
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    1794:	6142      	str	r2, [r0, #20]
}
    1796:	bc70      	pop	{r4, r5, r6}
    1798:	4770      	bx	lr
    179a:	bf00      	nop
    179c:	400201c4 	.word	0x400201c4
    17a0:	400201cc 	.word	0x400201cc
    17a4:	400201c0 	.word	0x400201c0

000017a8 <am_hal_pwrctrl_memory_enable>:
{
    uint32_t ui32MemEnMask, ui32MemDisMask;
    uint32_t ui32PwrStatEnMask, ui32PwrStatDisMask;
    int32_t i32TOcnt;

    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    17a8:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
//! @return None.
//
//*****************************************************************************
bool
am_hal_pwrctrl_memory_enable(uint32_t ui32MemEn)
{
    17ac:	b430      	push	{r4, r5}
    uint32_t ui32MemEnMask, ui32MemDisMask;
    uint32_t ui32PwrStatEnMask, ui32PwrStatDisMask;
    int32_t i32TOcnt;

    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    17ae:	d03a      	beq.n	1826 <am_hal_pwrctrl_memory_enable+0x7e>
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_FLASH0_EN;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_FLASH1_EN;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH1M )
    17b0:	f5b0 5fc0 	cmp.w	r0, #6144	; 0x1800
    17b4:	f000 809d 	beq.w	18f2 <am_hal_pwrctrl_memory_enable+0x14a>
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M  |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
        ui32PwrStatDisMask = 0;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM8K )
    17b8:	2801      	cmp	r0, #1
    17ba:	f000 809d 	beq.w	18f8 <am_hal_pwrctrl_memory_enable+0x150>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM16K )
    17be:	2803      	cmp	r0, #3
    17c0:	f000 80a6 	beq.w	1910 <am_hal_pwrctrl_memory_enable+0x168>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM24K )
    17c4:	2807      	cmp	r0, #7
    17c6:	f000 809c 	beq.w	1902 <am_hal_pwrctrl_memory_enable+0x15a>
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM2);
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM32K )
    17ca:	280f      	cmp	r0, #15
    17cc:	f000 80a5 	beq.w	191a <am_hal_pwrctrl_memory_enable+0x172>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM64K )
    17d0:	281f      	cmp	r0, #31
    17d2:	f000 80b1 	beq.w	1938 <am_hal_pwrctrl_memory_enable+0x190>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM96K )
    17d6:	283f      	cmp	r0, #63	; 0x3f
    17d8:	f000 80b5 	beq.w	1946 <am_hal_pwrctrl_memory_enable+0x19e>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM128K )
    17dc:	287f      	cmp	r0, #127	; 0x7f
    17de:	f000 80b9 	beq.w	1954 <am_hal_pwrctrl_memory_enable+0x1ac>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM160K )
    17e2:	28ff      	cmp	r0, #255	; 0xff
    17e4:	f000 80a0 	beq.w	1928 <am_hal_pwrctrl_memory_enable+0x180>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM192K )
    17e8:	f240 13ff 	movw	r3, #511	; 0x1ff
    17ec:	4298      	cmp	r0, r3
    17ee:	f000 80b8 	beq.w	1962 <am_hal_pwrctrl_memory_enable+0x1ba>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM224K )
    17f2:	f240 31ff 	movw	r1, #1023	; 0x3ff
    17f6:	4288      	cmp	r0, r1
    17f8:	f000 80b9 	beq.w	196e <am_hal_pwrctrl_memory_enable+0x1c6>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM224K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM256K )
    17fc:	f240 72ff 	movw	r2, #2047	; 0x7ff
    1800:	4290      	cmp	r0, r2
    1802:	d00e      	beq.n	1822 <am_hal_pwrctrl_memory_enable+0x7a>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM256K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_256K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_256K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE )
    1804:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
    1808:	f000 80b7 	beq.w	197a <am_hal_pwrctrl_memory_enable+0x1d2>
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB0_M;
        ui32PwrStatDisMask = 0;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE_DIS )
    180c:	f06f 4420 	mvn.w	r4, #2684354560	; 0xa0000000
    1810:	42a0      	cmp	r0, r4
    1812:	f000 80b5 	beq.w	1980 <am_hal_pwrctrl_memory_enable+0x1d8>
                          AM_REG_PWRCTRL_MEMEN_CACHEB2_EN;
        ui32PwrStatEnMask  = 0;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB0_M;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_ALL )
    1816:	f104 4580 	add.w	r5, r4, #1073741824	; 0x40000000
    181a:	f505 5c00 	add.w	ip, r5, #8192	; 0x2000
    181e:	4560      	cmp	r0, ip
    1820:	d132      	bne.n	1888 <am_hal_pwrctrl_memory_enable+0xe0>
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_ALL;
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL;
    1822:	495c      	ldr	r1, [pc, #368]	; (1994 <am_hal_pwrctrl_memory_enable+0x1ec>)
    1824:	e066      	b.n	18f4 <am_hal_pwrctrl_memory_enable+0x14c>
    1826:	f46f 5580 	mvn.w	r5, #4096	; 0x1000
    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_FLASH0_EN;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_FLASH1_EN;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
    182a:	2340      	movs	r3, #64	; 0x40

    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_FLASH0_EN;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_FLASH1_EN;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M;
    182c:	2120      	movs	r1, #32
    // for 2 reasons: 1) To only affect the specified type of memory, and 2)
    // To avoid inadvertently disabling any memory currently being depended on.
    //
    if ( ui32MemDisMask != 0 )
    {
        AM_REG(PWRCTRL, MEMEN) &= ~ui32MemDisMask;
    182e:	4c5a      	ldr	r4, [pc, #360]	; (1998 <am_hal_pwrctrl_memory_enable+0x1f0>)
    1830:	6822      	ldr	r2, [r4, #0]
    1832:	402a      	ands	r2, r5
    1834:	6022      	str	r2, [r4, #0]
    //
    // Enable the required memory.
    //
    if ( ui32MemEnMask != 0 )
    {
        AM_REG(PWRCTRL, MEMEN) |= ui32MemEnMask;
    1836:	4d58      	ldr	r5, [pc, #352]	; (1998 <am_hal_pwrctrl_memory_enable+0x1f0>)
    1838:	682c      	ldr	r4, [r5, #0]
    183a:	4320      	orrs	r0, r4
    183c:	6028      	str	r0, [r5, #0]
    //
    // Wait for the power to be turned on.
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    183e:	2b00      	cmp	r3, #0
    1840:	d029      	beq.n	1896 <am_hal_pwrctrl_memory_enable+0xee>
    {
        while ( --i32TOcnt              &&
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1842:	4a56      	ldr	r2, [pc, #344]	; (199c <am_hal_pwrctrl_memory_enable+0x1f4>)
    1844:	6810      	ldr	r0, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1846:	4203      	tst	r3, r0
    1848:	bf18      	it	ne
    184a:	20c6      	movne	r0, #198	; 0xc6
    184c:	d01f      	beq.n	188e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    184e:	6815      	ldr	r5, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1850:	422b      	tst	r3, r5
    1852:	d01c      	beq.n	188e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1854:	6814      	ldr	r4, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1856:	4223      	tst	r3, r4
    1858:	d019      	beq.n	188e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    185a:	6815      	ldr	r5, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    185c:	422b      	tst	r3, r5
    185e:	d016      	beq.n	188e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1860:	6814      	ldr	r4, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1862:	4223      	tst	r3, r4
    1864:	d013      	beq.n	188e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1866:	6815      	ldr	r5, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1868:	422b      	tst	r3, r5
    186a:	d010      	beq.n	188e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    186c:	6814      	ldr	r4, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    186e:	4223      	tst	r3, r4
    1870:	d00d      	beq.n	188e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1872:	6815      	ldr	r5, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1874:	422b      	tst	r3, r5
    1876:	d00a      	beq.n	188e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1878:	6814      	ldr	r4, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    187a:	4223      	tst	r3, r4
    187c:	d007      	beq.n	188e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    187e:	6815      	ldr	r5, [r2, #0]
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    {
        while ( --i32TOcnt              &&
    1880:	422b      	tst	r3, r5
    1882:	d004      	beq.n	188e <am_hal_pwrctrl_memory_enable+0xe6>
    1884:	3809      	subs	r0, #9
    1886:	d1e2      	bne.n	184e <am_hal_pwrctrl_memory_enable+0xa6>
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL;
        ui32PwrStatDisMask = 0;
    }
    else
    {
        return false;
    1888:	2000      	movs	r0, #0
    {
        return false;
    }

    return true;
}
    188a:	bc30      	pop	{r4, r5}
    188c:	4770      	bx	lr
    {
        return false;
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    188e:	b911      	cbnz	r1, 1896 <am_hal_pwrctrl_memory_enable+0xee>
    if ( i32TOcnt <= 0 )
    {
        return false;
    }

    return true;
    1890:	2001      	movs	r0, #1
}
    1892:	bc30      	pop	{r4, r5}
    1894:	4770      	bx	lr

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1896:	4b41      	ldr	r3, [pc, #260]	; (199c <am_hal_pwrctrl_memory_enable+0x1f4>)
    1898:	681a      	ldr	r2, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    189a:	ea31 0402 	bics.w	r4, r1, r2
    189e:	bf18      	it	ne
    18a0:	24c6      	movne	r4, #198	; 0xc6
    18a2:	d0f5      	beq.n	1890 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    18a4:	6818      	ldr	r0, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    18a6:	ea31 0000 	bics.w	r0, r1, r0
    18aa:	d0f1      	beq.n	1890 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    18ac:	681d      	ldr	r5, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    18ae:	ea31 0005 	bics.w	r0, r1, r5
    18b2:	d0ed      	beq.n	1890 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    18b4:	681a      	ldr	r2, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    18b6:	ea31 0002 	bics.w	r0, r1, r2
    18ba:	d0e9      	beq.n	1890 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    18bc:	6818      	ldr	r0, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    18be:	ea31 0000 	bics.w	r0, r1, r0
    18c2:	d0e5      	beq.n	1890 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    18c4:	681d      	ldr	r5, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    18c6:	ea31 0005 	bics.w	r0, r1, r5
    18ca:	d0e1      	beq.n	1890 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    18cc:	681a      	ldr	r2, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    18ce:	ea31 0002 	bics.w	r0, r1, r2
    18d2:	d0dd      	beq.n	1890 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    18d4:	6818      	ldr	r0, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    18d6:	ea31 0000 	bics.w	r0, r1, r0
    18da:	d0d9      	beq.n	1890 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    18dc:	681d      	ldr	r5, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    18de:	ea31 0005 	bics.w	r0, r1, r5
    18e2:	d0d5      	beq.n	1890 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    18e4:	681a      	ldr	r2, [r3, #0]
    }

    i32TOcnt = 200;
    if ( ui32PwrStatEnMask )
    {
        while ( --i32TOcnt              &&
    18e6:	ea31 0002 	bics.w	r0, r1, r2
    18ea:	d0d1      	beq.n	1890 <am_hal_pwrctrl_memory_enable+0xe8>
    18ec:	3c09      	subs	r4, #9
    18ee:	d1d9      	bne.n	18a4 <am_hal_pwrctrl_memory_enable+0xfc>
    18f0:	e7ca      	b.n	1888 <am_hal_pwrctrl_memory_enable+0xe0>
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH1M )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_FLASH0_EN |
                         AM_REG_PWRCTRL_MEMEN_FLASH1_EN;
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M  |
    18f2:	2160      	movs	r1, #96	; 0x60
//! @return None.
//
//*****************************************************************************
bool
am_hal_pwrctrl_memory_enable(uint32_t ui32MemEn)
{
    18f4:	2300      	movs	r3, #0
    18f6:	e79e      	b.n	1836 <am_hal_pwrctrl_memory_enable+0x8e>
    18f8:	4d29      	ldr	r5, [pc, #164]	; (19a0 <am_hal_pwrctrl_memory_enable+0x1f8>)
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    18fa:	4b2a      	ldr	r3, [pc, #168]	; (19a4 <am_hal_pwrctrl_memory_enable+0x1fc>)
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM8K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
    18fc:	f44f 7180 	mov.w	r1, #256	; 0x100
    1900:	e795      	b.n	182e <am_hal_pwrctrl_memory_enable+0x86>
    1902:	f46f 65ff 	mvn.w	r5, #2040	; 0x7f8
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~(AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM0     |
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM1     |
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM2);
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1906:	f44f 23ff 	mov.w	r3, #522240	; 0x7f800
                         AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM2;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~(AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM0     |
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM1     |
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM2);
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
    190a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
    190e:	e78e      	b.n	182e <am_hal_pwrctrl_memory_enable+0x86>
    1910:	4d25      	ldr	r5, [pc, #148]	; (19a8 <am_hal_pwrctrl_memory_enable+0x200>)
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1912:	4b26      	ldr	r3, [pc, #152]	; (19ac <am_hal_pwrctrl_memory_enable+0x204>)
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM16K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
    1914:	f44f 7140 	mov.w	r1, #768	; 0x300
    1918:	e789      	b.n	182e <am_hal_pwrctrl_memory_enable+0x86>
    191a:	f46f 65fe 	mvn.w	r5, #2032	; 0x7f0
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    191e:	f44f 23fe 	mov.w	r3, #520192	; 0x7f000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM32K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
    1922:	f44f 6170 	mov.w	r1, #3840	; 0xf00
    1926:	e782      	b.n	182e <am_hal_pwrctrl_memory_enable+0x86>
    1928:	f46f 65e0 	mvn.w	r5, #1792	; 0x700
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    192c:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM160K )
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
    1930:	f44f 417f 	mov.w	r1, #65280	; 0xff00
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM160K )
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM160K;
    1934:	20ff      	movs	r0, #255	; 0xff
    1936:	e77a      	b.n	182e <am_hal_pwrctrl_memory_enable+0x86>
    1938:	f46f 65fc 	mvn.w	r5, #2016	; 0x7e0
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    193c:	f44f 23fc 	mov.w	r3, #516096	; 0x7e000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM64K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
    1940:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
    1944:	e773      	b.n	182e <am_hal_pwrctrl_memory_enable+0x86>
    1946:	f46f 65f8 	mvn.w	r5, #1984	; 0x7c0
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    194a:	f44f 23f8 	mov.w	r3, #507904	; 0x7c000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM96K )
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
    194e:	f44f 517c 	mov.w	r1, #16128	; 0x3f00
    1952:	e76c      	b.n	182e <am_hal_pwrctrl_memory_enable+0x86>
    1954:	f46f 65f0 	mvn.w	r5, #1920	; 0x780
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1958:	f44f 23f0 	mov.w	r3, #491520	; 0x78000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM128K )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
    195c:	f44f 41fe 	mov.w	r1, #32512	; 0x7f00
    1960:	e765      	b.n	182e <am_hal_pwrctrl_memory_enable+0x86>
    1962:	f46f 65c0 	mvn.w	r5, #1536	; 0x600
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1966:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM192K )
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
    196a:	4911      	ldr	r1, [pc, #68]	; (19b0 <am_hal_pwrctrl_memory_enable+0x208>)
    196c:	e75f      	b.n	182e <am_hal_pwrctrl_memory_enable+0x86>
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM224K )
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_SRAM224K;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_SRAMEN_ALL    &
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM224K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
    196e:	4911      	ldr	r1, [pc, #68]	; (19b4 <am_hal_pwrctrl_memory_enable+0x20c>)
    1970:	f46f 6580 	mvn.w	r5, #1024	; 0x400
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1974:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    1978:	e759      	b.n	182e <am_hal_pwrctrl_memory_enable+0x86>
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE )
    {
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_CACHEB0_EN    |
                         AM_REG_PWRCTRL_MEMEN_CACHEB2_EN;
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
    197a:	f44f 1120 	mov.w	r1, #2621440	; 0x280000
    197e:	e7b9      	b.n	18f4 <am_hal_pwrctrl_memory_enable+0x14c>
    // for 2 reasons: 1) To only affect the specified type of memory, and 2)
    // To avoid inadvertently disabling any memory currently being depended on.
    //
    if ( ui32MemDisMask != 0 )
    {
        AM_REG(PWRCTRL, MEMEN) &= ~ui32MemDisMask;
    1980:	4805      	ldr	r0, [pc, #20]	; (1998 <am_hal_pwrctrl_memory_enable+0x1f0>)
    1982:	6803      	ldr	r3, [r0, #0]
    1984:	f023 4120 	bic.w	r1, r3, #2684354560	; 0xa0000000
    1988:	6001      	str	r1, [r0, #0]
    {
        ui32MemEnMask = 0;
        ui32MemDisMask  = AM_REG_PWRCTRL_MEMEN_CACHEB0_EN   |
                          AM_REG_PWRCTRL_MEMEN_CACHEB2_EN;
        ui32PwrStatEnMask  = 0;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
    198a:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE_DIS )
    {
        ui32MemEnMask = 0;
        ui32MemDisMask  = AM_REG_PWRCTRL_MEMEN_CACHEB0_EN   |
                          AM_REG_PWRCTRL_MEMEN_CACHEB2_EN;
        ui32PwrStatEnMask  = 0;
    198e:	2100      	movs	r1, #0
    1990:	e757      	b.n	1842 <am_hal_pwrctrl_memory_enable+0x9a>
    1992:	bf00      	nop
    1994:	0007ff00 	.word	0x0007ff00
    1998:	40021010 	.word	0x40021010
    199c:	40021014 	.word	0x40021014
    19a0:	fffff801 	.word	0xfffff801
    19a4:	0007fe00 	.word	0x0007fe00
    19a8:	fffff803 	.word	0xfffff803
    19ac:	0007fc00 	.word	0x0007fc00
    19b0:	0001ff00 	.word	0x0001ff00
    19b4:	0003ff00 	.word	0x0003ff00

000019b8 <am_hal_pwrctrl_bucks_init>:
am_hal_pwrctrl_bucks_enable(void)
{
    //
    // Check to see if the bucks are already on. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    19b8:	4b0f      	ldr	r3, [pc, #60]	; (19f8 <am_hal_pwrctrl_bucks_init+0x40>)
    19ba:	681a      	ldr	r2, [r3, #0]
    19bc:	0792      	lsls	r2, r2, #30
    19be:	d502      	bpl.n	19c6 <am_hal_pwrctrl_bucks_init+0xe>
         AM_BFR(PWRCTRL, POWERSTATUS, MEMBUCKON) )
    19c0:	6818      	ldr	r0, [r3, #0]
am_hal_pwrctrl_bucks_enable(void)
{
    //
    // Check to see if the bucks are already on. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    19c2:	07c3      	lsls	r3, r0, #31
    19c4:	d40e      	bmi.n	19e4 <am_hal_pwrctrl_bucks_init+0x2c>
    }

    //
    // Enable BUCK power up
    //
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    19c6:	4b0d      	ldr	r3, [pc, #52]	; (19fc <am_hal_pwrctrl_bucks_init+0x44>)
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);

    //
    // Make sure bucks are ready.
    //
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    19c8:	4a0b      	ldr	r2, [pc, #44]	; (19f8 <am_hal_pwrctrl_bucks_init+0x40>)
    }

    //
    // Enable BUCK power up
    //
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    19ca:	6819      	ldr	r1, [r3, #0]
    19cc:	f041 0002 	orr.w	r0, r1, #2
    19d0:	6018      	str	r0, [r3, #0]
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);
    19d2:	6819      	ldr	r1, [r3, #0]
    19d4:	f041 0001 	orr.w	r0, r1, #1
    19d8:	6018      	str	r0, [r3, #0]

    //
    // Make sure bucks are ready.
    //
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    19da:	6813      	ldr	r3, [r2, #0]
    19dc:	f003 0103 	and.w	r1, r3, #3
    19e0:	2903      	cmp	r1, #3
    19e2:	d1fa      	bne.n	19da <am_hal_pwrctrl_bucks_init+0x22>
void
am_hal_pwrctrl_bucks_init(void)
{
    am_hal_pwrctrl_bucks_enable();

    while ( ( AM_REG(PWRCTRL, POWERSTATUS) &
    19e4:	4a04      	ldr	r2, [pc, #16]	; (19f8 <am_hal_pwrctrl_bucks_init+0x40>)
    19e6:	6810      	ldr	r0, [r2, #0]
    19e8:	f000 0303 	and.w	r3, r0, #3
    19ec:	2b03      	cmp	r3, #3
    19ee:	d1fa      	bne.n	19e6 <am_hal_pwrctrl_bucks_init+0x2e>
                AM_REG_PWRCTRL_POWERSTATUS_MEMBUCKON_M ) );

    //
    // Additional delay to make sure BUCKs are initialized.
    //
    am_hal_flash_delay(200 / 3);
    19f0:	2042      	movs	r0, #66	; 0x42
    19f2:	f7ff be2d 	b.w	1650 <am_hal_flash_delay>
    19f6:	bf00      	nop
    19f8:	40021004 	.word	0x40021004
    19fc:	40021000 	.word	0x40021000

00001a00 <am_hal_pwrctrl_bucks_enable>:
am_hal_pwrctrl_bucks_enable(void)
{
    //
    // Check to see if the bucks are already on. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    1a00:	4b0b      	ldr	r3, [pc, #44]	; (1a30 <am_hal_pwrctrl_bucks_enable+0x30>)
    1a02:	681a      	ldr	r2, [r3, #0]
    1a04:	0792      	lsls	r2, r2, #30
    1a06:	d502      	bpl.n	1a0e <am_hal_pwrctrl_bucks_enable+0xe>
         AM_BFR(PWRCTRL, POWERSTATUS, MEMBUCKON) )
    1a08:	6818      	ldr	r0, [r3, #0]
am_hal_pwrctrl_bucks_enable(void)
{
    //
    // Check to see if the bucks are already on. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    1a0a:	07c3      	lsls	r3, r0, #31
    1a0c:	d40e      	bmi.n	1a2c <am_hal_pwrctrl_bucks_enable+0x2c>
    }

    //
    // Enable BUCK power up
    //
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    1a0e:	4b09      	ldr	r3, [pc, #36]	; (1a34 <am_hal_pwrctrl_bucks_enable+0x34>)
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);

    //
    // Make sure bucks are ready.
    //
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    1a10:	4a07      	ldr	r2, [pc, #28]	; (1a30 <am_hal_pwrctrl_bucks_enable+0x30>)
    }

    //
    // Enable BUCK power up
    //
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    1a12:	6819      	ldr	r1, [r3, #0]
    1a14:	f041 0002 	orr.w	r0, r1, #2
    1a18:	6018      	str	r0, [r3, #0]
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);
    1a1a:	6819      	ldr	r1, [r3, #0]
    1a1c:	f041 0001 	orr.w	r0, r1, #1
    1a20:	6018      	str	r0, [r3, #0]

    //
    // Make sure bucks are ready.
    //
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    1a22:	6813      	ldr	r3, [r2, #0]
    1a24:	f003 0103 	and.w	r1, r3, #3
    1a28:	2903      	cmp	r1, #3
    1a2a:	d1fa      	bne.n	1a22 <am_hal_pwrctrl_bucks_enable+0x22>
    1a2c:	4770      	bx	lr
    1a2e:	bf00      	nop
    1a30:	40021004 	.word	0x40021004
    1a34:	40021000 	.word	0x40021000

00001a38 <am_hal_pwrctrl_bucks_disable>:
am_hal_pwrctrl_bucks_disable(void)
{
    //
    // Check to see if the bucks are already off. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON) == 0  &&
    1a38:	4b12      	ldr	r3, [pc, #72]	; (1a84 <am_hal_pwrctrl_bucks_disable+0x4c>)
    1a3a:	681a      	ldr	r2, [r3, #0]
    1a3c:	0792      	lsls	r2, r2, #30
    1a3e:	d402      	bmi.n	1a46 <am_hal_pwrctrl_bucks_disable+0xe>
         AM_BFR(PWRCTRL, POWERSTATUS, MEMBUCKON) == 0)
    1a40:	6818      	ldr	r0, [r3, #0]
am_hal_pwrctrl_bucks_disable(void)
{
    //
    // Check to see if the bucks are already off. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON) == 0  &&
    1a42:	07c3      	lsls	r3, r0, #31
    1a44:	d51c      	bpl.n	1a80 <am_hal_pwrctrl_bucks_disable+0x48>
//
//*****************************************************************************
static bool
isRev_ADC(void)
{
    return AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1a46:	4910      	ldr	r1, [pc, #64]	; (1a88 <am_hal_pwrctrl_bucks_disable+0x50>)
    1a48:	680b      	ldr	r3, [r1, #0]
    }

    //
    // Handle the special case if only the ADC is powered.
    //
    if ( isRev_ADC()  &&
    1a4a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
    1a4e:	2a20      	cmp	r2, #32
    1a50:	d00b      	beq.n	1a6a <am_hal_pwrctrl_bucks_disable+0x32>
    else
    {
        //
        // Power them down
        //
        AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 0);
    1a52:	4b0e      	ldr	r3, [pc, #56]	; (1a8c <am_hal_pwrctrl_bucks_disable+0x54>)
    1a54:	681a      	ldr	r2, [r3, #0]
    1a56:	f022 0002 	bic.w	r0, r2, #2
    1a5a:	6018      	str	r0, [r3, #0]
        AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 0);
    1a5c:	6819      	ldr	r1, [r3, #0]
    1a5e:	f021 0201 	bic.w	r2, r1, #1
    1a62:	601a      	str	r2, [r3, #0]
    }

    //
    // Wait until BUCKs are disabled.
    //
    am_hal_flash_delay(AM_HAL_PWRCTRL_BUCKDIS_DELAYCYCLES / 3);
    1a64:	200a      	movs	r0, #10
    1a66:	f7ff bdf3 	b.w	1650 <am_hal_flash_delay>

    //
    // Handle the special case if only the ADC is powered.
    //
    if ( isRev_ADC()  &&
         (AM_REG(PWRCTRL, DEVICEEN) == AM_REG_PWRCTRL_DEVICEEN_ADC_EN) )
    1a6a:	4809      	ldr	r0, [pc, #36]	; (1a90 <am_hal_pwrctrl_bucks_disable+0x58>)
    1a6c:	6801      	ldr	r1, [r0, #0]
    }

    //
    // Handle the special case if only the ADC is powered.
    //
    if ( isRev_ADC()  &&
    1a6e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    1a72:	d1ee      	bne.n	1a52 <am_hal_pwrctrl_bucks_disable+0x1a>
         (AM_REG(PWRCTRL, DEVICEEN) == AM_REG_PWRCTRL_DEVICEEN_ADC_EN) )
    {
            //
            // Set SUPPLYSRC to handle this case
            //
            AM_REG(PWRCTRL, SUPPLYSRC) &=
    1a74:	4805      	ldr	r0, [pc, #20]	; (1a8c <am_hal_pwrctrl_bucks_disable+0x54>)
    1a76:	6803      	ldr	r3, [r0, #0]
    1a78:	f003 0105 	and.w	r1, r3, #5
    1a7c:	6001      	str	r1, [r0, #0]
    1a7e:	e7f1      	b.n	1a64 <am_hal_pwrctrl_bucks_disable+0x2c>
    1a80:	4770      	bx	lr
    1a82:	bf00      	nop
    1a84:	40021004 	.word	0x40021004
    1a88:	4002000c 	.word	0x4002000c
    1a8c:	40021000 	.word	0x40021000
    1a90:	40021008 	.word	0x40021008

00001a94 <am_hal_pwrctrl_low_power_init>:
am_hal_pwrctrl_low_power_init(void)
{
    //
    // For lowest power, we enable clock gating for all SRAM configuration.
    //
    AM_REG(PWRCTRL, SRAMCTRL) |=
    1a94:	4905      	ldr	r1, [pc, #20]	; (1aac <am_hal_pwrctrl_low_power_init+0x18>)
        AM_REG_PWRCTRL_SRAMCTRL_SRAM_LIGHT_SLEEP_DIS;

    //
    // For lowest deep sleep power, make sure we stay in BUCK mode.
    //
    AM_REG(PWRCTRL, SUPPLYSRC) &=
    1a96:	4a06      	ldr	r2, [pc, #24]	; (1ab0 <am_hal_pwrctrl_low_power_init+0x1c>)
am_hal_pwrctrl_low_power_init(void)
{
    //
    // For lowest power, we enable clock gating for all SRAM configuration.
    //
    AM_REG(PWRCTRL, SRAMCTRL) |=
    1a98:	680b      	ldr	r3, [r1, #0]
    1a9a:	f043 0006 	orr.w	r0, r3, #6
    1a9e:	6008      	str	r0, [r1, #0]
        AM_REG_PWRCTRL_SRAMCTRL_SRAM_LIGHT_SLEEP_DIS;

    //
    // For lowest deep sleep power, make sure we stay in BUCK mode.
    //
    AM_REG(PWRCTRL, SUPPLYSRC) &=
    1aa0:	6811      	ldr	r1, [r2, #0]
    1aa2:	f021 0304 	bic.w	r3, r1, #4
    1aa6:	6013      	str	r3, [r2, #0]
    1aa8:	4770      	bx	lr
    1aaa:	bf00      	nop
    1aac:	40021018 	.word	0x40021018
    1ab0:	40021000 	.word	0x40021000

00001ab4 <am_hal_rtc_osc_select>:
    // Set XT if flag is set.
    // Otherwise configure for LFRC.
    //
    if (ui32OSC)
    {
        AM_REG(CLKGEN, OCTRL) |= AM_REG_CLKGEN_OCTRL_OSEL_M;
    1ab4:	4a05      	ldr	r2, [pc, #20]	; (1acc <am_hal_rtc_osc_select+0x18>)
    1ab6:	6813      	ldr	r3, [r2, #0]
{
    //
    // Set XT if flag is set.
    // Otherwise configure for LFRC.
    //
    if (ui32OSC)
    1ab8:	b918      	cbnz	r0, 1ac2 <am_hal_rtc_osc_select+0xe>
    {
        AM_REG(CLKGEN, OCTRL) |= AM_REG_CLKGEN_OCTRL_OSEL_M;
    }
    else
    {
        AM_REG(CLKGEN, OCTRL) &= ~AM_REG_CLKGEN_OCTRL_OSEL_M;
    1aba:	f023 0080 	bic.w	r0, r3, #128	; 0x80
    1abe:	6010      	str	r0, [r2, #0]
    1ac0:	4770      	bx	lr
    // Set XT if flag is set.
    // Otherwise configure for LFRC.
    //
    if (ui32OSC)
    {
        AM_REG(CLKGEN, OCTRL) |= AM_REG_CLKGEN_OCTRL_OSEL_M;
    1ac2:	f043 0180 	orr.w	r1, r3, #128	; 0x80
    1ac6:	6011      	str	r1, [r2, #0]
    1ac8:	4770      	bx	lr
    1aca:	bf00      	nop
    1acc:	4000400c 	.word	0x4000400c

00001ad0 <am_hal_rtc_osc_disable>:
am_hal_rtc_osc_disable(void)
{
    //
    // Stop the RTC Oscillator.
    //
    AM_REG(RTC, RTCCTL) |= AM_REG_RTC_RTCCTL_RSTOP(1);
    1ad0:	4a02      	ldr	r2, [pc, #8]	; (1adc <am_hal_rtc_osc_disable+0xc>)
    1ad2:	6813      	ldr	r3, [r2, #0]
    1ad4:	f043 0010 	orr.w	r0, r3, #16
    1ad8:	6010      	str	r0, [r2, #0]
    1ada:	4770      	bx	lr
    1adc:	40004050 	.word	0x40004050

00001ae0 <am_hal_sysctrl_sleep>:
//! @return None.
//
//*****************************************************************************
void
am_hal_sysctrl_sleep(bool bSleepDeep)
{
    1ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ae2:	b083      	sub	sp, #12
    1ae4:	4605      	mov	r5, r0
    volatile uint32_t ui32BuckTimer;

    //
    // Disable interrupts and save the previous interrupt state.
    //
    ui32Critical = am_hal_interrupt_master_disable();
    1ae6:	f7ff fde5 	bl	16b4 <am_hal_interrupt_master_disable>
        (AM_BFM(MCUCTRL, TPIUCTRL, ENABLE) == AM_REG_MCUCTRL_TPIUCTRL_ENABLE_DIS))
    {
        //
        // Prepare the core for deepsleep (write 1 to the DEEPSLEEP bit).
        //
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    1aea:	4a41      	ldr	r2, [pc, #260]	; (1bf0 <am_hal_sysctrl_sleep+0x110>)
    volatile uint32_t ui32BuckTimer;

    //
    // Disable interrupts and save the previous interrupt state.
    //
    ui32Critical = am_hal_interrupt_master_disable();
    1aec:	4604      	mov	r4, r0

    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ((bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP) &&
    1aee:	b11d      	cbz	r5, 1af8 <am_hal_sysctrl_sleep+0x18>
        (AM_BFM(MCUCTRL, TPIUCTRL, ENABLE) == AM_REG_MCUCTRL_TPIUCTRL_ENABLE_DIS))
    1af0:	4b40      	ldr	r3, [pc, #256]	; (1bf4 <am_hal_sysctrl_sleep+0x114>)
    1af2:	6818      	ldr	r0, [r3, #0]

    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ((bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP) &&
    1af4:	07c3      	lsls	r3, r0, #31
    1af6:	d509      	bpl.n	1b0c <am_hal_sysctrl_sleep+0x2c>
    else
    {
        //
        // Prepare the core for normal sleep (write 0 to the DEEPSLEEP bit).
        //
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 0);
    1af8:	6811      	ldr	r1, [r2, #0]
    1afa:	f021 0604 	bic.w	r6, r1, #4
    1afe:	6016      	str	r6, [r2, #0]

        //
        // Go to sleep.
        //
        AM_ASM_WFI;
    1b00:	bf30      	wfi
    }

    //
    // Restore the interrupt state.
    //
    am_hal_interrupt_master_set(ui32Critical);
    1b02:	4620      	mov	r0, r4
    1b04:	f7ff fdda 	bl	16bc <am_hal_interrupt_master_set>
}
    1b08:	b003      	add	sp, #12
    1b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        (AM_BFM(MCUCTRL, TPIUCTRL, ENABLE) == AM_REG_MCUCTRL_TPIUCTRL_ENABLE_DIS))
    {
        //
        // Prepare the core for deepsleep (write 1 to the DEEPSLEEP bit).
        //
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    1b0c:	6813      	ldr	r3, [r2, #0]
    uint32_t ui32SupplySrc;

    //
    // Is this chip rev appropriate to do the workaround?
    //
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1b0e:	493a      	ldr	r1, [pc, #232]	; (1bf8 <am_hal_sysctrl_sleep+0x118>)
                   CHKBUCKZX_REV : 0x0;

    //
    // Has a timer been configured to handle the workaround?
    //
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
    1b10:	4f3a      	ldr	r7, [pc, #232]	; (1bfc <am_hal_sysctrl_sleep+0x11c>)
                    CHKBUCKZX_TIMER : 0x0;

    //
    // Are either or both of the bucks actually enabled?
    //
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);
    1b12:	4d3b      	ldr	r5, [pc, #236]	; (1c00 <am_hal_sysctrl_sleep+0x120>)

    //
    // Finally, if any peripheral is already powered up, we don't need to do the
    //  ZX workaround because in this case the bucks remain in active mode.
    //
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);
    1b14:	483b      	ldr	r0, [pc, #236]	; (1c04 <am_hal_sysctrl_sleep+0x124>)
        (AM_BFM(MCUCTRL, TPIUCTRL, ENABLE) == AM_REG_MCUCTRL_TPIUCTRL_ENABLE_DIS))
    {
        //
        // Prepare the core for deepsleep (write 1 to the DEEPSLEEP bit).
        //
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    1b16:	f043 0604 	orr.w	r6, r3, #4
    1b1a:	6016      	str	r6, [r2, #0]
    uint32_t ui32SupplySrc;

    //
    // Is this chip rev appropriate to do the workaround?
    //
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1b1c:	6809      	ldr	r1, [r1, #0]
                   CHKBUCKZX_REV : 0x0;

    //
    // Has a timer been configured to handle the workaround?
    //
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
    1b1e:	683b      	ldr	r3, [r7, #0]
                    CHKBUCKZX_TIMER : 0x0;

    //
    // Are either or both of the bucks actually enabled?
    //
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);
    1b20:	682a      	ldr	r2, [r5, #0]

    //
    // Finally, if any peripheral is already powered up, we don't need to do the
    //  ZX workaround because in this case the bucks remain in active mode.
    //
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);
    1b22:	6800      	ldr	r0, [r0, #0]
    uint32_t ui32SupplySrc;

    //
    // Is this chip rev appropriate to do the workaround?
    //
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1b24:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
    1b28:	2920      	cmp	r1, #32

    //
    // Has a timer been configured to handle the workaround?
    //
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
                    CHKBUCKZX_TIMER : 0x0;
    1b2a:	f103 36ff 	add.w	r6, r3, #4294967295
    uint32_t ui32SupplySrc;

    //
    // Is this chip rev appropriate to do the workaround?
    //
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1b2e:	bf14      	ite	ne
    1b30:	2500      	movne	r5, #0
    1b32:	2502      	moveq	r5, #2

    //
    // Has a timer been configured to handle the workaround?
    //
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
                    CHKBUCKZX_TIMER : 0x0;
    1b34:	2e03      	cmp	r6, #3
    1b36:	bf8c      	ite	hi
    1b38:	2100      	movhi	r1, #0
    1b3a:	2104      	movls	r1, #4
    //
    // Are either or both of the bucks actually enabled?
    //
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);

    g_buckZX_chk |= (ui32SupplySrc &
    1b3c:	f012 0303 	ands.w	r3, r2, #3
    1b40:	bf18      	it	ne
    1b42:	2301      	movne	r3, #1
    // Finally, if any peripheral is already powered up, we don't need to do the
    //  ZX workaround because in this case the bucks remain in active mode.
    //
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);

    g_buckZX_chk |= ( ui32SupplySrc &
    1b44:	f240 56ff 	movw	r6, #1535	; 0x5ff
    //
    // Are either or both of the bucks actually enabled?
    //
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);

    g_buckZX_chk |= (ui32SupplySrc &
    1b48:	432b      	orrs	r3, r5
    // Finally, if any peripheral is already powered up, we don't need to do the
    //  ZX workaround because in this case the bucks remain in active mode.
    //
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);

    g_buckZX_chk |= ( ui32SupplySrc &
    1b4a:	4006      	ands	r6, r0
    //
    // Are either or both of the bucks actually enabled?
    //
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);

    g_buckZX_chk |= (ui32SupplySrc &
    1b4c:	ea43 0501 	orr.w	r5, r3, r1
    // Finally, if any peripheral is already powered up, we don't need to do the
    //  ZX workaround because in this case the bucks remain in active mode.
    //
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);

    g_buckZX_chk |= ( ui32SupplySrc &
    1b50:	b91e      	cbnz	r6, 1b5a <am_hal_sysctrl_sleep+0x7a>
    1b52:	f045 0508 	orr.w	r5, r5, #8
        //
        // Check if special buck handling is needed
        //
        bBuckZX_chk = buckZX_chk();

        if ( bBuckZX_chk )
    1b56:	2d0f      	cmp	r5, #15
    1b58:	d00a      	beq.n	1b70 <am_hal_sysctrl_sleep+0x90>
        }

        //
        // Execute the sleep instruction.
        //
        AM_ASM_WFI;
    1b5a:	bf30      	wfi

        //
        // Return from sleep
        //
        if ( bBuckZX_chk )
    1b5c:	2d0f      	cmp	r5, #15
    1b5e:	d01a      	beq.n	1b96 <am_hal_sysctrl_sleep+0xb6>
        else
        {
            //
            // Since we're not doing anything, we're done, so set the done flag.
            //
            g_bBuckRestoreComplete = true;
    1b60:	4f29      	ldr	r7, [pc, #164]	; (1c08 <am_hal_sysctrl_sleep+0x128>)
    1b62:	2101      	movs	r1, #1
    }

    //
    // Restore the interrupt state.
    //
    am_hal_interrupt_master_set(ui32Critical);
    1b64:	4620      	mov	r0, r4
        else
        {
            //
            // Since we're not doing anything, we're done, so set the done flag.
            //
            g_bBuckRestoreComplete = true;
    1b66:	7039      	strb	r1, [r7, #0]
    }

    //
    // Restore the interrupt state.
    //
    am_hal_interrupt_master_set(ui32Critical);
    1b68:	f7ff fda8 	bl	16bc <am_hal_interrupt_master_set>
}
    1b6c:	b003      	add	sp, #12
    1b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        //
        bBuckZX_chk = buckZX_chk();

        if ( bBuckZX_chk )
        {
            ui32BuckTimer = g_ui32BuckTimer - 1;
    1b70:	683a      	ldr	r2, [r7, #0]
    1b72:	1e50      	subs	r0, r2, #1
    1b74:	9000      	str	r0, [sp, #0]
            //
            // Before going to sleep, clear the buck timers.
            // This will also handle the case where we're going back to
            // sleep before the buck sequence has even completed.
            //
            am_hal_ctimer_clear(ui32BuckTimer, AM_HAL_CTIMER_BOTH);
    1b76:	9800      	ldr	r0, [sp, #0]
    1b78:	f04f 31ff 	mov.w	r1, #4294967295
    1b7c:	f7ff fcf8 	bl	1570 <am_hal_ctimer_clear>

            //
            // Set CMPR0 of both timerA and timerB to the period value
            //
            #define     TIMER_PERIOD_BUCKS  1
            am_hal_ctimer_period_set(ui32BuckTimer,
    1b80:	9800      	ldr	r0, [sp, #0]
    1b82:	4633      	mov	r3, r6
    1b84:	f04f 1201 	mov.w	r2, #65537	; 0x10001
    1b88:	f04f 31ff 	mov.w	r1, #4294967295
    1b8c:	f7ff fd04 	bl	1598 <am_hal_ctimer_period_set>
                                     0);

            //
            // Disable bucks before going to sleep.
            //
            am_hal_pwrctrl_bucks_disable();
    1b90:	f7ff ff52 	bl	1a38 <am_hal_pwrctrl_bucks_disable>
    1b94:	e7e1      	b.n	1b5a <am_hal_sysctrl_sleep+0x7a>
    bool bDoRestore = false;

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1b96:	f3ef 8310 	mrs	r3, PRIMASK
    1b9a:	9301      	str	r3, [sp, #4]
    1b9c:	b672      	cpsid	i

    //
    // Get the current zero cross trim values.
    //
    ui32SaveCore = AM_BFR(MCUCTRL, BUCK3, COREBUCKZXTRIM);
    1b9e:	4e1b      	ldr	r6, [pc, #108]	; (1c0c <am_hal_sysctrl_sleep+0x12c>)
    1ba0:	6832      	ldr	r2, [r6, #0]
    ui32SaveMem  = AM_BFR(MCUCTRL, BUCK3, MEMBUCKZXTRIM);
    1ba2:	6832      	ldr	r2, [r6, #0]
    //
    if ( bDoRestore )
    {
        if ( ui32Flags & SETBUCKZX_RESTORE_CORE_ONLY )
        {
            AM_BFW(MCUCTRL, BUCK3, COREBUCKZXTRIM, ui32NewCore);
    1ba4:	6835      	ldr	r5, [r6, #0]
    1ba6:	f025 0c3c 	bic.w	ip, r5, #60	; 0x3c
    1baa:	f04c 021c 	orr.w	r2, ip, #28
    1bae:	6032      	str	r2, [r6, #0]
        }

        if ( ui32Flags & SETBUCKZX_RESTORE_MEM_ONLY )
        {
            AM_BFW(MCUCTRL, BUCK3, MEMBUCKZXTRIM,  ui32NewMem);
    1bb0:	6830      	ldr	r0, [r6, #0]
    1bb2:	f420 31f0 	bic.w	r1, r0, #122880	; 0x1e000
    1bb6:	f441 4360 	orr.w	r3, r1, #57344	; 0xe000
    1bba:	6033      	str	r3, [r6, #0]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1bbc:	9e01      	ldr	r6, [sp, #4]
    1bbe:	f386 8810 	msr	PRIMASK, r6
                      SETBUCKZX_RESTORE_BOTH );

            //
            // Delay for 2us before enabling bucks.
            //
            am_hal_flash_delay( FLASH_CYCLES_US(2) );
    1bc2:	201c      	movs	r0, #28
    1bc4:	f7ff fd44 	bl	1650 <am_hal_flash_delay>

            //
            // Turn on the bucks
            //
            am_hal_pwrctrl_bucks_enable();
    1bc8:	f7ff ff1a 	bl	1a00 <am_hal_pwrctrl_bucks_enable>

            //
            // Get the actual timer number
            //
            ui32BuckTimer = g_ui32BuckTimer - 1;
    1bcc:	683f      	ldr	r7, [r7, #0]
            g_bBuckRestoreComplete = false;

            //
            // Initialize the input flags
            //
            g_ui32BuckInputs = 0;
    1bce:	4910      	ldr	r1, [pc, #64]	; (1c10 <am_hal_sysctrl_sleep+0x130>)
            ui32BuckTimer = g_ui32BuckTimer - 1;

            //
            // Initialize the complete flag
            //
            g_bBuckRestoreComplete = false;
    1bd0:	4d0d      	ldr	r5, [pc, #52]	; (1c08 <am_hal_sysctrl_sleep+0x128>)
    1bd2:	2200      	movs	r2, #0
            am_hal_pwrctrl_bucks_enable();

            //
            // Get the actual timer number
            //
            ui32BuckTimer = g_ui32BuckTimer - 1;
    1bd4:	1e7b      	subs	r3, r7, #1
            g_ui32BuckInputs = 0;

            //
            // Delay for 5us to make sure we're receiving clean buck signals.
            //
            am_hal_flash_delay( FLASH_CYCLES_US(5) );
    1bd6:	204c      	movs	r0, #76	; 0x4c
            am_hal_pwrctrl_bucks_enable();

            //
            // Get the actual timer number
            //
            ui32BuckTimer = g_ui32BuckTimer - 1;
    1bd8:	9300      	str	r3, [sp, #0]

            //
            // Initialize the complete flag
            //
            g_bBuckRestoreComplete = false;
    1bda:	702a      	strb	r2, [r5, #0]

            //
            // Initialize the input flags
            //
            g_ui32BuckInputs = 0;
    1bdc:	600a      	str	r2, [r1, #0]

            //
            // Delay for 5us to make sure we're receiving clean buck signals.
            //
            am_hal_flash_delay( FLASH_CYCLES_US(5) );
    1bde:	f7ff fd37 	bl	1650 <am_hal_flash_delay>

            //
            // Start timers (set the enable bit, clear the clear bit)
            //
            am_hal_ctimer_start(ui32BuckTimer, AM_HAL_CTIMER_BOTH);
    1be2:	9800      	ldr	r0, [sp, #0]
    1be4:	f04f 31ff 	mov.w	r1, #4294967295
    1be8:	f7ff fca8 	bl	153c <am_hal_ctimer_start>
    1bec:	e789      	b.n	1b02 <am_hal_sysctrl_sleep+0x22>
    1bee:	bf00      	nop
    1bf0:	e000ed10 	.word	0xe000ed10
    1bf4:	40020250 	.word	0x40020250
    1bf8:	4002000c 	.word	0x4002000c
    1bfc:	10001164 	.word	0x10001164
    1c00:	40021000 	.word	0x40021000
    1c04:	40021008 	.word	0x40021008
    1c08:	1000115c 	.word	0x1000115c
    1c0c:	40020068 	.word	0x40020068
    1c10:	10001160 	.word	0x10001160

00001c14 <am_hal_tpiu_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_tpiu_enable(am_hal_tpiu_config_t *psConfig)
{
    1c14:	b538      	push	{r3, r4, r5, lr}
    ui32ITMbitrate = psConfig->ui32SetItmBaud;

    //
    // TPIU formatter & flush control register.
    //
    AM_REG(TPIU, FFCR) = 0;
    1c16:	4a22      	ldr	r2, [pc, #136]	; (1ca0 <am_hal_tpiu_enable+0x8c>)
void
am_hal_tpiu_enable(am_hal_tpiu_config_t *psConfig)
{
    uint32_t ui32HFRC, ui32SWOscaler, ui32ITMbitrate;

    ui32ITMbitrate = psConfig->ui32SetItmBaud;
    1c18:	6803      	ldr	r3, [r0, #0]

    //
    // TPIU formatter & flush control register.
    //
    AM_REG(TPIU, FFCR) = 0;
    1c1a:	2100      	movs	r1, #0
    1c1c:	6011      	str	r1, [r2, #0]

    if ( ui32ITMbitrate )
    1c1e:	b333      	cbz	r3, 1c6e <am_hal_tpiu_enable+0x5a>
    {
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        //
        AM_REG(TPIU, CSPSR) = AM_REG_TPIU_CSPSR_CWIDTH_1BIT;
    1c20:	4d20      	ldr	r5, [pc, #128]	; (1ca4 <am_hal_tpiu_enable+0x90>)

        //
        // Use some default assumptions to set the ITM frequency.
        //
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    1c22:	4921      	ldr	r1, [pc, #132]	; (1ca8 <am_hal_tpiu_enable+0x94>)
             (ui32ITMbitrate > AM_HAL_TPIU_BAUD_2M ) )
        {
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    1c24:	4a21      	ldr	r2, [pc, #132]	; (1cac <am_hal_tpiu_enable+0x98>)
    if ( ui32ITMbitrate )
    {
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        //
        AM_REG(TPIU, CSPSR) = AM_REG_TPIU_CSPSR_CWIDTH_1BIT;
    1c26:	2401      	movs	r4, #1

        //
        // Use some default assumptions to set the ITM frequency.
        //
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    1c28:	f5a3 4c61 	sub.w	ip, r3, #57600	; 0xe100
    if ( ui32ITMbitrate )
    {
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        //
        AM_REG(TPIU, CSPSR) = AM_REG_TPIU_CSPSR_CWIDTH_1BIT;
    1c2c:	602c      	str	r4, [r5, #0]
        // Use some default assumptions to set the ITM frequency.
        //
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
             (ui32ITMbitrate > AM_HAL_TPIU_BAUD_2M ) )
        {
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    1c2e:	458c      	cmp	ip, r1
    1c30:	bf94      	ite	ls
    1c32:	461d      	movls	r5, r3
    1c34:	4615      	movhi	r5, r2
        }

        //
        // Get the current HFRC frequency.
        //
        ui32HFRC = am_hal_clkgen_sysclk_get();
    1c36:	f7ff fbeb 	bl	1410 <am_hal_clkgen_sysclk_get>

        //
        // Compute the SWO scaler value.
        //
        if ( ui32HFRC != 0xFFFFFFFF )
    1c3a:	1c43      	adds	r3, r0, #1
    1c3c:	d02e      	beq.n	1c9c <am_hal_tpiu_enable+0x88>
    1c3e:	08c3      	lsrs	r3, r0, #3
    1c40:	fbb3 fef5 	udiv	lr, r3, r5
    1c44:	f10e 31ff 	add.w	r1, lr, #4294967295
    1c48:	b288      	uxth	r0, r1
        }

        //
        // Set the scaler value.
        //
        AM_REG(TPIU, ACPR) = AM_REG_TPIU_ACPR_SWOSCALER(ui32SWOscaler);
    1c4a:	4a19      	ldr	r2, [pc, #100]	; (1cb0 <am_hal_tpiu_enable+0x9c>)

        //
        // Set for UART mode
        //
        AM_REG(TPIU, SPPR) = AM_REG_TPIU_SPPR_TXMODE_UART;
    1c4c:	4c19      	ldr	r4, [pc, #100]	; (1cb4 <am_hal_tpiu_enable+0xa0>)

        //
        // Enable the TPIU clock source in MCU control.
        // Set TPIU clock for HFRC/8 (6 or 3 MHz) operation.
        //
        AM_REGn(MCUCTRL, 0, TPIUCTRL) =
    1c4e:	4b1a      	ldr	r3, [pc, #104]	; (1cb8 <am_hal_tpiu_enable+0xa4>)

        //
        // Make sure we are not in test mode (important for proper deep sleep
        // operation).
        //
        AM_REG(TPIU, ITCTRL) = AM_REG_TPIU_ITCTRL_MODE_NORMAL;
    1c50:	491a      	ldr	r1, [pc, #104]	; (1cbc <am_hal_tpiu_enable+0xa8>)
        }

        //
        // Set the scaler value.
        //
        AM_REG(TPIU, ACPR) = AM_REG_TPIU_ACPR_SWOSCALER(ui32SWOscaler);
    1c52:	6010      	str	r0, [r2, #0]

        //
        // Set for UART mode
        //
        AM_REG(TPIU, SPPR) = AM_REG_TPIU_SPPR_TXMODE_UART;
    1c54:	2502      	movs	r5, #2

        //
        // Make sure we are not in test mode (important for proper deep sleep
        // operation).
        //
        AM_REG(TPIU, ITCTRL) = AM_REG_TPIU_ITCTRL_MODE_NORMAL;
    1c56:	2000      	movs	r0, #0

        //
        // Enable the TPIU clock source in MCU control.
        // Set TPIU clock for HFRC/8 (6 or 3 MHz) operation.
        //
        AM_REGn(MCUCTRL, 0, TPIUCTRL) =
    1c58:	f240 2201 	movw	r2, #513	; 0x201
        AM_REG(TPIU, ACPR) = AM_REG_TPIU_ACPR_SWOSCALER(ui32SWOscaler);

        //
        // Set for UART mode
        //
        AM_REG(TPIU, SPPR) = AM_REG_TPIU_SPPR_TXMODE_UART;
    1c5c:	6025      	str	r5, [r4, #0]

        //
        // Make sure we are not in test mode (important for proper deep sleep
        // operation).
        //
        AM_REG(TPIU, ITCTRL) = AM_REG_TPIU_ITCTRL_MODE_NORMAL;
    1c5e:	6008      	str	r0, [r1, #0]

        //
        // Enable the TPIU clock source in MCU control.
        // Set TPIU clock for HFRC/8 (6 or 3 MHz) operation.
        //
        AM_REGn(MCUCTRL, 0, TPIUCTRL) =
    1c60:	601a      	str	r2, [r3, #0]
    }

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    1c62:	f44f 7047 	mov.w	r0, #796	; 0x31c
}
    1c66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    }

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    1c6a:	f7ff bcf1 	b.w	1650 <am_hal_flash_delay>
        //

        //
        // Set the Asynchronous Clock Prescaler Register.
        //
        AM_REG(TPIU, ACPR) = psConfig->ui32ClockPrescaler;
    1c6e:	4c10      	ldr	r4, [pc, #64]	; (1cb0 <am_hal_tpiu_enable+0x9c>)
    1c70:	6905      	ldr	r5, [r0, #16]
    1c72:	6025      	str	r5, [r4, #0]

        //
        // Set the Selected Pin Protocol Register.
        //  e.g. AM_REG_TPIU_SPPR_TXMODE_UART
        //
        AM_REG(TPIU, SPPR) = psConfig->ui32PinProtocol;
    1c74:	6882      	ldr	r2, [r0, #8]
    1c76:	f8c4 20e0 	str.w	r2, [r4, #224]	; 0xe0
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        // This may be redundant if the user has selected a serial protocol,
        // but we'll set it anyway.
        //
        AM_REG(TPIU, CSPSR) = (1 << (psConfig->ui32ParallelPortSize - 1));
    1c7a:	68c3      	ldr	r3, [r0, #12]
    1c7c:	4c09      	ldr	r4, [pc, #36]	; (1ca4 <am_hal_tpiu_enable+0x90>)

        //
        // Set the clock freq in the MCUCTRL register.
        //
        AM_REG(MCUCTRL, TPIUCTRL) |= psConfig->ui32TraceClkIn;
    1c7e:	490e      	ldr	r1, [pc, #56]	; (1cb8 <am_hal_tpiu_enable+0xa4>)
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        // This may be redundant if the user has selected a serial protocol,
        // but we'll set it anyway.
        //
        AM_REG(TPIU, CSPSR) = (1 << (psConfig->ui32ParallelPortSize - 1));
    1c80:	1e5d      	subs	r5, r3, #1
    1c82:	2201      	movs	r2, #1
    1c84:	40aa      	lsls	r2, r5
    1c86:	6022      	str	r2, [r4, #0]

        //
        // Set the clock freq in the MCUCTRL register.
        //
        AM_REG(MCUCTRL, TPIUCTRL) |= psConfig->ui32TraceClkIn;
    1c88:	680b      	ldr	r3, [r1, #0]
    1c8a:	6840      	ldr	r0, [r0, #4]
    1c8c:	4318      	orrs	r0, r3
    1c8e:	6008      	str	r0, [r1, #0]

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
}
    1c90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    }

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    1c94:	f44f 7047 	mov.w	r0, #796	; 0x31c
    1c98:	f7ff bcda 	b.w	1650 <am_hal_flash_delay>
    1c9c:	2005      	movs	r0, #5
    1c9e:	e7d4      	b.n	1c4a <am_hal_tpiu_enable+0x36>
    1ca0:	e0040304 	.word	0xe0040304
    1ca4:	e0040004 	.word	0xe0040004
    1ca8:	001da380 	.word	0x001da380
    1cac:	000f4240 	.word	0x000f4240
    1cb0:	e0040010 	.word	0xe0040010
    1cb4:	e00400f0 	.word	0xe00400f0
    1cb8:	40020250 	.word	0x40020250
    1cbc:	e0040f00 	.word	0xe0040f00

00001cc0 <am_hal_tpiu_disable>:
am_hal_tpiu_disable(void)
{
    //
    // Disable the TPIU clock source in MCU control.
    //
    AM_REG(MCUCTRL, TPIUCTRL) = AM_REG_MCUCTRL_TPIUCTRL_CLKSEL_0MHz |
    1cc0:	4b01      	ldr	r3, [pc, #4]	; (1cc8 <am_hal_tpiu_disable+0x8>)
    1cc2:	2200      	movs	r2, #0
    1cc4:	601a      	str	r2, [r3, #0]
    1cc6:	4770      	bx	lr
    1cc8:	40020250 	.word	0x40020250

00001ccc <am_hal_vcomp_disable>:
//
//*****************************************************************************
void
am_hal_vcomp_disable(void)
{
    AM_REG(VCOMP, PWDKEY) = AM_REG_VCOMP_PWDKEY_KEYVAL;
    1ccc:	4b01      	ldr	r3, [pc, #4]	; (1cd4 <am_hal_vcomp_disable+0x8>)
    1cce:	2237      	movs	r2, #55	; 0x37
    1cd0:	601a      	str	r2, [r3, #0]
    1cd2:	4770      	bx	lr
    1cd4:	4000c008 	.word	0x4000c008
    1cd8:	204d5750 	.word	0x204d5750
    1cdc:	6d617845 	.word	0x6d617845
    1ce0:	0a656c70 	.word	0x0a656c70
    1ce4:	0000000a 	.word	0x0000000a
    1ce8:	0a0a0a0a 	.word	0x0a0a0a0a
    1cec:	0a0a0a0a 	.word	0x0a0a0a0a
    1cf0:	0a0a0a0a 	.word	0x0a0a0a0a
    1cf4:	0a0a0a0a 	.word	0x0a0a0a0a
    1cf8:	00000a0a 	.word	0x00000a0a

00001cfc <g_pui32Brightness>:
    1cfc:	00000001 00000001 00000001 00000002     ................
    1d0c:	00000003 00000004 00000006 00000008     ................
    1d1c:	0000000a 0000000c 0000000e 00000011     ................
    1d2c:	00000014 00000017 00000019 0000001c     ................
    1d3c:	0000001f 00000023 00000026 00000028     ....#...&...(...
    1d4c:	0000002b 0000002e 00000031 00000033     +.......1...3...
    1d5c:	00000035 00000037 00000039 0000003b     5...7...9...;...
    1d6c:	0000003c 0000003d 0000003e 0000003e     <...=...>...>...
    1d7c:	0000003f 0000003e 0000003e 0000003d     ?...>...>...=...
    1d8c:	0000003c 0000003b 00000039 00000037     <...;...9...7...
    1d9c:	00000035 00000033 00000031 0000002e     5...3...1.......
    1dac:	0000002b 00000028 00000026 00000023     +...(...&...#...
    1dbc:	00000020 0000001c 00000019 00000017      ...............
    1dcc:	00000014 00000011 0000000e 0000000c     ................
    1ddc:	0000000a 00000008 00000006 00000004     ................
    1dec:	00000003 00000002 00000001 00000001     ................

00001dfc <am_hal_cachectrl_defaults>:
    1dfc:	50000001 00010300 00010101 685f6d61     ...P........am_h
    1e0c:	635f6c61 65676b6c 79735f6e 6b6c6373     al_clkgen_sysclk
    1e1c:	6c65735f 28746365 69203a29 6c61766e     _select(): inval
    1e2c:	63206469 6b636f6c 74657320 676e6974     id clock setting
    1e3c:	0000002e 2e5c2e2e 6d615c2e 6c61685f     ......\..\am_hal
    1e4c:	6b6c635f 2e6e6567 00000063              _clkgen.c...
