{"vcs1":{"timestamp_begin":1682328835.238032264, "rt":0.79, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682328836.066147842, "rt":1.43, "ut":0.20, "st":0.28}}
{"link":{"timestamp_begin":1682328837.517563428, "rt":1.79, "ut":0.07, "st":1.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682328834.938786093}
{"VCS_COMP_START_TIME": 1682328834.938786093}
{"VCS_COMP_END_TIME": 1682328840.011985050}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339932}}
{"stitch_vcselab": {"peak_mem": 238988}}
