$date
	Fri Mar 07 14:01:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_adder_32bit $end
$var wire 32 ! Y [31:0] $end
$var wire 1 " Overflow $end
$var wire 1 # Cout $end
$var reg 32 $ A [31:0] $end
$var reg 32 % B [31:0] $end
$var reg 1 & Cin $end
$scope module uut $end
$var wire 32 ' A [31:0] $end
$var wire 32 ( B [31:0] $end
$var wire 1 & Cin $end
$var wire 1 " Overflow $end
$var wire 32 ) Y [31:0] $end
$var wire 1 # Cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111100011011 )
b11010 (
b11111111111111111111111100000001 '
0&
b11010 %
b11111111111111111111111100000001 $
0#
0"
b11111111111111111111111100011011 !
$end
#10
b10011001100110011001100110011010 !
b10011001100110011001100110011010 )
1&
b10000111011001010100001100100001 %
b10000111011001010100001100100001 (
b10010001101000101011001111000 $
b10010001101000101011001111000 '
#20
b11111111111111111111111111111111 !
b11111111111111111111111111111111 )
0&
b1010101010101010101010101010101 %
b1010101010101010101010101010101 (
b10101010101010101010101010101010 $
b10101010101010101010101010101010 '
#30
1"
b10000000000000000000000000000001 !
b10000000000000000000000000000001 )
1&
b1 %
b1 (
b1111111111111111111111111111111 $
b1111111111111111111111111111111 '
#40
1"
1#
b0 !
b0 )
0&
b10000000000000000000000000000000 %
b10000000000000000000000000000000 (
b10000000000000000000000000000000 $
b10000000000000000000000000000000 '
#50
