=====
SETUP
-3.071
10.382
7.311
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s13
7.338
8.370
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13
9.350
10.382
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
10.382
=====
SETUP
-2.371
9.682
7.311
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.812
8.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12
8.860
9.682
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
9.682
=====
SETUP
-2.273
9.585
7.311
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
7.327
7.953
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12
8.763
9.585
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
9.585
=====
SETUP
-1.794
9.462
7.668
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
7.658
8.719
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
9.462
=====
SETUP
-1.794
9.462
7.668
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
7.658
8.719
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
9.462
=====
SETUP
-1.389
9.057
7.668
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
7.658
8.719
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
9.057
=====
SETUP
-0.008
12.308
12.300
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.812
8.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.160
11.221
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
12.308
=====
SETUP
-0.008
12.308
12.300
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.812
8.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.160
11.221
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
12.308
=====
SETUP
-0.008
12.308
12.300
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.812
8.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.160
11.221
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1
12.308
=====
SETUP
0.079
11.864
11.943
xtal_clk_ibuf
5.000
5.984
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
7.711
8.170
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.156
10.255
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1
10.765
11.864
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
11.864
=====
SETUP
0.079
11.864
11.943
xtal_clk_ibuf
5.000
5.984
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
7.711
8.170
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.156
10.255
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1
10.765
11.864
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
11.864
=====
SETUP
0.079
11.864
11.943
xtal_clk_ibuf
5.000
5.984
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
7.711
8.170
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.156
10.255
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n475_s1
10.765
11.864
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_4_s0
11.864
=====
SETUP
0.289
12.011
12.300
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.812
8.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.160
11.221
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
12.011
=====
SETUP
0.367
11.933
12.300
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.812
8.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.160
11.221
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
11.933
=====
SETUP
0.371
11.929
12.300
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.812
8.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3
10.160
11.221
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
11.929
=====
SETUP
0.573
11.370
11.943
xtal_clk_ibuf
5.000
5.984
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
7.711
8.170
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.156
10.255
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s1
10.271
11.370
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
11.370
=====
SETUP
1.153
10.790
11.943
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.812
8.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1
10.164
10.790
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
10.790
=====
SETUP
0.586
6.725
7.311
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.227
4.326
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.343
5.165
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n150_s0
5.693
6.725
my_cm3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3
6.725
=====
SETUP
0.586
6.725
7.311
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.227
4.326
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.343
5.165
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n149_s0
5.693
6.725
my_cm3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3
6.725
=====
SETUP
0.586
6.725
7.311
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.227
4.326
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.343
5.165
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n148_s0
5.693
6.725
my_cm3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3
6.725
=====
SETUP
0.586
6.725
7.311
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.227
4.326
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.343
5.165
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n147_s0
5.693
6.725
my_cm3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3
6.725
=====
SETUP
0.586
6.725
7.311
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.227
4.326
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.343
5.165
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n146_s0
5.693
6.725
my_cm3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3
6.725
=====
SETUP
0.586
6.725
7.311
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n95_s1
3.227
4.326
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n77_s1
4.343
5.165
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n145_s0
5.693
6.725
my_cm3/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
6.725
=====
SETUP
1.253
10.690
11.943
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
8.147
9.246
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1
10.690
=====
SETUP
1.253
10.690
11.943
xtal_clk_ibuf
0.000
0.982
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
2.343
2.801
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
4.428
5.054
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
5.864
6.490
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
8.147
9.246
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1
10.690
=====
HOLD
0.708
2.518
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7
2.146
2.518
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
2.518
=====
HOLD
0.708
2.518
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s1
2.146
2.518
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
2.518
=====
HOLD
0.708
2.518
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n214_s1
2.146
2.518
my_cm3/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
2.518
=====
HOLD
0.708
2.518
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n77_s0
2.146
2.518
my_cm3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
2.518
=====
HOLD
0.709
2.520
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1
2.148
2.520
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
2.520
=====
HOLD
0.709
2.520
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s1
2.148
2.520
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
2.520
=====
HOLD
0.709
2.520
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1
2.148
2.520
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
2.520
=====
HOLD
0.709
2.520
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1
2.148
2.520
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
2.520
=====
HOLD
0.710
2.521
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_s3
2.149
2.521
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
2.521
=====
HOLD
0.712
2.523
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s1
2.151
2.523
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
2.523
=====
HOLD
0.871
2.697
1.826
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0
2.697
=====
HOLD
0.871
2.697
1.826
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_2_s0
2.697
=====
HOLD
0.871
2.697
1.826
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_7_s0
2.697
=====
HOLD
0.894
2.705
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1
2.149
2.705
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
2.705
=====
HOLD
0.943
2.754
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_6_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n431_s0
2.382
2.754
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_5_s0
2.754
=====
HOLD
0.943
2.754
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n430_s0
2.382
2.754
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_6_s0
2.754
=====
HOLD
0.949
2.760
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_5_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n432_s0
2.388
2.760
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_4_s0
2.760
=====
HOLD
0.950
2.761
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0
2.761
=====
HOLD
0.973
2.783
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_s0
2.411
2.783
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0
2.783
=====
HOLD
0.981
2.792
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n610_s1
2.420
2.792
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1
2.792
=====
HOLD
0.984
2.795
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_0_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir_s0
2.795
=====
HOLD
0.986
2.796
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_2_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_2_s0
2.796
=====
HOLD
1.061
2.872
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1
2.148
2.872
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
2.872
=====
HOLD
1.061
2.872
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1
2.148
2.872
my_cm3/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
2.872
=====
HOLD
1.061
2.872
1.811
xtal_clk_ibuf
0.000
0.844
my_cm3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
1.811
2.144
my_cm3/Gowin_EMPU_inst/u_flash_wrap/n76_s1
2.148
2.872
my_cm3/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
2.872
