5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt1.6.vcd) 2 -o (null_stmt1.6.cdd) 2 -v (null_stmt1.6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 null_stmt1.6.v 10 32 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 70007 1 0 0 0 1 17 0 1 0 1 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 null_stmt1.6.v 0 18 1
2 2 0 15 50008 1 21004 0 0 1 16 0 0
2 3 1 15 10001 0 1410 0 0 1 1 a
2 4 37 15 10008 1 16 2 3
2 5 1 16 b000b 2 100c 0 0 1 1 b
2 6 27 16 3000b 3 100a 5 0 1 18 0 1 0 0 0 0
2 7 0 17 50008 1 21008 0 0 1 16 1 0
2 8 1 17 10001 0 1410 0 0 1 1 a
2 9 37 17 10008 1 1a 7 8
4 4 15 1 11 6 6 4
4 6 16 3 0 9 0 4
4 9 17 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 null_stmt1.6.v 0 30 1
