-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-005                                 
-- Generated date:              Thu May 05 16:27:26 +0100 2016                      

Solution Settings: FrameBuffer.v1
  Current state: extract
  Project: FrameBuffer
  
  Design Input Files Specified
    $PROJECT_HOME/../../src/Frame_Buffer.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../../src/includes/definitions.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /FrameBuffer/core                      12 2621444          3      2621441  0          
    Design Total:                          12 2621444          3      2621441  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(11,0,4,0,12)                        12.259     12.259 1.382          1           1 
    mgc_add(21,0,1,1,21)                        22.000     22.000 2.038          1           1 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           3 
    mgc_and(4,2)                                 2.919      2.919 0.263          0           1 
    mgc_mux(21,1,2)                             19.308     19.308 0.369          0           2 
    mgc_mux(4,1,2)                               3.678      3.678 0.369          1           0 
    mgc_mux1hot(4,3)                             8.758      8.758 0.773          0           1 
    mgc_nand(1,2)                                0.730      0.730 0.268          0           1 
    mgc_nor(1,2)                                 0.730      0.730 0.263          0           1 
    mgc_nor(1,21)                                6.898      6.898 1.153          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           4 
    mgc_reg_pos(1,0,0,1,1,0,0)                   0.000      0.000 0.000          0           2 
    mgc_reg_pos(21,0,0,1,1,0,0)                  0.000      0.000 0.000          0           2 
    mgc_reg_pos(4,0,0,1,1,0,0)                   0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,11)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(2,10)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(3,4)                             0.000      0.000 0.000          1           1 
    mgc_in_wire(4,1)                             0.000      0.000 0.000          1           1 
    mgc_out_stdreg(5,4)                          0.000      0.000 0.000          1           1 
    [Lib: ram_Altera-Cyclone-III-6_RAMSB]                                                      
    singleport(6,1310720,4,21,0,1,0,0,0,1,       0.000      0.000 0.010          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              95.100     95.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     37.9         133.3            95.1        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             37.9 (100%)  133.3 (100%)     95.1 (100%) 
      MUX:                 3.7  (10%)   85.6  (64%)     47.4  (50%) 
      FUNC:               34.3  (90%)   34.3  (26%)     34.3  (36%) 
      LOGIC:               0.0          13.5  (10%)     13.5  (14%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    data:vinit.ndx.sva                      21                            data:vinit.ndx.sva                                    
    if:acc#1.itm                            21                            if:acc#1.itm                                          
    data:rsc:singleport.data_in.reg          4                            data:rsc:singleport.data_in.reg                       
    out:rsc:mgc_out_stdreg.d                 4                            out:rsc:mgc_out_stdreg.d                              
    if:nor.itm                               1                            if:nor.itm                                            
    io_read(write:rsc.d).svs.st              1                            io_read(write:rsc.d).svs.st                           
                                                                                                                                
    Total:                                  52              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  4.623166
      Slack:      15.376833999999999
      
      Path                                                Startpoint                                                     Endpoint                                       Delay  Slack   
      --------------------------------------------------- -------------------------------------------------------------- ---------------------------------------------- ------ -------
      1                                                   FrameBuffer/data:rsc:singleport                                FrameBuffer:core/reg(out:rsc:mgc_out_stdreg.d) 4.6232 15.3768 
                                                                                                                                                                                       
        Instance                                          Component                                                                                                     Delta  Delay   
        --------                                          ---------                                                                                                     -----  -----   
        FrameBuffer/data:rsc:singleport                   singleport_ram_be_6_1310720_4_21_0_1_0_0_0_1_1_1_0_1310720_4_1                                                3.8500 3.8500  
        FrameBuffer/data:rsc:singleport.data_out                                                                                                                        0.0000 3.8500  
        FrameBuffer:core/data:rsc:singleport.data_out                                                                                                                   0.0000 3.8500  
        FrameBuffer:core/mux1h                            mgc_mux1hot_4_3                                                                                               0.7732 4.6232  
        FrameBuffer:core/mux1h.itm                                                                                                                                      0.0000 4.6232  
        FrameBuffer:core/reg(out:rsc:mgc_out_stdreg.d)    mgc_reg_pos_4_0_0_1_1_0_0                                                                                     0.0000 4.6232  
                                                                                                                                                                                       
      2                                                   FrameBuffer:core/reg(data:vinit.ndx.sva)                       FrameBuffer:core/reg(if:acc#1.itm)             2.0381 17.9619 
                                                                                                                                                                                       
        Instance                                          Component                                                                                                     Delta  Delay   
        --------                                          ---------                                                                                                     -----  -----   
        FrameBuffer:core/reg(data:vinit.ndx.sva)          mgc_reg_pos_21_0_0_1_1_0_0                                                                                    0.0000 0.0000  
        FrameBuffer:core/data:vinit.ndx.sva                                                                                                                             0.0000 0.0000  
        FrameBuffer:core/if:acc#1                         mgc_add_21_0_1_1_21                                                                                           2.0381 2.0381  
        FrameBuffer:core/if:acc#1.itm#2                                                                                                                                 0.0000 2.0381  
        FrameBuffer:core/reg(if:acc#1.itm)                mgc_reg_pos_21_0_0_1_1_0_0                                                                                    0.0000 2.0381  
                                                                                                                                                                                       
      3                                                   FrameBuffer:core/row:rsc:mgc_in_wire.d                         FrameBuffer/data:rsc:singleport                1.7513 18.2487 
                                                                                                                                                                                       
        Instance                                          Component                                                                                                     Delta  Delay   
        --------                                          ---------                                                                                                     -----  -----   
        FrameBuffer:core/row:rsc:mgc_in_wire.d                                                                                                                          0.0000 0.0000  
        FrameBuffer:core/if:acc                           mgc_add_11_0_4_0_12                                                                                           1.3824 1.3824  
        FrameBuffer:core/if:acc.itm                                                                                                                                     0.0000 1.3824  
        FrameBuffer:core/conc                                                                                                                                           0.0000 1.3824  
        FrameBuffer:core/conc.itm                                                                                                                                       0.0000 1.3824  
        FrameBuffer:core/mux#2                            mgc_mux_21_1_2                                                                                                0.3690 1.7513  
        FrameBuffer:core/data:rsc:singleport.addr                                                                                                                       0.0000 1.7513  
        FrameBuffer/data:rsc:singleport.addr                                                                                                                            0.0000 1.7513  
                                                                                                                                                                                       
      4                                                   FrameBuffer:core/col:rsc:mgc_in_wire.d                         FrameBuffer/data:rsc:singleport                1.7513 18.2487 
                                                                                                                                                                                       
        Instance                                          Component                                                                                                     Delta  Delay   
        --------                                          ---------                                                                                                     -----  -----   
        FrameBuffer:core/col:rsc:mgc_in_wire.d                                                                                                                          0.0000 0.0000  
        FrameBuffer:core/slc(col:rsc:mgc_in_wire.d)#1                                                                                                                   0.0000 0.0000  
        FrameBuffer:core/slc(col:rsc:mgc_in_wire.d)#1.itm                                                                                                               0.0000 0.0000  
        FrameBuffer:core/if:acc                           mgc_add_11_0_4_0_12                                                                                           1.3824 1.3824  
        FrameBuffer:core/if:acc.itm                                                                                                                                     0.0000 1.3824  
        FrameBuffer:core/conc                                                                                                                                           0.0000 1.3824  
        FrameBuffer:core/conc.itm                                                                                                                                       0.0000 1.3824  
        FrameBuffer:core/mux#2                            mgc_mux_21_1_2                                                                                                0.3690 1.7513  
        FrameBuffer:core/data:rsc:singleport.addr                                                                                                                       0.0000 1.7513  
        FrameBuffer/data:rsc:singleport.addr                                                                                                                            0.0000 1.7513  
                                                                                                                                                                                       
      5                                                   FrameBuffer:core/reg(data:vinit.ndx.sva)                       FrameBuffer:core/reg(if:nor.itm)               1.1530 18.8470 
                                                                                                                                                                                       
        Instance                                          Component                                                                                                     Delta  Delay   
        --------                                          ---------                                                                                                     -----  -----   
        FrameBuffer:core/reg(data:vinit.ndx.sva)          mgc_reg_pos_21_0_0_1_1_0_0                                                                                    0.0000 0.0000  
        FrameBuffer:core/data:vinit.ndx.sva                                                                                                                             0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)                                                                                                                        0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva).itm                                                                                                                    0.0000 0.0000  
        FrameBuffer:core/if:nor                           mgc_nor_1_21                                                                                                  1.1530 1.1530  
        FrameBuffer:core/if:nor.itm#1                                                                                                                                   0.0000 1.1530  
        FrameBuffer:core/reg(if:nor.itm)                  mgc_reg_pos_1_0_0_1_1_0_0                                                                                     0.0000 1.1530  
                                                                                                                                                                                       
      6                                                   FrameBuffer:core/reg(data:vinit.ndx.sva)                       FrameBuffer:core/reg(if:nor.itm)               1.1530 18.8470 
                                                                                                                                                                                       
        Instance                                          Component                                                                                                     Delta  Delay   
        --------                                          ---------                                                                                                     -----  -----   
        FrameBuffer:core/reg(data:vinit.ndx.sva)          mgc_reg_pos_21_0_0_1_1_0_0                                                                                    0.0000 0.0000  
        FrameBuffer:core/data:vinit.ndx.sva                                                                                                                             0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)#1                                                                                                                      0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)#1.itm                                                                                                                  0.0000 0.0000  
        FrameBuffer:core/if:nor                           mgc_nor_1_21                                                                                                  1.1530 1.1530  
        FrameBuffer:core/if:nor.itm#1                                                                                                                                   0.0000 1.1530  
        FrameBuffer:core/reg(if:nor.itm)                  mgc_reg_pos_1_0_0_1_1_0_0                                                                                     0.0000 1.1530  
                                                                                                                                                                                       
      7                                                   FrameBuffer:core/reg(data:vinit.ndx.sva)                       FrameBuffer:core/reg(if:nor.itm)               1.1530 18.8470 
                                                                                                                                                                                       
        Instance                                          Component                                                                                                     Delta  Delay   
        --------                                          ---------                                                                                                     -----  -----   
        FrameBuffer:core/reg(data:vinit.ndx.sva)          mgc_reg_pos_21_0_0_1_1_0_0                                                                                    0.0000 0.0000  
        FrameBuffer:core/data:vinit.ndx.sva                                                                                                                             0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)#2                                                                                                                      0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)#2.itm                                                                                                                  0.0000 0.0000  
        FrameBuffer:core/if:nor                           mgc_nor_1_21                                                                                                  1.1530 1.1530  
        FrameBuffer:core/if:nor.itm#1                                                                                                                                   0.0000 1.1530  
        FrameBuffer:core/reg(if:nor.itm)                  mgc_reg_pos_1_0_0_1_1_0_0                                                                                     0.0000 1.1530  
                                                                                                                                                                                       
      8                                                   FrameBuffer:core/reg(data:vinit.ndx.sva)                       FrameBuffer:core/reg(if:nor.itm)               1.1530 18.8470 
                                                                                                                                                                                       
        Instance                                          Component                                                                                                     Delta  Delay   
        --------                                          ---------                                                                                                     -----  -----   
        FrameBuffer:core/reg(data:vinit.ndx.sva)          mgc_reg_pos_21_0_0_1_1_0_0                                                                                    0.0000 0.0000  
        FrameBuffer:core/data:vinit.ndx.sva                                                                                                                             0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)#15                                                                                                                     0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)#15.itm                                                                                                                 0.0000 0.0000  
        FrameBuffer:core/if:nor                           mgc_nor_1_21                                                                                                  1.1530 1.1530  
        FrameBuffer:core/if:nor.itm#1                                                                                                                                   0.0000 1.1530  
        FrameBuffer:core/reg(if:nor.itm)                  mgc_reg_pos_1_0_0_1_1_0_0                                                                                     0.0000 1.1530  
                                                                                                                                                                                       
      9                                                   FrameBuffer:core/reg(data:vinit.ndx.sva)                       FrameBuffer:core/reg(if:nor.itm)               1.1530 18.8470 
                                                                                                                                                                                       
        Instance                                          Component                                                                                                     Delta  Delay   
        --------                                          ---------                                                                                                     -----  -----   
        FrameBuffer:core/reg(data:vinit.ndx.sva)          mgc_reg_pos_21_0_0_1_1_0_0                                                                                    0.0000 0.0000  
        FrameBuffer:core/data:vinit.ndx.sva                                                                                                                             0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)#17                                                                                                                     0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)#17.itm                                                                                                                 0.0000 0.0000  
        FrameBuffer:core/if:nor                           mgc_nor_1_21                                                                                                  1.1530 1.1530  
        FrameBuffer:core/if:nor.itm#1                                                                                                                                   0.0000 1.1530  
        FrameBuffer:core/reg(if:nor.itm)                  mgc_reg_pos_1_0_0_1_1_0_0                                                                                     0.0000 1.1530  
                                                                                                                                                                                       
      10                                                  FrameBuffer:core/reg(data:vinit.ndx.sva)                       FrameBuffer:core/reg(if:nor.itm)               1.1530 18.8470 
                                                                                                                                                                                       
        Instance                                          Component                                                                                                     Delta  Delay   
        --------                                          ---------                                                                                                     -----  -----   
        FrameBuffer:core/reg(data:vinit.ndx.sva)          mgc_reg_pos_21_0_0_1_1_0_0                                                                                    0.0000 0.0000  
        FrameBuffer:core/data:vinit.ndx.sva                                                                                                                             0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)#18                                                                                                                     0.0000 0.0000  
        FrameBuffer:core/slc(data:vinit.ndx.sva)#18.itm                                                                                                                 0.0000 0.0000  
        FrameBuffer:core/if:nor                           mgc_nor_1_21                                                                                                  1.1530 1.1530  
        FrameBuffer:core/if:nor.itm#1                                                                                                                                   0.0000 1.1530  
        FrameBuffer:core/reg(if:nor.itm)                  mgc_reg_pos_1_0_0_1_1_0_0                                                                                     0.0000 1.1530  
                                                                                                                                                                                       
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                          Port                      Slack (Delay) Messages 
      ------------------------------------------------- ----------------------- ------- ------- --------
      FrameBuffer:core/reg(data:rsc:singleport.data_in) and#6.rmff              19.7375  0.2625          
      FrameBuffer:core/reg(out:rsc:mgc_out_stdreg.d)    mux1h.itm               15.3768  4.6232          
      FrameBuffer:core/reg(data:vinit.ndx.sva)          mux#4.itm               19.6310  0.3690          
      FrameBuffer:core/reg(if:nor.itm)                  if:nor.itm#1            18.8470  1.1530          
      FrameBuffer:core/reg(if:acc#1.itm)                if:acc#1.itm#2          17.9619  2.0381          
      FrameBuffer:core/reg(io_read(write:rsc.d).svs.st) write:rsc:mgc_in_wire.d 19.4750  0.5250          
      FrameBuffer                                       out:rsc.z               20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   21     1 
    -                   12     1 
    and                          
    -                    2     4 
    mux                          
    -                    1     2 
    mux1h                        
    -                    3     1 
    nand                         
    -                    2     1 
    nor                          
    -                   21     1 
    -                    2     1 
    not                          
    -                    1     4 
    read_port                    
    -                   11     1 
    -                   10     1 
    -                    4     1 
    -                    1     1 
    read_ram                     
    -                    4     1 
    reg                          
    -                   21     2 
    -                    4     2 
    -                    1     2 
    write_port                   
    -                    4     1 
    
  End of Report
