Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Apr 25 13:47:16 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab6pong_timing_summary_routed.rpt -pb lab6pong_timing_summary_routed.pb -rpx lab6pong_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               34          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (80)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: mover_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: spcP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.820        0.000                      0                  182        0.184        0.000                      0                  182        4.020        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              1.820        0.000                      0                  182        0.184        0.000                      0                  182        4.020        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        1.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mover_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 4.391ns (53.633%)  route 3.796ns (46.367%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.607     6.208    count[5]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.086 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.725    count1[9]
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.299     8.024 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.024    pulseGen.count[11]_i_5_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.574 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.574    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.796 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.490     9.286    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.299     9.585 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.585    pulseGen.count[14]_i_5_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.135 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.469 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.846    11.315    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X2Y22          LUT5 (Prop_lut5_I1_O)        0.331    11.646 f  mover_i_6/O
                         net (fo=1, routed)           0.431    12.077    mover_i_6_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.348    12.425 f  mover_i_2/O
                         net (fo=1, routed)           0.783    13.207    mover_i_2_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.124    13.331 r  mover_i_1/O
                         net (fo=1, routed)           0.000    13.331    mover_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  mover_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  mover_reg/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.077    15.151    mover_reg
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 3.915ns (54.731%)  route 3.238ns (45.269%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.607     6.208    count[5]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.086 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.725    count1[9]
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.299     8.024 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.024    pulseGen.count[11]_i_5_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.574 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.574    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.796 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.490     9.286    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.299     9.585 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.585    pulseGen.count[14]_i_5_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.135 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.249    pulseGen.count_reg[18]_i_2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.471 r  pulseGen.count_reg[20]_i_4/O[0]
                         net (fo=2, routed)           0.783    11.254    pulseGen.count_reg[20]_i_4_n_7
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.325    11.579 r  pulseGen.count[19]_i_1/O
                         net (fo=1, routed)           0.718    12.297    pulseGen.count[19]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  pulseGen.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  pulseGen.count_reg[19]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)       -0.327    14.746    pulseGen.count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 3.931ns (55.059%)  route 3.209ns (44.941%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.607     6.208    count[5]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.086 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.725    count1[9]
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.299     8.024 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.024    pulseGen.count[11]_i_5_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.574 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.574    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.796 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.490     9.286    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.299     9.585 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.585    pulseGen.count[14]_i_5_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.135 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.249    pulseGen.count_reg[18]_i_2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.477 r  pulseGen.count_reg[20]_i_4/CO[2]
                         net (fo=21, routed)          0.878    11.355    pulseGen.count_reg[20]_i_4_n_1
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.335    11.690 r  pulseGen.count[13]_i_1/O
                         net (fo=1, routed)           0.594    12.284    pulseGen.count[13]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  pulseGen.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  pulseGen.count_reg[13]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.307    14.777    pulseGen.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 3.935ns (56.736%)  route 3.001ns (43.264%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.607     6.208    count[5]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.086 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.725    count1[9]
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.299     8.024 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.024    pulseGen.count[11]_i_5_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.574 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.574    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.796 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.490     9.286    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.299     9.585 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.585    pulseGen.count[14]_i_5_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.135 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.249    pulseGen.count_reg[18]_i_2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.477 r  pulseGen.count_reg[20]_i_4/CO[2]
                         net (fo=21, routed)          0.639    11.115    pulseGen.count_reg[20]_i_4_n_1
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.339    11.454 r  pulseGen.count[20]_i_2/O
                         net (fo=1, routed)           0.625    12.080    pulseGen.count[20]_i_2_n_0
    SLICE_X3Y22          FDRE                                         r  pulseGen.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  pulseGen.count_reg[20]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)       -0.307    14.764    pulseGen.count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 3.891ns (55.050%)  route 3.177ns (44.950%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.607     6.208    count[5]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.086 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.725    count1[9]
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.299     8.024 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.024    pulseGen.count[11]_i_5_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.574 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.574    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.796 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.490     9.286    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.299     9.585 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.585    pulseGen.count[14]_i_5_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.135 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.469 r  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.846    11.315    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.303    11.618 r  pulseGen.count[16]_i_1/O
                         net (fo=1, routed)           0.595    12.212    pulseGen.count[16]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  pulseGen.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  pulseGen.count_reg[16]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.103    14.981    pulseGen.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 screenInteface/lineCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.698ns (26.410%)  route 4.731ns (73.590%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.631     5.152    screenInteface/CLK
    SLICE_X1Y15          FDRE                                         r  screenInteface/lineCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  screenInteface/lineCnt_reg[4]/Q
                         net (fo=17, routed)          1.031     6.640    screenInteface/lineAux[4]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.764 r  screenInteface/RGB[11]_i_40/O
                         net (fo=1, routed)           0.000     6.764    screenInteface/RGB[11]_i_40_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.314 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     8.191    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     8.309 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     8.996    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     9.322 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     9.788    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     9.912 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.670    11.582    screenInteface/Bint[3]
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515    14.856    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.058    15.023    screenInteface/RGB_reg[11]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 3.909ns (59.669%)  route 2.642ns (40.331%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.607     6.208    count[5]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.086 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.725    count1[9]
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.299     8.024 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.024    pulseGen.count[11]_i_5_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.574 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.574    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.796 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.490     9.286    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.299     9.585 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.585    pulseGen.count[14]_i_5_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.135 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.249    pulseGen.count_reg[18]_i_2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.477 r  pulseGen.count_reg[20]_i_4/CO[2]
                         net (fo=21, routed)          0.906    11.382    pulseGen.count_reg[20]_i_4_n_1
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.313    11.695 r  pulseGen.count[10]_i_1/O
                         net (fo=1, routed)           0.000    11.695    pulseGen.count[10]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  pulseGen.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  pulseGen.count_reg[10]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.077    15.151    pulseGen.count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 3.933ns (59.816%)  route 2.642ns (40.184%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.607     6.208    count[5]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.086 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.725    count1[9]
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.299     8.024 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.024    pulseGen.count[11]_i_5_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.574 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.574    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.796 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.490     9.286    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.299     9.585 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.585    pulseGen.count[14]_i_5_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.135 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.249    pulseGen.count_reg[18]_i_2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.477 r  pulseGen.count_reg[20]_i_4/CO[2]
                         net (fo=21, routed)          0.906    11.382    pulseGen.count_reg[20]_i_4_n_1
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.337    11.719 r  pulseGen.count[9]_i_1/O
                         net (fo=1, routed)           0.000    11.719    pulseGen.count[9]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  pulseGen.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  pulseGen.count_reg[9]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.118    15.192    pulseGen.count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 3.909ns (59.834%)  route 2.624ns (40.166%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.607     6.208    count[5]
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.086 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.725    count1[9]
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.299     8.024 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.024    pulseGen.count[11]_i_5_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.574 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.574    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.796 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.490     9.286    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.299     9.585 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.585    pulseGen.count[14]_i_5_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.135 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.249    pulseGen.count_reg[18]_i_2_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.477 r  pulseGen.count_reg[20]_i_4/CO[2]
                         net (fo=21, routed)          0.887    11.364    pulseGen.count_reg[20]_i_4_n_1
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.313    11.677 r  pulseGen.count[14]_i_1/O
                         net (fo=1, routed)           0.000    11.677    pulseGen.count[14]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  pulseGen.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  pulseGen.count_reg[14]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.079    15.152    pulseGen.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 screenInteface/lineCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.698ns (26.668%)  route 4.669ns (73.332%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.631     5.152    screenInteface/CLK
    SLICE_X1Y15          FDRE                                         r  screenInteface/lineCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  screenInteface/lineCnt_reg[4]/Q
                         net (fo=17, routed)          1.031     6.640    screenInteface/lineAux[4]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.764 r  screenInteface/RGB[11]_i_40/O
                         net (fo=1, routed)           0.000     6.764    screenInteface/RGB[11]_i_40_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.314 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     8.191    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     8.309 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     8.996    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     9.322 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     9.788    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     9.912 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.608    11.520    screenInteface/Bint[3]
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515    14.856    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.081    15.000    screenInteface/RGB_reg[11]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  3.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y15         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  ps2KeyboardInterface/ps2DataShf_reg[7]/Q
                         net (fo=3, routed)           0.122     1.708    ps2KeyboardInterface/p_2_in
    SLICE_X10Y14         FDRE                                         r  ps2KeyboardInterface/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.958    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  ps2KeyboardInterface/data_reg[6]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.064     1.524    ps2KeyboardInterface/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y15         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  ps2KeyboardInterface/ps2DataShf_reg[6]/Q
                         net (fo=3, routed)           0.132     1.718    ps2KeyboardInterface/p_3_in
    SLICE_X10Y15         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.830     1.957    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y15         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[5]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X10Y15         FDSE (Hold_fdse_C_D)         0.063     1.521    ps2KeyboardInterface/ps2DataShf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.907%)  route 0.129ns (44.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y15         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDSE (Prop_fdse_C_Q)         0.164     1.609 r  ps2KeyboardInterface/ps2DataShf_reg[3]/Q
                         net (fo=3, routed)           0.129     1.738    ps2KeyboardInterface/p_6_in
    SLICE_X10Y14         FDRE                                         r  ps2KeyboardInterface/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.958    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  ps2KeyboardInterface/data_reg[2]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.076     1.536    ps2KeyboardInterface/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spcP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.409%)  route 0.162ns (43.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  ps2KeyboardInterface/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ps2KeyboardInterface/data_reg[0]/Q
                         net (fo=7, routed)           0.162     1.771    ps2KeyboardInterface/data__0[0]
    SLICE_X8Y13          LUT5 (Prop_lut5_I1_O)        0.045     1.816 r  ps2KeyboardInterface/spcP_i_1/O
                         net (fo=1, routed)           0.000     1.816    ps2KeyboardInterface_n_4
    SLICE_X8Y13          FDRE                                         r  spcP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  spcP_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.121     1.601    spcP_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 keyboardScanner.state_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.190ns (52.392%)  route 0.173ns (47.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  keyboardScanner.state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  keyboardScanner.state_reg/Q
                         net (fo=6, routed)           0.173     1.760    ps2KeyboardInterface/keyboardScanner.state_reg_5
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.049     1.809 r  ps2KeyboardInterface/qP_i_1/O
                         net (fo=1, routed)           0.000     1.809    ps2KeyboardInterface_n_3
    SLICE_X8Y13          FDRE                                         r  qP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  qP_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.131     1.591    qP_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 keyboardScanner.state_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.861%)  route 0.173ns (48.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  keyboardScanner.state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  keyboardScanner.state_reg/Q
                         net (fo=6, routed)           0.173     1.760    ps2KeyboardInterface/keyboardScanner.state_reg_5
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  ps2KeyboardInterface/aP_i_1/O
                         net (fo=1, routed)           0.000     1.805    ps2KeyboardInterface_n_2
    SLICE_X8Y13          FDRE                                         r  aP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  aP_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.121     1.581    aP_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.406%)  route 0.200ns (58.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X9Y14          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDSE (Prop_fdse_C_Q)         0.141     1.586 r  ps2KeyboardInterface/ps2DataShf_reg[2]/Q
                         net (fo=4, routed)           0.200     1.786    ps2KeyboardInterface/ps2DataShf_reg_n_0_[2]
    SLICE_X10Y14         FDRE                                         r  ps2KeyboardInterface/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.958    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  ps2KeyboardInterface/data_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.076     1.556    ps2KeyboardInterface/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.604%)  route 0.221ns (57.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.558     1.441    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.221     1.826    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg_n_0_[0]
    SLICE_X10Y16         SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.829     1.956    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X10Y16         SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
                         clock pessimism             -0.478     1.478    
    SLICE_X10Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.595    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.013%)  route 0.179ns (48.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.589     1.472    screenInteface/CLK
    SLICE_X1Y17          FDRE                                         r  screenInteface/pixelCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  screenInteface/pixelCnt_reg[4]/Q
                         net (fo=12, routed)          0.179     1.792    screenInteface/pixelAux[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.837 r  screenInteface/pixelCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.837    screenInteface/pixelCnt[7]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  screenInteface/pixelCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.984    screenInteface/CLK
    SLICE_X2Y18          FDRE                                         r  screenInteface/pixelCnt_reg[7]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120     1.605    screenInteface/pixelCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 keyboardScanner.state_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.196%)  route 0.185ns (49.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  keyboardScanner.state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  keyboardScanner.state_reg/Q
                         net (fo=6, routed)           0.185     1.772    ps2KeyboardInterface/keyboardScanner.state_reg_5
    SLICE_X8Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  ps2KeyboardInterface/lP_i_1/O
                         net (fo=1, routed)           0.000     1.817    ps2KeyboardInterface_n_5
    SLICE_X8Y13          FDRE                                         r  lP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  lP_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120     1.580    lP_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y13    aP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y12    keyboardScanner.state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y13    lP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y19    mover_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y13    pP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y18    pulseGen.count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y20    pulseGen.count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y20    pulseGen.count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y20    pulseGen.count_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y16   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y16   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y13    aP_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y13    aP_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y12    keyboardScanner.state_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y12    keyboardScanner.state_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y13    lP_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y13    lP_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    mover_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    mover_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y16   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y16   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y13    aP_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y13    aP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y12    keyboardScanner.state_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y12    keyboardScanner.state_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y13    lP_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y13    lP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    mover_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    mover_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yRight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 1.313ns (23.037%)  route 4.386ns (76.963%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yRight_reg[1]/Q
                         net (fo=15, routed)          1.663     2.222    yRight[1]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.152     2.374 f  yRight_reg[4]_i_2/O
                         net (fo=2, routed)           0.455     2.829    yRight_reg[4]_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.326     3.155 r  yRight_reg[6]_i_2/O
                         net (fo=8, routed)           1.026     4.180    yRight_reg[6]_i_2_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.304 r  yRight_reg[7]_i_6/O
                         net (fo=8, routed)           0.861     5.165    yRight_reg[7]_i_6_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.152     5.317 r  yRight_reg[2]_i_1/O
                         net (fo=1, routed)           0.382     5.699    yRight_reg[2]_i_1_n_0
    SLICE_X0Y13          LDCE                                         r  yRight_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.289ns  (logic 1.285ns (24.295%)  route 4.004ns (75.705%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yRight_reg[1]/Q
                         net (fo=15, routed)          1.663     2.222    yRight[1]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.152     2.374 f  yRight_reg[4]_i_2/O
                         net (fo=2, routed)           0.455     2.829    yRight_reg[4]_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.326     3.155 r  yRight_reg[6]_i_2/O
                         net (fo=8, routed)           1.026     4.180    yRight_reg[6]_i_2_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.304 r  yRight_reg[7]_i_6/O
                         net (fo=8, routed)           0.861     5.165    yRight_reg[7]_i_6_n_0
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.124     5.289 r  yRight_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.289    yRight_reg[1]_i_1_n_0
    SLICE_X0Y13          LDCE                                         r  yRight_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.260ns  (logic 1.285ns (24.430%)  route 3.975ns (75.570%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yRight_reg[1]/Q
                         net (fo=15, routed)          1.663     2.222    yRight[1]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.152     2.374 f  yRight_reg[4]_i_2/O
                         net (fo=2, routed)           0.455     2.829    yRight_reg[4]_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.326     3.155 r  yRight_reg[6]_i_2/O
                         net (fo=8, routed)           1.026     4.180    yRight_reg[6]_i_2_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.304 r  yRight_reg[7]_i_6/O
                         net (fo=8, routed)           0.831     5.136    yRight_reg[7]_i_6_n_0
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     5.260 r  yRight_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.260    yRight_reg[0]_i_1_n_0
    SLICE_X0Y14          LDCE                                         r  yRight_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.249ns  (logic 1.285ns (24.482%)  route 3.964ns (75.518%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yRight_reg[1]/Q
                         net (fo=15, routed)          1.663     2.222    yRight[1]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.152     2.374 f  yRight_reg[4]_i_2/O
                         net (fo=2, routed)           0.455     2.829    yRight_reg[4]_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.326     3.155 r  yRight_reg[6]_i_2/O
                         net (fo=8, routed)           1.026     4.180    yRight_reg[6]_i_2_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.304 r  yRight_reg[7]_i_6/O
                         net (fo=8, routed)           0.820     5.125    yRight_reg[7]_i_6_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  yRight_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.249    yRight_reg[4]_i_1_n_0
    SLICE_X0Y14          LDCE                                         r  yRight_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.247ns  (logic 1.285ns (24.489%)  route 3.962ns (75.511%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yRight_reg[1]/Q
                         net (fo=15, routed)          1.663     2.222    yRight[1]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.152     2.374 f  yRight_reg[4]_i_2/O
                         net (fo=2, routed)           0.455     2.829    yRight_reg[4]_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.326     3.155 r  yRight_reg[6]_i_2/O
                         net (fo=8, routed)           1.026     4.180    yRight_reg[6]_i_2_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.304 r  yRight_reg[7]_i_6/O
                         net (fo=8, routed)           0.819     5.123    yRight_reg[7]_i_6_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.247 r  yRight_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.247    yRight_reg[5]_i_1_n_0
    SLICE_X1Y13          LDCE                                         r  yRight_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.143ns  (logic 1.325ns (25.761%)  route 3.818ns (74.239%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  yLeft_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  yLeft_reg[2]/Q
                         net (fo=15, routed)          0.677     1.506    yLeft[2]
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.630 r  yLeft_reg[6]_i_6/O
                         net (fo=1, routed)           0.858     2.488    yLeft_reg[6]_i_6_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.612 f  yLeft_reg[6]_i_4/O
                         net (fo=8, routed)           0.709     3.321    yLeft_reg[6]_i_4_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.445 f  yLeft_reg[7]_i_5/O
                         net (fo=8, routed)           1.035     4.480    yLeft_reg[7]_i_5_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124     4.604 r  yLeft_reg[3]_i_1/O
                         net (fo=1, routed)           0.539     5.143    yLeft_reg[3]_i_1_n_0
    SLICE_X8Y15          LDCE                                         r  yLeft_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 1.285ns (25.123%)  route 3.830ns (74.877%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yRight_reg[1]/Q
                         net (fo=15, routed)          1.663     2.222    yRight[1]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.152     2.374 f  yRight_reg[4]_i_2/O
                         net (fo=2, routed)           0.455     2.829    yRight_reg[4]_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.326     3.155 r  yRight_reg[6]_i_2/O
                         net (fo=8, routed)           1.026     4.180    yRight_reg[6]_i_2_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.304 r  yRight_reg[7]_i_6/O
                         net (fo=8, routed)           0.686     4.991    yRight_reg[7]_i_6_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.115 r  yRight_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.115    yRight_reg[6]_i_1_n_0
    SLICE_X1Y13          LDCE                                         r  yRight_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.098ns  (logic 1.285ns (25.206%)  route 3.813ns (74.794%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yRight_reg[1]/Q
                         net (fo=15, routed)          1.663     2.222    yRight[1]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.152     2.374 f  yRight_reg[4]_i_2/O
                         net (fo=2, routed)           0.455     2.829    yRight_reg[4]_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.326     3.155 r  yRight_reg[6]_i_2/O
                         net (fo=8, routed)           0.646     3.801    yRight_reg[6]_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     3.925 f  yRight_reg[7]_i_5/O
                         net (fo=1, routed)           0.670     4.595    yRight_reg[7]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124     4.719 r  yRight_reg[7]_i_1/O
                         net (fo=1, routed)           0.379     5.098    yRight_reg[7]_i_1_n_0
    SLICE_X2Y13          LDCE                                         r  yRight_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.936ns  (logic 1.285ns (26.034%)  route 3.651ns (73.966%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  yRight_reg[1]/Q
                         net (fo=15, routed)          1.663     2.222    yRight[1]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.152     2.374 r  yRight_reg[4]_i_2/O
                         net (fo=2, routed)           0.455     2.829    yRight_reg[4]_i_2_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.326     3.155 f  yRight_reg[6]_i_2/O
                         net (fo=8, routed)           1.026     4.180    yRight_reg[6]_i_2_n_0
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.304 f  yRight_reg[7]_i_6/O
                         net (fo=8, routed)           0.507     4.812    yRight_reg[7]_i_6_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.124     4.936 r  yRight_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.936    yRight_reg[3]_i_1_n_0
    SLICE_X1Y13          LDCE                                         r  yRight_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 1.325ns (27.514%)  route 3.491ns (72.486%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  yLeft_reg[2]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[2]/Q
                         net (fo=15, routed)          0.677     1.506    yLeft[2]
    SLICE_X9Y15          LUT3 (Prop_lut3_I0_O)        0.124     1.630 f  yLeft_reg[6]_i_6/O
                         net (fo=1, routed)           0.858     2.488    yLeft_reg[6]_i_6_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I4_O)        0.124     2.612 r  yLeft_reg[6]_i_4/O
                         net (fo=8, routed)           0.709     3.321    yLeft_reg[6]_i_4_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.445 r  yLeft_reg[7]_i_5/O
                         net (fo=8, routed)           0.651     4.096    yLeft_reg[7]_i_5_n_0
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.124     4.220 r  yLeft_reg[2]_i_1/O
                         net (fo=1, routed)           0.596     4.816    yLeft_reg[2]_i_1_n_0
    SLICE_X8Y15          LDCE                                         r  yLeft_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yRight_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.203ns (53.346%)  route 0.178ns (46.654%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          LDCE                         0.000     0.000 r  yRight_reg[4]/G
    SLICE_X0Y14          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yRight_reg[4]/Q
                         net (fo=19, routed)          0.178     0.336    yRight[4]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  yRight_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.381    yRight_reg[5]_i_1_n_0
    SLICE_X1Y13          LDCE                                         r  yRight_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.203ns (52.347%)  route 0.185ns (47.653%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yRight_reg[1]/Q
                         net (fo=15, routed)          0.185     0.343    yRight[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.045     0.388 r  yRight_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    yRight_reg[1]_i_1_n_0
    SLICE_X0Y13          LDCE                                         r  yRight_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.203ns (51.310%)  route 0.193ns (48.690%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          LDCE                         0.000     0.000 r  yRight_reg[3]/G
    SLICE_X1Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yRight_reg[3]/Q
                         net (fo=14, routed)          0.193     0.351    yRight[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.396 r  yRight_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.396    yRight_reg[3]_i_1_n_0
    SLICE_X1Y13          LDCE                                         r  yRight_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.203ns (47.971%)  route 0.220ns (52.029%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          LDCE                         0.000     0.000 r  yRight_reg[0]/G
    SLICE_X0Y14          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  yRight_reg[0]/Q
                         net (fo=16, routed)          0.220     0.378    yRight[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.423 r  yRight_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.423    yRight_reg[0]_i_1_n_0
    SLICE_X0Y14          LDCE                                         r  yRight_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.248ns (56.038%)  route 0.195ns (43.962%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[2]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yRight_reg[2]/Q
                         net (fo=14, routed)          0.113     0.271    yRight[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.316 r  yRight_reg[6]_i_3/O
                         net (fo=1, routed)           0.082     0.398    yRight_reg[6]_i_3_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.443 r  yRight_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.443    yRight_reg[6]_i_1_n_0
    SLICE_X1Y13          LDCE                                         r  yRight_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.289ns (60.825%)  route 0.186ns (39.175%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          LDCE                         0.000     0.000 r  yLeft_reg[7]/G
    SLICE_X8Y16          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  yLeft_reg[7]/Q
                         net (fo=12, routed)          0.186     0.430    yLeft[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.045     0.475 r  yLeft_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.475    yLeft_reg[7]_i_1_n_0
    SLICE_X8Y16          LDCE                                         r  yLeft_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            yBall_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.265ns (55.108%)  route 0.216ns (44.892%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          LDCE                         0.000     0.000 r  yBall_reg[0]/G
    SLICE_X7Y15          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  yBall_reg[0]/Q
                         net (fo=13, routed)          0.216     0.436    yBall[0]
    SLICE_X7Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.481 r  yBall_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.481    yBall_reg[0]_i_1_n_0
    SLICE_X7Y15          LDCE                                         r  yBall_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.289ns (59.285%)  route 0.198ns (40.715%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[4]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  yLeft_reg[4]/Q
                         net (fo=19, routed)          0.198     0.442    yLeft[4]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.487 r  yLeft_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.487    yLeft_reg[5]_i_1_n_0
    SLICE_X8Y17          LDCE                                         r  yLeft_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.200ns (39.666%)  route 0.304ns (60.334%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  yRight_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yRight_reg[1]/Q
                         net (fo=15, routed)          0.185     0.343    yRight[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I3_O)        0.042     0.385 r  yRight_reg[2]_i_1/O
                         net (fo=1, routed)           0.119     0.504    yRight_reg[2]_i_1_n_0
    SLICE_X0Y13          LDCE                                         r  yRight_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.287ns (56.410%)  route 0.222ns (43.590%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  yLeft_reg[0]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  yLeft_reg[0]/Q
                         net (fo=17, routed)          0.222     0.466    yLeft[0]
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.043     0.509 r  yLeft_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.509    yLeft_reg[1]_i_1_n_0
    SLICE_X8Y15          LDCE                                         r  yLeft_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 3.959ns (65.426%)  route 2.092ns (34.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.151    screenInteface/CLK
    SLICE_X0Y16          FDSE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDSE (Prop_fdse_C_Q)         0.456     5.607 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           2.092     7.700    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.203 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.203    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 3.986ns (67.480%)  route 1.921ns (32.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.634     5.155    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.921     7.532    lopt_9
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.063 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.063    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.953ns (67.095%)  route 1.938ns (32.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.146    screenInteface/CLK
    SLICE_X0Y20          FDSE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDSE (Prop_fdse_C_Q)         0.456     5.602 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.938     7.541    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.037 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.037    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 3.975ns (68.050%)  route 1.866ns (31.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.634     5.155    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           1.866     7.478    RGB_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.997 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.997    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.985ns (68.669%)  route 1.818ns (31.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.634     5.155    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.818     7.430    lopt_8
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.959 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.959    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 3.980ns (69.900%)  route 1.714ns (30.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.634     5.155    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           1.714     7.325    lopt_10
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.849 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.849    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.961ns (69.672%)  route 1.724ns (30.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.634     5.155    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.724     7.336    lopt_7
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.841 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.841    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.980ns (70.213%)  route 1.688ns (29.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.634     5.155    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.688     7.300    lopt_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.824 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.824    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.975ns (70.186%)  route 1.688ns (29.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.630     5.151    screenInteface/CLK
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  screenInteface/RGB_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.688     7.296    lopt_4
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.815 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.815    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.977ns (70.354%)  route 1.676ns (29.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.633     5.154    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           1.676     7.286    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.807 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.807    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.209ns (52.042%)  route 0.193ns (47.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  aP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  aP_reg/Q
                         net (fo=3, routed)           0.193     1.802    aP_reg_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  yLeft_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.847    yLeft_reg[7]_i_1_n_0
    SLICE_X8Y16          LDCE                                         r  yLeft_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mover_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xBall_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.209ns (44.719%)  route 0.258ns (55.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  mover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 f  mover_reg/Q
                         net (fo=22, routed)          0.258     1.892    mover_reg_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     1.937 r  xBall_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.937    xBall_reg[2]_i_1_n_0
    SLICE_X6Y19          LDCE                                         r  xBall_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mover_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yBall_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.209ns (40.446%)  route 0.308ns (59.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  mover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  mover_reg/Q
                         net (fo=22, routed)          0.308     1.942    mover_reg_n_0
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.987 r  yBall_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.987    yBall_reg[0]_i_1_n_0
    SLICE_X7Y15          LDCE                                         r  yBall_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mover_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xBall_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.209ns (36.960%)  route 0.356ns (63.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  mover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 f  mover_reg/Q
                         net (fo=22, routed)          0.186     1.820    mover_reg_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     1.865 r  xBall_reg[6]_i_1/O
                         net (fo=1, routed)           0.170     2.036    xBall_reg[6]_i_1_n_0
    SLICE_X6Y19          LDCE                                         r  xBall_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mover_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xBall_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.207ns (35.407%)  route 0.378ns (64.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  mover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 f  mover_reg/Q
                         net (fo=22, routed)          0.258     1.892    mover_reg_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.043     1.935 r  xBall_reg[3]_i_1/O
                         net (fo=1, routed)           0.119     2.055    xBall_reg[3]_i_1_n_0
    SLICE_X6Y19          LDCE                                         r  xBall_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mover_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xBall_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.212ns (33.683%)  route 0.417ns (66.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  mover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  mover_reg/Q
                         net (fo=22, routed)          0.186     1.820    mover_reg_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.048     1.868 r  xBall_reg[7]_i_1/O
                         net (fo=1, routed)           0.231     2.100    xBall_reg[7]_i_1_n_0
    SLICE_X6Y19          LDCE                                         r  xBall_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.299ns (41.728%)  route 0.418ns (58.272%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  aP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  aP_reg/Q
                         net (fo=3, routed)           0.189     1.798    aP_reg_n_0
    SLICE_X8Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.843 f  yLeft_reg[7]_i_7/O
                         net (fo=1, routed)           0.089     1.932    yLeft_reg[7]_i_7_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.977 r  yLeft_reg[7]_i_5/O
                         net (fo=8, routed)           0.140     2.117    yLeft_reg[7]_i_5_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.045     2.162 r  yLeft_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.162    yLeft_reg[5]_i_1_n_0
    SLICE_X8Y17          LDCE                                         r  yLeft_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mover_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yBall_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.212ns (30.433%)  route 0.485ns (69.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  mover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  mover_reg/Q
                         net (fo=22, routed)          0.308     1.942    mover_reg_n_0
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.048     1.990 r  yBall_reg[1]_i_1/O
                         net (fo=1, routed)           0.177     2.167    yBall_reg[1]_i_1_n_0
    SLICE_X7Y15          LDCE                                         r  yBall_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mover_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.209ns (29.282%)  route 0.505ns (70.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  mover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  mover_reg/Q
                         net (fo=22, routed)          0.389     2.023    mover_reg_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.045     2.068 r  yRight_reg[7]_i_1/O
                         net (fo=1, routed)           0.116     2.184    yRight_reg[7]_i_1_n_0
    SLICE_X2Y13          LDCE                                         r  yRight_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mover_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yBall_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.209ns (29.279%)  route 0.505ns (70.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  mover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 f  mover_reg/Q
                         net (fo=22, routed)          0.505     2.139    mover_reg_n_0
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.045     2.184 r  yBall_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.184    yBall_reg[4]_i_1_n_0
    SLICE_X7Y17          LDCE                                         r  yBall_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.563ns  (logic 1.906ns (25.200%)  route 5.657ns (74.800%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[5]/Q
                         net (fo=18, routed)          1.553     2.382    screenInteface/RGB_reg[11]_i_17_0[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.506 r  screenInteface/RGB[11]_i_34/O
                         net (fo=1, routed)           0.404     2.911    screenInteface/RGB[11]_i_34_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.296 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     4.173    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     4.291 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     4.978    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     5.304 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     5.770    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.894 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.670     7.563    screenInteface/Bint[3]
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515     4.856    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.501ns  (logic 1.906ns (25.409%)  route 5.595ns (74.591%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[5]/Q
                         net (fo=18, routed)          1.553     2.382    screenInteface/RGB_reg[11]_i_17_0[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.506 r  screenInteface/RGB[11]_i_34/O
                         net (fo=1, routed)           0.404     2.911    screenInteface/RGB[11]_i_34_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.296 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     4.173    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     4.291 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     4.978    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     5.304 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     5.770    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.894 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.608     7.501    screenInteface/Bint[3]
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515     4.856    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.501ns  (logic 1.906ns (25.409%)  route 5.595ns (74.591%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[5]/Q
                         net (fo=18, routed)          1.553     2.382    screenInteface/RGB_reg[11]_i_17_0[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.506 r  screenInteface/RGB[11]_i_34/O
                         net (fo=1, routed)           0.404     2.911    screenInteface/RGB[11]_i_34_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.296 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     4.173    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     4.291 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     4.978    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     5.304 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     5.770    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.894 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.608     7.501    screenInteface/Bint[3]
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515     4.856    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.906ns (25.685%)  route 5.515ns (74.315%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[5]/Q
                         net (fo=18, routed)          1.553     2.382    screenInteface/RGB_reg[11]_i_17_0[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.506 r  screenInteface/RGB[11]_i_34/O
                         net (fo=1, routed)           0.404     2.911    screenInteface/RGB[11]_i_34_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.296 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     4.173    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     4.291 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     4.978    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     5.304 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     5.770    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.894 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.527     7.421    screenInteface/Bint[3]
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515     4.856    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.407ns  (logic 1.906ns (25.731%)  route 5.501ns (74.269%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[5]/Q
                         net (fo=18, routed)          1.553     2.382    screenInteface/RGB_reg[11]_i_17_0[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.506 r  screenInteface/RGB[11]_i_34/O
                         net (fo=1, routed)           0.404     2.911    screenInteface/RGB[11]_i_34_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.296 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     4.173    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     4.291 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     4.978    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     5.304 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     5.770    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.894 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.514     7.407    screenInteface/Bint[3]
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515     4.856    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.906ns (25.776%)  route 5.488ns (74.224%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[5]/Q
                         net (fo=18, routed)          1.553     2.382    screenInteface/RGB_reg[11]_i_17_0[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.506 r  screenInteface/RGB[11]_i_34/O
                         net (fo=1, routed)           0.404     2.911    screenInteface/RGB[11]_i_34_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.296 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     4.173    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     4.291 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     4.978    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     5.304 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     5.770    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.894 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.501     7.394    screenInteface/Bint[3]
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514     4.855    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.301ns  (logic 1.906ns (26.107%)  route 5.395ns (73.893%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[5]/Q
                         net (fo=18, routed)          1.553     2.382    screenInteface/RGB_reg[11]_i_17_0[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.506 r  screenInteface/RGB[11]_i_34/O
                         net (fo=1, routed)           0.404     2.911    screenInteface/RGB[11]_i_34_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.296 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     4.173    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     4.291 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     4.978    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     5.304 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     5.770    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.894 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.407     7.301    screenInteface/Bint[3]
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.515     4.856    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 1.906ns (26.198%)  route 5.369ns (73.802%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[5]/Q
                         net (fo=18, routed)          1.553     2.382    screenInteface/RGB_reg[11]_i_17_0[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.506 r  screenInteface/RGB[11]_i_34/O
                         net (fo=1, routed)           0.404     2.911    screenInteface/RGB[11]_i_34_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.296 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     4.173    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     4.291 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     4.978    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     5.304 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     5.770    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.894 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.382     7.275    screenInteface/Bint[3]
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.514     4.855    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.253ns  (logic 1.906ns (26.278%)  route 5.347ns (73.722%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[5]/Q
                         net (fo=18, routed)          1.553     2.382    screenInteface/RGB_reg[11]_i_17_0[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.506 r  screenInteface/RGB[11]_i_34/O
                         net (fo=1, routed)           0.404     2.911    screenInteface/RGB[11]_i_34_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.296 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     4.173    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     4.291 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     4.978    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     5.304 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     5.770    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.894 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.360     7.253    screenInteface/Bint[3]
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.512     4.853    screenInteface/CLK
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.242ns  (logic 1.906ns (26.320%)  route 5.336ns (73.680%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X8Y17          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  yLeft_reg[5]/Q
                         net (fo=18, routed)          1.553     2.382    screenInteface/RGB_reg[11]_i_17_0[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.124     2.506 r  screenInteface/RGB[11]_i_34/O
                         net (fo=1, routed)           0.404     2.911    screenInteface/RGB[11]_i_34_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.296 r  screenInteface/RGB_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.877     4.173    screenInteface/R5
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.118     4.291 r  screenInteface/RGB[11]_i_9/O
                         net (fo=1, routed)           0.688     4.978    screenInteface/RGB[11]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.326     5.304 r  screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           0.465     5.770    screenInteface/RGB[11]_i_3_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.894 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.348     7.242    screenInteface/Bint[3]
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.512     4.853    screenInteface/CLK
    SLICE_X0Y33          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.265ns (47.493%)  route 0.293ns (52.507%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  xBall_reg[0]/Q
                         net (fo=6, routed)           0.120     0.340    xBall[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.173     0.558    p_0_in
    SLICE_X5Y18          FDRE                                         r  pulseGen.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  pulseGen.count_reg[0]/C

Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.265ns (47.493%)  route 0.293ns (52.507%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  xBall_reg[0]/Q
                         net (fo=6, routed)           0.120     0.340    xBall[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.173     0.558    p_0_in
    SLICE_X5Y18          FDRE                                         r  pulseGen.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  pulseGen.count_reg[1]/C

Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.265ns (47.493%)  route 0.293ns (52.507%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  xBall_reg[0]/Q
                         net (fo=6, routed)           0.120     0.340    xBall[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.173     0.558    p_0_in
    SLICE_X5Y18          FDRE                                         r  pulseGen.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  pulseGen.count_reg[2]/C

Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.265ns (47.493%)  route 0.293ns (52.507%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  xBall_reg[0]/Q
                         net (fo=6, routed)           0.120     0.340    xBall[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.173     0.558    p_0_in
    SLICE_X5Y18          FDRE                                         r  pulseGen.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  pulseGen.count_reg[3]/C

Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.265ns (41.175%)  route 0.379ns (58.825%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  xBall_reg[0]/Q
                         net (fo=6, routed)           0.120     0.340    xBall[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.259     0.644    p_0_in
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[4]/C

Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.265ns (41.175%)  route 0.379ns (58.825%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  xBall_reg[0]/Q
                         net (fo=6, routed)           0.120     0.340    xBall[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.259     0.644    p_0_in
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[5]/C

Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.265ns (41.175%)  route 0.379ns (58.825%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  xBall_reg[0]/Q
                         net (fo=6, routed)           0.120     0.340    xBall[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.259     0.644    p_0_in
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  pulseGen.count_reg[6]/C

Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.265ns (37.673%)  route 0.438ns (62.327%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  xBall_reg[0]/Q
                         net (fo=6, routed)           0.120     0.340    xBall[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.318     0.703    p_0_in
    SLICE_X2Y20          FDRE                                         r  pulseGen.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  pulseGen.count_reg[10]/C

Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.265ns (37.673%)  route 0.438ns (62.327%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  xBall_reg[0]/Q
                         net (fo=6, routed)           0.120     0.340    xBall[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.318     0.703    p_0_in
    SLICE_X2Y20          FDRE                                         r  pulseGen.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  pulseGen.count_reg[11]/C

Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.265ns (37.673%)  route 0.438ns (62.327%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X4Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  xBall_reg[0]/Q
                         net (fo=6, routed)           0.120     0.340    xBall[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.318     0.703    p_0_in
    SLICE_X2Y20          FDRE                                         r  pulseGen.count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  pulseGen.count_reg[12]/C





