

================================================================
== Vitis HLS Report for 'compute_derivatives_32'
================================================================
* Date:           Thu Dec 18 21:18:29 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.765 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     1037|     1037|  10.370 us|  10.370 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_1_VITIS_LOOP_47_2  |     1035|     1035|        13|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 16 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 17 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.47ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 20 [1/1] (0.47ns)   --->   "%store_ln46 = store i6 0, i6 %y" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 20 'store' 'store_ln46' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 21 [1/1] (0.47ns)   --->   "%store_ln47 = store i6 0, i6 %x" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 21 'store' 'store_ln47' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.body4" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 22 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%icmp_ln46 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 24 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.16ns)   --->   "%add_ln46 = add i11 %indvar_flatten_load, i11 1" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 25 'add' 'add_ln46' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc69, void %for.end71" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 26 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_load = load i6 %x" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 27 'load' 'x_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 28 'load' 'y_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "%icmp_ln47 = icmp_eq  i6 %x_load, i6 32" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 29 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.31ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i6 0, i6 %x_load" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 30 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "%add_ln55 = add i6 %y_load, i6 2" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 31 'add' 'add_ln55' <Predicate = (!icmp_ln46)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%add_ln55_2 = add i6 %y_load, i6 1" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 32 'add' 'add_ln55_2' <Predicate = (!icmp_ln46)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.31ns)   --->   "%select_ln46_3 = select i1 %icmp_ln47, i6 %add_ln55, i6 %add_ln55_2" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 33 'select' 'select_ln46_3' <Predicate = (!icmp_ln46)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.31ns)   --->   "%select_ln46_4 = select i1 %icmp_ln47, i6 %add_ln55_2, i6 %y_load" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 34 'select' 'select_ln46_4' <Predicate = (!icmp_ln46)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i6 %select_ln46_4" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 35 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln56, i5 0" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 36 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 37 [10/10] (1.32ns)   --->   "%urem_ln46 = urem i6 %select_ln46_4, i6 3" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 37 'urem' 'urem_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns)   --->   "%icmp_ln49 = icmp_eq  i6 %select_ln46_4, i6 0" [../HS_hls/src/derivatives_hls.cpp:49]   --->   Operation 38 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%icmp_ln49_1 = icmp_eq  i6 %select_ln46_4, i6 31" [../HS_hls/src/derivatives_hls.cpp:49]   --->   Operation 39 'icmp' 'icmp_ln49_1' <Predicate = (!icmp_ln46)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %select_ln46_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 40 'zext' 'zext_ln55' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.92ns)   --->   "%mul_ln55 = mul i13 %zext_ln55, i13 86" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 41 'mul' 'mul_ln55' <Predicate = (!icmp_ln46)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln55, i32 8, i32 12" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 42 'partselect' 'tmp_53' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %select_ln46" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 43 'zext' 'zext_ln56' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.14ns)   --->   "%add_ln56 = add i10 %tmp_51, i10 %zext_ln56" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 44 'add' 'add_ln56' <Predicate = (!icmp_ln46)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i10 %add_ln56" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 45 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%It32_addr = getelementptr i16 %It32, i64 0, i64 %zext_ln56_2" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 46 'getelementptr' 'It32_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Ix32_addr = getelementptr i16 %Ix32, i64 0, i64 %zext_ln56_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 47 'getelementptr' 'Ix32_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Iy32_addr = getelementptr i16 %Iy32, i64 0, i64 %zext_ln56_2" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 48 'getelementptr' 'Iy32_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i6 %select_ln46" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 49 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln47_6 = trunc i6 %select_ln46" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 50 'trunc' 'trunc_ln47_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i6 %select_ln46" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 51 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.92ns)   --->   "%mul_ln47_1 = mul i13 %zext_ln47_1, i13 86" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 52 'mul' 'mul_ln47_1' <Predicate = (!icmp_ln46)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln47_1, i32 8, i32 12" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 53 'partselect' 'tmp_54' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 54 [10/10] (1.32ns)   --->   "%urem_ln47 = urem i6 %select_ln46, i6 3" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 54 'urem' 'urem_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln46, i32 1, i32 4" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 55 'partselect' 'lshr_ln' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.97ns)   --->   "%icmp_ln49_2 = icmp_eq  i6 %select_ln46, i6 0" [../HS_hls/src/derivatives_hls.cpp:49]   --->   Operation 56 'icmp' 'icmp_ln49_2' <Predicate = (!icmp_ln46)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns)   --->   "%icmp_ln49_3 = icmp_eq  i6 %select_ln46, i6 31" [../HS_hls/src/derivatives_hls.cpp:49]   --->   Operation 57 'icmp' 'icmp_ln49_3' <Predicate = (!icmp_ln46)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_2)   --->   "%or_ln49 = or i1 %icmp_ln49_1, i1 %icmp_ln49_3" [../HS_hls/src/derivatives_hls.cpp:49]   --->   Operation 58 'or' 'or_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_2)   --->   "%or_ln49_1 = or i1 %icmp_ln49, i1 %icmp_ln49_2" [../HS_hls/src/derivatives_hls.cpp:49]   --->   Operation 59 'or' 'or_ln49_1' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln49_2 = or i1 %or_ln49_1, i1 %or_ln49" [../HS_hls/src/derivatives_hls.cpp:49]   --->   Operation 60 'or' 'or_ln49_2' <Predicate = (!icmp_ln46)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %or_ln49_2, void %if.else, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../HS_hls/src/derivatives_hls.cpp:49]   --->   Operation 61 'br' 'br_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln50 = store i16 0, i10 %Ix32_addr" [../HS_hls/src/derivatives_hls.cpp:50]   --->   Operation 62 'store' 'store_ln50' <Predicate = (!icmp_ln46 & or_ln49_2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 63 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln51 = store i16 0, i10 %Iy32_addr" [../HS_hls/src/derivatives_hls.cpp:51]   --->   Operation 63 'store' 'store_ln51' <Predicate = (!icmp_ln46 & or_ln49_2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 64 [1/1] (0.47ns)   --->   "%br_ln53 = br void %for.inc" [../HS_hls/src/derivatives_hls.cpp:53]   --->   Operation 64 'br' 'br_ln53' <Predicate = (!icmp_ln46 & or_ln49_2)> <Delay = 0.47>
ST_1 : Operation 65 [1/1] (0.97ns)   --->   "%add_ln47 = add i6 %select_ln46, i6 1" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 65 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.47ns)   --->   "%store_ln46 = store i11 %add_ln46, i11 %indvar_flatten" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 66 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.47>
ST_1 : Operation 67 [1/1] (0.47ns)   --->   "%store_ln46 = store i6 %select_ln46_4, i6 %y" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 67 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.47>
ST_1 : Operation 68 [1/1] (0.47ns)   --->   "%store_ln47 = store i6 %add_ln47, i6 %x" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 68 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.47>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 69 [9/10] (1.32ns)   --->   "%urem_ln46 = urem i6 %select_ln46_4, i6 3" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 69 'urem' 'urem_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [9/10] (1.32ns)   --->   "%urem_ln47 = urem i6 %select_ln46, i6 3" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 70 'urem' 'urem_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 71 [8/10] (1.32ns)   --->   "%urem_ln46 = urem i6 %select_ln46_4, i6 3" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 71 'urem' 'urem_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [8/10] (1.32ns)   --->   "%urem_ln47 = urem i6 %select_ln46, i6 3" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 72 'urem' 'urem_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 73 [7/10] (1.32ns)   --->   "%urem_ln46 = urem i6 %select_ln46_4, i6 3" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 73 'urem' 'urem_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [7/10] (1.32ns)   --->   "%urem_ln47 = urem i6 %select_ln46, i6 3" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 74 'urem' 'urem_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.32>
ST_5 : Operation 75 [6/10] (1.32ns)   --->   "%urem_ln46 = urem i6 %select_ln46_4, i6 3" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 75 'urem' 'urem_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [6/10] (1.32ns)   --->   "%urem_ln47 = urem i6 %select_ln46, i6 3" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 76 'urem' 'urem_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.32>
ST_6 : Operation 77 [5/10] (1.32ns)   --->   "%urem_ln46 = urem i6 %select_ln46_4, i6 3" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 77 'urem' 'urem_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [5/10] (1.32ns)   --->   "%urem_ln47 = urem i6 %select_ln46, i6 3" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 78 'urem' 'urem_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.92>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %select_ln46_4" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 79 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.92ns)   --->   "%mul_ln46 = mul i13 %zext_ln46, i13 86" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 80 'mul' 'mul_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln46, i32 8, i32 12" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 81 'partselect' 'tmp_52' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 82 [4/10] (1.32ns)   --->   "%urem_ln46 = urem i6 %select_ln46_4, i6 3" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 82 'urem' 'urem_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.97ns)   --->   "%add_ln55_1 = add i6 %select_ln46_4, i6 63" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 83 'add' 'add_ln55_1' <Predicate = (!icmp_ln46)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [4/10] (1.32ns)   --->   "%urem_ln47 = urem i6 %select_ln46, i6 3" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 84 'urem' 'urem_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.76>
ST_8 : Operation 85 [3/10] (1.32ns)   --->   "%urem_ln46 = urem i6 %select_ln46_4, i6 3" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 85 'urem' 'urem_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i5 %tmp_53" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 86 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 87 [3/3] (0.93ns) (grouped into DSP with root node add_ln55_3)   --->   "%mul_ln55_1 = mul i7 %zext_ln55_1, i7 11" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 87 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln46)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i6 %add_ln55_1" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 88 'sext' 'sext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i64 %sext_ln47" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 89 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (5.83ns)   --->   "%mul_ln47 = mul i129 %zext_ln47, i129 24595658764946068822" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 90 'mul' 'mul_ln47' <Predicate = (!icmp_ln46)> <Delay = 5.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%udiv_ln4_cast = partselect i7 @_ssdm_op_PartSelect.i7.i129.i32.i32, i129 %mul_ln47, i32 66, i32 72" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 91 'partselect' 'udiv_ln4_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_8 : Operation 92 [3/3] (0.93ns) (grouped into DSP with root node add_ln55_4)   --->   "%mul_ln55_2 = mul i7 %udiv_ln4_cast, i7 11" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 92 'mul' 'mul_ln55_2' <Predicate = (!icmp_ln46)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [3/10] (1.32ns)   --->   "%urem_ln47 = urem i6 %select_ln46, i6 3" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 93 'urem' 'urem_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.32>
ST_9 : Operation 94 [2/10] (1.32ns)   --->   "%urem_ln46 = urem i6 %select_ln46_4, i6 3" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 94 'urem' 'urem_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [2/3] (0.93ns) (grouped into DSP with root node add_ln55_3)   --->   "%mul_ln55_1 = mul i7 %zext_ln55_1, i7 11" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 95 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln46)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 96 [2/3] (0.93ns) (grouped into DSP with root node add_ln55_4)   --->   "%mul_ln55_2 = mul i7 %udiv_ln4_cast, i7 11" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 96 'mul' 'mul_ln55_2' <Predicate = (!icmp_ln46)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 97 [2/10] (1.32ns)   --->   "%urem_ln47 = urem i6 %select_ln46, i6 3" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 97 'urem' 'urem_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.32>
ST_10 : Operation 98 [1/10] (1.32ns)   --->   "%urem_ln46 = urem i6 %select_ln46_4, i6 3" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 98 'urem' 'urem_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i2 %urem_ln46" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 99 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 100 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_3)   --->   "%mul_ln55_1 = mul i7 %zext_ln55_1, i7 11" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 100 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_4)   --->   "%mul_ln55_2 = mul i7 %udiv_ln4_cast, i7 11" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 101 'mul' 'mul_ln55_2' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i5 %tmp_54" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 102 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln55_3 = add i7 %mul_ln55_1, i7 %zext_ln55_2" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 103 'add' 'add_ln55_3' <Predicate = (!icmp_ln46)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln55_4 = add i7 %mul_ln55_2, i7 %zext_ln55_2" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 104 'add' 'add_ln55_4' <Predicate = (!icmp_ln46)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/10] (1.32ns)   --->   "%urem_ln47 = urem i6 %select_ln46, i6 3" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 105 'urem' 'urem_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln47_7 = trunc i2 %urem_ln47" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 106 'trunc' 'trunc_ln47_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_1_VITIS_LOOP_47_2_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i5 %tmp_52" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 109 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (1.27ns)   --->   "%mul_ln46_1 = mul i7 %zext_ln46_1, i7 11" [../HS_hls/src/derivatives_hls.cpp:46]   --->   Operation 110 'mul' 'mul_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/derivatives_hls.cpp:48]   --->   Operation 111 'specpipeline' 'specpipeline_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 112 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln55_3 = add i7 %mul_ln55_1, i7 %zext_ln55_2" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 112 'add' 'add_ln55_3' <Predicate = (!icmp_ln46)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i7 %add_ln55_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 113 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_483 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln55_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 114 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_483' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 115 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln55_4 = add i7 %mul_ln55_2, i7 %zext_ln55_2" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 115 'add' 'add_ln55_4' <Predicate = (!icmp_ln46)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i7 %add_ln55_4" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 116 'zext' 'zext_ln55_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_484 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln55_4" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 117 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_484' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (1.04ns)   --->   "%add_ln56_1 = add i7 %mul_ln46_1, i7 %zext_ln55_2" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 118 'add' 'add_ln56_1' <Predicate = (!icmp_ln46)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i7 %add_ln56_1" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 119 'zext' 'zext_ln56_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_485 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln56_3" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 120 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_485' <Predicate = (!icmp_ln46 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_486 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln55_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 121 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_486' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_487 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln55_4" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 122 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_487' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_488 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln56_3" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 123 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_488' <Predicate = (!icmp_ln46 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_489 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln55_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 124 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_489' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_490 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln55_4" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 125 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_490' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_491 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln56_3" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 126 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_491' <Predicate = (!icmp_ln46 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_492 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln55_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 127 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_492' <Predicate = (!icmp_ln46 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_493 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln55_4" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 128 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_493' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_494 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln56_3" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 129 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_494' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_495 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln55_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 130 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_495' <Predicate = (!icmp_ln46 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_496 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln55_4" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 131 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_496' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_497 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln56_3" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 132 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_497' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_498 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln55_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 133 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_498' <Predicate = (!icmp_ln46 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_499 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln55_4" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 134 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_499' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_500 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln56_3" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 135 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_500' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_501 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln55_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 136 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_501' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_502 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln55_4" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 137 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_502' <Predicate = (!icmp_ln46 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_503 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln56_3" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 138 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_503' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_504 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln55_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 139 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_504' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_505 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln55_4" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 140 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_505' <Predicate = (!icmp_ln46 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_506 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln56_3" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 141 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_506' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_507 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln55_3" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 142 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_507' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_508 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln55_4" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 143 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_508' <Predicate = (!icmp_ln46 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_509 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln56_3" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 144 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_509' <Predicate = (!icmp_ln46 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln56, i4 %lshr_ln" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 145 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i9 %tmp_55" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 146 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_14 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1, i64 0, i64 %zext_ln56_1" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 147 'getelementptr' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_14' <Predicate = (!icmp_ln46 & !trunc_ln47_6)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_15 = getelementptr i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64, i64 0, i64 %zext_ln56_1" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 148 'getelementptr' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_15' <Predicate = (!icmp_ln46 & trunc_ln47_6)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.90ns)   --->   "%add_ln54 = add i5 %trunc_ln47, i5 1" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 149 'add' 'add_ln54' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %add_ln54" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 150 'zext' 'zext_ln54' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (1.90ns)   --->   "%mul_ln54 = mul i11 %zext_ln54, i11 43" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 151 'mul' 'mul_ln54' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln54, i32 7, i32 10" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 152 'partselect' 'tmp_56' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i4 %tmp_56" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 153 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (1.04ns)   --->   "%add_ln54_2 = add i7 %mul_ln46_1, i7 %zext_ln54_1" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 154 'add' 'add_ln54_2' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i7 %add_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 155 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_420 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 156 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_420' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_421 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 157 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_421' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_422 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 158 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_422' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_423 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 159 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_423' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_424 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 160 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_424' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_425 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 161 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_425' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_426 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 162 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_426' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_427 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 163 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_427' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_428 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 164 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_428' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.90ns)   --->   "%add_ln54_1 = add i5 %trunc_ln47, i5 31" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 165 'add' 'add_ln54_1' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i5 %add_ln54_1" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 166 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (1.90ns)   --->   "%mul_ln54_1 = mul i11 %zext_ln54_3, i11 43" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 167 'mul' 'mul_ln54_1' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln54_1, i32 7, i32 10" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 168 'partselect' 'tmp_57' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i4 %tmp_57" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 169 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (1.04ns)   --->   "%add_ln54_3 = add i7 %mul_ln46_1, i7 %zext_ln54_4" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 170 'add' 'add_ln54_3' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i7 %add_ln54_3" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 171 'zext' 'zext_ln54_5' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_429 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8, i64 0, i64 %zext_ln54_5" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 172 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_429' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_430 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7, i64 0, i64 %zext_ln54_5" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 173 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_430' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_431 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6, i64 0, i64 %zext_ln54_5" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 174 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_431' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_432 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5, i64 0, i64 %zext_ln54_5" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 175 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_432' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_433 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4, i64 0, i64 %zext_ln54_5" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 176 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_433' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_434 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3, i64 0, i64 %zext_ln54_5" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 177 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_434' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_435 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2, i64 0, i64 %zext_ln54_5" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 178 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_435' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_436 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1, i64 0, i64 %zext_ln54_5" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 179 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_436' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_437 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4, i64 0, i64 %zext_ln54_5" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 180 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_437' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 0.00>
ST_11 : Operation 181 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_438 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_420" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 181 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_438' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 182 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_439 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_421" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 182 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_439' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 183 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_440 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_422" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 183 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_440' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 184 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_441 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_423" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 184 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_441' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 185 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_442 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_424" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 185 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_442' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 186 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_443 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_425" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 186 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_443' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 187 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_444 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_426" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 187 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_444' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 188 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_445 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_427" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 188 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_445' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 189 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_446 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_428" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 189 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_446' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 190 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_447 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_429" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 190 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_447' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 191 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_448 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_430" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 191 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_448' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 192 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_449 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_431" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 192 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_449' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 193 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_450 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_432" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 193 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_450' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 194 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_451 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_433" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 194 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_451' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 195 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_452 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_434" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 195 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_452' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 196 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_453 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_435" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 196 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_453' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 197 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_454 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_436" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 197 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_454' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 198 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_455 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_437" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 198 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_455' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 199 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_456 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_483" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 199 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_456' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 200 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_457 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_486" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 200 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_457' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 201 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_458 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_489" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 201 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_458' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 202 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_459 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_492" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 202 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_459' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 203 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_460 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_495" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 203 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_460' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 204 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_461 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_498" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 204 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_461' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 205 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_462 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_501" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 205 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_462' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 206 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_463 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_504" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 206 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_463' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 207 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_464 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_507" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 207 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_464' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 208 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_465 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_484" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 208 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_465' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 209 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_466 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_487" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 209 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_466' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 210 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_467 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_490" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 210 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_467' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 211 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_468 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_493" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 211 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_468' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 212 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_469 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_496" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 212 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_469' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 213 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_470 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_499" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 213 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_470' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 214 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_471 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_502" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 214 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_471' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 215 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_472 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_505" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 215 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_472' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 216 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_473 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_508" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 216 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_473' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 217 [2/2] (1.42ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_12 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_14" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 217 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_12' <Predicate = (!icmp_ln46 & !or_ln49_2 & !trunc_ln47_6)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_11 : Operation 218 [2/2] (1.42ns)   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_13 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_15" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 218 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_13' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_6)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_11 : Operation 219 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_474 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_485" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 219 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_474' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 220 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_475 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_488" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 220 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_475' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 221 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_476 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_491" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 221 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_476' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 222 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_477 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_494" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 222 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_477' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 223 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_478 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_497" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 223 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_478' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 224 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_479 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_500" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 224 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_479' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 225 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_480 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_503" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 225 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_480' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 226 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_481 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_506" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 226 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_481' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 227 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_482 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_509" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 227 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_482' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_11 : Operation 228 [1/1] (0.47ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.47>

State 12 <SV = 11> <Delay = 6.53>
ST_12 : Operation 229 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_438 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_420" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 229 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_438' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 230 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_439 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_421" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 230 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_439' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 231 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_440 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_422" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 231 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_440' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 232 [1/1] (0.47ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_438, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_439, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_440, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 232 'sparsemux' 'tmp' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_441 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_423" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 233 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_441' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 234 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_442 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_424" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 234 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_442' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 235 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_443 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_425" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 235 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_443' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 236 [1/1] (0.47ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_441, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_442, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_443, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 236 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_444 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_426" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 237 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_444' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 238 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_445 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_427" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 238 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_445' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 239 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_446 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_428" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 239 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_446' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 240 [1/1] (0.47ns)   --->   "%tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_444, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_445, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_446, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 240 'sparsemux' 'tmp_33' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [1/1] (0.47ns)   --->   "%tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp, i2 1, i16 %tmp_s, i2 2, i16 %tmp_33, i16 0, i2 %trunc_ln46" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 241 'sparsemux' 'tmp_34' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i16 %tmp_34" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 242 'sext' 'sext_ln54' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 243 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_447 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_429" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 243 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_447' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 244 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_448 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_430" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 244 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_448' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 245 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_449 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_431" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 245 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_449' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 246 [1/1] (0.47ns)   --->   "%tmp_35 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_447, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_448, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_449, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 246 'sparsemux' 'tmp_35' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_450 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_432" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 247 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_450' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 248 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_451 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_433" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 248 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_451' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 249 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_452 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_434" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 249 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_452' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 250 [1/1] (0.47ns)   --->   "%tmp_36 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_450, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_451, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_452, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 250 'sparsemux' 'tmp_36' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_453 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_435" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 251 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_453' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 252 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_454 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_436" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 252 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_454' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 253 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_455 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_437" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 253 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_455' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 254 [1/1] (0.47ns)   --->   "%tmp_37 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_453, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_454, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_455, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 254 'sparsemux' 'tmp_37' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [1/1] (0.47ns)   --->   "%tmp_38 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_35, i2 1, i16 %tmp_36, i2 2, i16 %tmp_37, i16 0, i2 %trunc_ln46" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 255 'sparsemux' 'tmp_38' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i16 %tmp_38" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 256 'sext' 'sext_ln54_1' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (1.26ns)   --->   "%sub_ln54 = sub i17 %sext_ln54, i17 %sext_ln54_1" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 257 'sub' 'sub_ln54' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln54, i32 16" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 258 'bitselect' 'tmp_58' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (1.27ns)   --->   "%sub_ln54_1 = sub i17 0, i17 %sub_ln54" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 259 'sub' 'sub_ln54_1' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln54_1, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 260 'partselect' 'trunc_ln54_1' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln54, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 261 'partselect' 'trunc_ln54_2' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (1.26ns)   --->   "%sub_ln54_2 = sub i16 0, i16 %trunc_ln54_1" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 262 'sub' 'sub_ln54_2' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [1/1] (0.35ns)   --->   "%select_ln54 = select i1 %tmp_58, i16 %sub_ln54_2, i16 %trunc_ln54_2" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 263 'select' 'select_ln54' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 264 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_456 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_483" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 264 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_456' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 265 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_457 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_486" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 265 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_457' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 266 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_458 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_489" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 266 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_458' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 267 [1/1] (0.47ns)   --->   "%tmp_39 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_456, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_457, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_458, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 267 'sparsemux' 'tmp_39' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_459 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_492" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 268 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_459' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 269 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_460 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_495" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 269 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_460' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 270 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_461 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_498" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 270 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_461' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 271 [1/1] (0.47ns)   --->   "%tmp_40 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_459, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_460, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_461, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 271 'sparsemux' 'tmp_40' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_462 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_501" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 272 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_462' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 273 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_463 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_504" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 273 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_463' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 274 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_464 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_507" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 274 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_464' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 275 [1/1] (0.47ns)   --->   "%tmp_41 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_462, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_463, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_464, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 275 'sparsemux' 'tmp_41' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.47ns)   --->   "%tmp_42 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_39, i2 0, i16 %tmp_40, i2 1, i16 %tmp_41, i16 0, i2 %trunc_ln46" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 276 'sparsemux' 'tmp_42' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i16 %tmp_42" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 277 'sext' 'sext_ln55' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 278 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_465 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_484" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 278 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_465' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 279 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_466 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_487" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 279 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_466' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 280 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_467 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_490" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 280 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_467' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 281 [1/1] (0.47ns)   --->   "%tmp_43 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_465, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_466, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_467, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 281 'sparsemux' 'tmp_43' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_468 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_493" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 282 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_468' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 283 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_469 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_496" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 283 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_469' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 284 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_470 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_499" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 284 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_470' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 285 [1/1] (0.47ns)   --->   "%tmp_44 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_468, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_469, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_470, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 285 'sparsemux' 'tmp_44' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_471 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_502" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 286 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_471' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 287 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_472 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_505" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 287 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_472' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 288 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_473 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_508" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 288 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_473' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 289 [1/1] (0.47ns)   --->   "%tmp_45 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_471, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_472, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_473, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 289 'sparsemux' 'tmp_45' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (0.47ns)   --->   "%tmp_46 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_43, i2 2, i16 %tmp_44, i2 0, i16 %tmp_45, i16 0, i2 %trunc_ln46" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 290 'sparsemux' 'tmp_46' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i16 %tmp_46" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 291 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (1.26ns)   --->   "%sub_ln55 = sub i17 %sext_ln55, i17 %sext_ln55_1" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 292 'sub' 'sub_ln55' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln55, i32 16" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 293 'bitselect' 'tmp_59' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (1.27ns)   --->   "%sub_ln55_1 = sub i17 0, i17 %sub_ln55" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 294 'sub' 'sub_ln55_1' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln55_1, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 295 'partselect' 'trunc_ln55_1' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln55, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 296 'partselect' 'trunc_ln55_2' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (1.26ns)   --->   "%sub_ln55_2 = sub i16 0, i16 %trunc_ln55_1" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 297 'sub' 'sub_ln55_2' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.35ns)   --->   "%select_ln55 = select i1 %tmp_59, i16 %sub_ln55_2, i16 %trunc_ln55_2" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 298 'select' 'select_ln55' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 299 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_12 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_14" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 299 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_12' <Predicate = (!icmp_ln46 & !or_ln49_2 & !trunc_ln47_6)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_12 : Operation 300 [1/2] ( I:1.42ns O:1.42ns )   --->   "%pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_13 = load i9 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_15" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 300 'load' 'pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_13' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_6)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_12 : Operation 301 [1/1] (0.35ns)   --->   "%select_ln56 = select i1 %trunc_ln47_6, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_13, i16 %pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_12" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 301 'select' 'select_ln56' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 302 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_474 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_485" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 302 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_474' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 303 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_475 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_488" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 303 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_475' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 304 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_476 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_491" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 304 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_476' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0 & trunc_ln47_7 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 305 [1/1] (0.47ns)   --->   "%tmp_47 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_474, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_475, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_476, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 305 'sparsemux' 'tmp_47' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 0)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_477 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_494" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 306 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_477' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 307 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_478 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_497" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 307 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_478' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 308 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_479 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_500" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 308 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_479' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 309 [1/1] (0.47ns)   --->   "%tmp_48 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_477, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_478, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_479, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 309 'sparsemux' 'tmp_48' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 1)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_480 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_503" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 310 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_480' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 0 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 311 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_481 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_506" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 311 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_481' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 1 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 312 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_482 = load i7 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_509" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 312 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_482' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln47_7 == 2 & trunc_ln46 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 121> <RAM>
ST_12 : Operation 313 [1/1] (0.47ns)   --->   "%tmp_49 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_480, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_481, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_482, i16 0, i2 %trunc_ln47_7" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 313 'sparsemux' 'tmp_49' <Predicate = (!icmp_ln46 & !or_ln49_2 & trunc_ln46 == 2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.47ns)   --->   "%tmp_50 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_47, i2 1, i16 %tmp_48, i2 2, i16 %tmp_49, i16 0, i2 %trunc_ln46" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 314 'sparsemux' 'tmp_50' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (1.26ns)   --->   "%sub_ln56 = sub i16 %select_ln56, i16 %tmp_50" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 315 'sub' 'sub_ln56' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %sub_ln56, void %if.else, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 316 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln56 = store i16 %storemerge, i10 %It32_addr" [../HS_hls/src/derivatives_hls.cpp:56]   --->   Operation 317 'store' 'store_ln56' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body4" [../HS_hls/src/derivatives_hls.cpp:47]   --->   Operation 318 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.47ns)   --->   "%ret_ln60 = ret" [../HS_hls/src/derivatives_hls.cpp:60]   --->   Operation 321 'ret' 'ret_ln60' <Predicate = (icmp_ln46)> <Delay = 0.47>

State 13 <SV = 12> <Delay = 1.42>
ST_13 : Operation 319 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln54 = store i16 %select_ln54, i10 %Ix32_addr" [../HS_hls/src/derivatives_hls.cpp:54]   --->   Operation 319 'store' 'store_ln54' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_13 : Operation 320 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln55 = store i16 %select_ln55, i10 %Iy32_addr" [../HS_hls/src/derivatives_hls.cpp:55]   --->   Operation 320 'store' 'store_ln55' <Predicate = (!icmp_ln46 & !or_ln49_2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.464ns
The critical path consists of the following:
	'store' operation ('store_ln46', ../HS_hls/src/derivatives_hls.cpp:46) of constant 0 6 bit on local variable 'y', ../HS_hls/src/derivatives_hls.cpp:46 [19]  (0.478 ns)
	'load' operation 6 bit ('y_load', ../HS_hls/src/derivatives_hls.cpp:55) on local variable 'y', ../HS_hls/src/derivatives_hls.cpp:46 [29]  (0.000 ns)
	'add' operation 6 bit ('add_ln55_2', ../HS_hls/src/derivatives_hls.cpp:55) [35]  (0.975 ns)
	'select' operation 6 bit ('select_ln46_4', ../HS_hls/src/derivatives_hls.cpp:46) [37]  (0.313 ns)
	'icmp' operation 1 bit ('icmp_ln49_1', ../HS_hls/src/derivatives_hls.cpp:49) [48]  (0.975 ns)
	'or' operation 1 bit ('or_ln49', ../HS_hls/src/derivatives_hls.cpp:49) [115]  (0.000 ns)
	'or' operation 1 bit ('or_ln49_2', ../HS_hls/src/derivatives_hls.cpp:49) [117]  (0.295 ns)
	'store' operation ('store_ln50', ../HS_hls/src/derivatives_hls.cpp:50) of constant 0 16 bit on array 'Ix32' [243]  (1.428 ns)

 <State 2>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln46', ../HS_hls/src/derivatives_hls.cpp:46) [45]  (1.327 ns)

 <State 3>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln46', ../HS_hls/src/derivatives_hls.cpp:46) [45]  (1.327 ns)

 <State 4>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln46', ../HS_hls/src/derivatives_hls.cpp:46) [45]  (1.327 ns)

 <State 5>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln46', ../HS_hls/src/derivatives_hls.cpp:46) [45]  (1.327 ns)

 <State 6>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln46', ../HS_hls/src/derivatives_hls.cpp:46) [45]  (1.327 ns)

 <State 7>: 1.920ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln46', ../HS_hls/src/derivatives_hls.cpp:46) [41]  (1.920 ns)

 <State 8>: 6.765ns
The critical path consists of the following:
	'mul' operation 129 bit ('mul_ln47', ../HS_hls/src/derivatives_hls.cpp:47) [57]  (5.832 ns)
	'mul' operation 7 bit of DSP[76] ('mul_ln55_2', ../HS_hls/src/derivatives_hls.cpp:55) [59]  (0.933 ns)

 <State 9>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln46', ../HS_hls/src/derivatives_hls.cpp:46) [45]  (1.327 ns)

 <State 10>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln46', ../HS_hls/src/derivatives_hls.cpp:46) [45]  (1.327 ns)

 <State 11>: 5.278ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln54', ../HS_hls/src/derivatives_hls.cpp:54) [120]  (0.908 ns)
	'mul' operation 11 bit ('mul_ln54', ../HS_hls/src/derivatives_hls.cpp:54) [122]  (1.900 ns)
	'add' operation 7 bit ('add_ln54_2', ../HS_hls/src/derivatives_hls.cpp:54) [125]  (1.042 ns)
	'getelementptr' operation 7 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_420', ../HS_hls/src/derivatives_hls.cpp:54) [127]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_438', ../HS_hls/src/derivatives_hls.cpp:54) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8' [152]  (1.428 ns)

 <State 12>: 6.532ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_438', ../HS_hls/src/derivatives_hls.cpp:54) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8' [152]  (1.428 ns)
	'sparsemux' operation 16 bit ('tmp', ../HS_hls/src/derivatives_hls.cpp:54) [155]  (0.478 ns)
	'sparsemux' operation 16 bit ('tmp_34', ../HS_hls/src/derivatives_hls.cpp:54) [164]  (0.478 ns)
	'sub' operation 17 bit ('sub_ln54', ../HS_hls/src/derivatives_hls.cpp:54) [180]  (1.260 ns)
	'sub' operation 17 bit ('sub_ln54_1', ../HS_hls/src/derivatives_hls.cpp:54) [182]  (1.273 ns)
	'sub' operation 16 bit ('sub_ln54_2', ../HS_hls/src/derivatives_hls.cpp:54) [185]  (1.260 ns)
	'select' operation 16 bit ('select_ln54', ../HS_hls/src/derivatives_hls.cpp:54) [186]  (0.355 ns)

 <State 13>: 1.428ns
The critical path consists of the following:
	'store' operation ('store_ln54', ../HS_hls/src/derivatives_hls.cpp:54) of variable 'select_ln54', ../HS_hls/src/derivatives_hls.cpp:54 16 bit on array 'Ix32' [187]  (1.428 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
