INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/new/Data_Memory_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/new/Except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Except
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/rtl/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flush_W' is not allowed [C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/rtl/datapath.v:122]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nestor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
