
Storm_Buster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08007738  08007738  00017738  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007ae8  08007ae8  00017ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007af0  08007af0  00017af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007af4  08007af4  00017af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000694  20000000  08007af8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ram2         00000000  10000000  10000000  00020694  2**0
                  CONTENTS
  8 .bss          0000011c  20000694  20000694  00020694  2**2
                  ALLOC
  9 ._user_heap_stack 00000200  200007b0  200007b0  00020694  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020694  2**0
                  CONTENTS, READONLY
 11 .debug_info   000186cb  00000000  00000000  000206c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002f74  00000000  00000000  00038d8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000012d8  00000000  00000000  0003bd08  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001190  00000000  00000000  0003cfe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000074ce  00000000  00000000  0003e170  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004e1f  00000000  00000000  0004563e  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004a45d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005aac  00000000  00000000  0004a4dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000694 	.word	0x20000694
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007720 	.word	0x08007720

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000698 	.word	0x20000698
 80001cc:	08007720 	.word	0x08007720

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  uwTick++;
 8000f54:	4b04      	ldr	r3, [pc, #16]	; (8000f68 <HAL_IncTick+0x18>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	4a03      	ldr	r2, [pc, #12]	; (8000f68 <HAL_IncTick+0x18>)
 8000f5c:	6013      	str	r3, [r2, #0]
}
 8000f5e:	bf00      	nop
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	200006ec 	.word	0x200006ec

08000f6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	f003 0302 	and.w	r3, r3, #2
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d122      	bne.n	8000fc8 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	f003 0302 	and.w	r3, r3, #2
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d11b      	bne.n	8000fc8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f06f 0202 	mvn.w	r2, #2
 8000f98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	699b      	ldr	r3, [r3, #24]
 8000fa6:	f003 0303 	and.w	r3, r3, #3
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d003      	beq.n	8000fb6 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f000 f8ee 	bl	8001190 <HAL_TIM_IC_CaptureCallback>
 8000fb4:	e005      	b.n	8000fc2 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 f8e0 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f000 f8f1 	bl	80011a4 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	691b      	ldr	r3, [r3, #16]
 8000fce:	f003 0304 	and.w	r3, r3, #4
 8000fd2:	2b04      	cmp	r3, #4
 8000fd4:	d122      	bne.n	800101c <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	f003 0304 	and.w	r3, r3, #4
 8000fe0:	2b04      	cmp	r3, #4
 8000fe2:	d11b      	bne.n	800101c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f06f 0204 	mvn.w	r2, #4
 8000fec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2202      	movs	r2, #2
 8000ff2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	699b      	ldr	r3, [r3, #24]
 8000ffa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d003      	beq.n	800100a <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f000 f8c4 	bl	8001190 <HAL_TIM_IC_CaptureCallback>
 8001008:	e005      	b.n	8001016 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f000 f8b6 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f000 f8c7 	bl	80011a4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2200      	movs	r2, #0
 800101a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	691b      	ldr	r3, [r3, #16]
 8001022:	f003 0308 	and.w	r3, r3, #8
 8001026:	2b08      	cmp	r3, #8
 8001028:	d122      	bne.n	8001070 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	f003 0308 	and.w	r3, r3, #8
 8001034:	2b08      	cmp	r3, #8
 8001036:	d11b      	bne.n	8001070 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f06f 0208 	mvn.w	r2, #8
 8001040:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2204      	movs	r2, #4
 8001046:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	f003 0303 	and.w	r3, r3, #3
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f000 f89a 	bl	8001190 <HAL_TIM_IC_CaptureCallback>
 800105c:	e005      	b.n	800106a <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f000 f88c 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f000 f89d 	bl	80011a4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	691b      	ldr	r3, [r3, #16]
 8001076:	f003 0310 	and.w	r3, r3, #16
 800107a:	2b10      	cmp	r3, #16
 800107c:	d122      	bne.n	80010c4 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	f003 0310 	and.w	r3, r3, #16
 8001088:	2b10      	cmp	r3, #16
 800108a:	d11b      	bne.n	80010c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f06f 0210 	mvn.w	r2, #16
 8001094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2208      	movs	r2, #8
 800109a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	69db      	ldr	r3, [r3, #28]
 80010a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f000 f870 	bl	8001190 <HAL_TIM_IC_CaptureCallback>
 80010b0:	e005      	b.n	80010be <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f000 f862 	bl	800117c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f000 f873 	bl	80011a4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2200      	movs	r2, #0
 80010c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d10e      	bne.n	80010f0 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	f003 0301 	and.w	r3, r3, #1
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d107      	bne.n	80010f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f06f 0201 	mvn.w	r2, #1
 80010e8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f000 f882 	bl	80011f4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	691b      	ldr	r3, [r3, #16]
 80010f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010fa:	2b80      	cmp	r3, #128	; 0x80
 80010fc:	d10e      	bne.n	800111c <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001108:	2b80      	cmp	r3, #128	; 0x80
 800110a:	d107      	bne.n	800111c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001114:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f000 f862 	bl	80011e0 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001126:	2b40      	cmp	r3, #64	; 0x40
 8001128:	d10e      	bne.n	8001148 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001134:	2b40      	cmp	r3, #64	; 0x40
 8001136:	d107      	bne.n	8001148 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001140:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f000 f838 	bl	80011b8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	691b      	ldr	r3, [r3, #16]
 800114e:	f003 0320 	and.w	r3, r3, #32
 8001152:	2b20      	cmp	r3, #32
 8001154:	d10e      	bne.n	8001174 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	f003 0320 	and.w	r3, r3, #32
 8001160:	2b20      	cmp	r3, #32
 8001162:	d107      	bne.n	8001174 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f06f 0220 	mvn.w	r2, #32
 800116c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f000 f82c 	bl	80011cc <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80011e8:	bf00      	nop
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  HAL_IncTick();
 80011fc:	f7ff fea8 	bl	8000f50 <HAL_IncTick>
}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 800120c:	4802      	ldr	r0, [pc, #8]	; (8001218 <TIM6_DAC_IRQHandler+0x10>)
 800120e:	f7ff fead 	bl	8000f6c <HAL_TIM_IRQHandler>
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	200006f0 	.word	0x200006f0

0800121c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001224:	4905      	ldr	r1, [pc, #20]	; (800123c <LL_EXTI_EnableIT_0_31+0x20>)
 8001226:	4b05      	ldr	r3, [pc, #20]	; (800123c <LL_EXTI_EnableIT_0_31+0x20>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4313      	orrs	r3, r2
 800122e:	600b      	str	r3, [r1, #0]
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	40010400 	.word	0x40010400

08001240 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001248:	4905      	ldr	r1, [pc, #20]	; (8001260 <LL_EXTI_EnableIT_32_63+0x20>)
 800124a:	4b05      	ldr	r3, [pc, #20]	; (8001260 <LL_EXTI_EnableIT_32_63+0x20>)
 800124c:	6a1a      	ldr	r2, [r3, #32]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4313      	orrs	r3, r2
 8001252:	620b      	str	r3, [r1, #32]
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	40010400 	.word	0x40010400

08001264 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800126c:	4906      	ldr	r1, [pc, #24]	; (8001288 <LL_EXTI_DisableIT_0_31+0x24>)
 800126e:	4b06      	ldr	r3, [pc, #24]	; (8001288 <LL_EXTI_DisableIT_0_31+0x24>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	43db      	mvns	r3, r3
 8001276:	4013      	ands	r3, r2
 8001278:	600b      	str	r3, [r1, #0]
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	40010400 	.word	0x40010400

0800128c <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8001294:	4906      	ldr	r1, [pc, #24]	; (80012b0 <LL_EXTI_DisableIT_32_63+0x24>)
 8001296:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <LL_EXTI_DisableIT_32_63+0x24>)
 8001298:	6a1a      	ldr	r2, [r3, #32]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	43db      	mvns	r3, r3
 800129e:	4013      	ands	r3, r2
 80012a0:	620b      	str	r3, [r1, #32]
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	40010400 	.word	0x40010400

080012b4 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80012bc:	4905      	ldr	r1, [pc, #20]	; (80012d4 <LL_EXTI_EnableEvent_0_31+0x20>)
 80012be:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <LL_EXTI_EnableEvent_0_31+0x20>)
 80012c0:	685a      	ldr	r2, [r3, #4]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	604b      	str	r3, [r1, #4]

}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	40010400 	.word	0x40010400

080012d8 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80012e0:	4905      	ldr	r1, [pc, #20]	; (80012f8 <LL_EXTI_EnableEvent_32_63+0x20>)
 80012e2:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <LL_EXTI_EnableEvent_32_63+0x20>)
 80012e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	624b      	str	r3, [r1, #36]	; 0x24
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	40010400 	.word	0x40010400

080012fc <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001304:	4906      	ldr	r1, [pc, #24]	; (8001320 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001308:	685a      	ldr	r2, [r3, #4]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	43db      	mvns	r3, r3
 800130e:	4013      	ands	r3, r2
 8001310:	604b      	str	r3, [r1, #4]
}
 8001312:	bf00      	nop
 8001314:	370c      	adds	r7, #12
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40010400 	.word	0x40010400

08001324 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800132c:	4906      	ldr	r1, [pc, #24]	; (8001348 <LL_EXTI_DisableEvent_32_63+0x24>)
 800132e:	4b06      	ldr	r3, [pc, #24]	; (8001348 <LL_EXTI_DisableEvent_32_63+0x24>)
 8001330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	43db      	mvns	r3, r3
 8001336:	4013      	ands	r3, r2
 8001338:	624b      	str	r3, [r1, #36]	; 0x24
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	40010400 	.word	0x40010400

0800134c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001354:	4905      	ldr	r1, [pc, #20]	; (800136c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001356:	4b05      	ldr	r3, [pc, #20]	; (800136c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001358:	689a      	ldr	r2, [r3, #8]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4313      	orrs	r3, r2
 800135e:	608b      	str	r3, [r1, #8]

}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr
 800136c:	40010400 	.word	0x40010400

08001370 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8001378:	4905      	ldr	r1, [pc, #20]	; (8001390 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800137a:	4b05      	ldr	r3, [pc, #20]	; (8001390 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800137c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4313      	orrs	r3, r2
 8001382:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	40010400 	.word	0x40010400

08001394 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800139c:	4906      	ldr	r1, [pc, #24]	; (80013b8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800139e:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80013a0:	689a      	ldr	r2, [r3, #8]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	4013      	ands	r3, r2
 80013a8:	608b      	str	r3, [r1, #8]

}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40010400 	.word	0x40010400

080013bc <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80013c4:	4906      	ldr	r1, [pc, #24]	; (80013e0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80013c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	43db      	mvns	r3, r3
 80013ce:	4013      	ands	r3, r2
 80013d0:	628b      	str	r3, [r1, #40]	; 0x28
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40010400 	.word	0x40010400

080013e4 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80013ec:	4905      	ldr	r1, [pc, #20]	; (8001404 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80013ee:	4b05      	ldr	r3, [pc, #20]	; (8001404 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80013f0:	68da      	ldr	r2, [r3, #12]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	60cb      	str	r3, [r1, #12]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	40010400 	.word	0x40010400

08001408 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8001410:	4905      	ldr	r1, [pc, #20]	; (8001428 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001412:	4b05      	ldr	r3, [pc, #20]	; (8001428 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8001414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4313      	orrs	r3, r2
 800141a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	40010400 	.word	0x40010400

0800142c <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001434:	4906      	ldr	r1, [pc, #24]	; (8001450 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001436:	4b06      	ldr	r3, [pc, #24]	; (8001450 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001438:	68da      	ldr	r2, [r3, #12]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	43db      	mvns	r3, r3
 800143e:	4013      	ands	r3, r2
 8001440:	60cb      	str	r3, [r1, #12]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	40010400 	.word	0x40010400

08001454 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800145c:	4906      	ldr	r1, [pc, #24]	; (8001478 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800145e:	4b06      	ldr	r3, [pc, #24]	; (8001478 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	43db      	mvns	r3, r3
 8001466:	4013      	ands	r3, r2
 8001468:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800146a:	bf00      	nop
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	40010400 	.word	0x40010400

0800147c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8001484:	2301      	movs	r3, #1
 8001486:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	7a1b      	ldrb	r3, [r3, #8]
 800148c:	2b00      	cmp	r3, #0
 800148e:	f000 80c1 	beq.w	8001614 <LL_EXTI_Init+0x198>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d05b      	beq.n	8001552 <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	7a5b      	ldrb	r3, [r3, #9]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d00e      	beq.n	80014c0 <LL_EXTI_Init+0x44>
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d017      	beq.n	80014d6 <LL_EXTI_Init+0x5a>
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d120      	bne.n	80014ec <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff ff24 	bl	80012fc <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff feaf 	bl	800121c <LL_EXTI_EnableIT_0_31>
          break;
 80014be:	e018      	b.n	80014f2 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fecd 	bl	8001264 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff fef0 	bl	80012b4 <LL_EXTI_EnableEvent_0_31>
          break;
 80014d4:	e00d      	b.n	80014f2 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff fe9e 	bl	800121c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff fee5 	bl	80012b4 <LL_EXTI_EnableEvent_0_31>
          break;
 80014ea:	e002      	b.n	80014f2 <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 80014ec:	2300      	movs	r3, #0
 80014ee:	73fb      	strb	r3, [r7, #15]
          break;
 80014f0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	7a9b      	ldrb	r3, [r3, #10]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d02b      	beq.n	8001552 <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	7a9b      	ldrb	r3, [r3, #10]
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d00e      	beq.n	8001520 <LL_EXTI_Init+0xa4>
 8001502:	2b03      	cmp	r3, #3
 8001504:	d017      	beq.n	8001536 <LL_EXTI_Init+0xba>
 8001506:	2b01      	cmp	r3, #1
 8001508:	d120      	bne.n	800154c <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff ff8c 	bl	800142c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ff17 	bl	800134c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800151e:	e018      	b.n	8001552 <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff ff35 	bl	8001394 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff58 	bl	80013e4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001534:	e00d      	b.n	8001552 <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff ff06 	bl	800134c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff ff4d 	bl	80013e4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800154a:	e002      	b.n	8001552 <LL_EXTI_Init+0xd6>
          default:
            status = ERROR;
 800154c:	2300      	movs	r3, #0
 800154e:	73fb      	strb	r3, [r7, #15]
            break;
 8001550:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d070      	beq.n	800163c <LL_EXTI_Init+0x1c0>
    {
      switch (EXTI_InitStruct->Mode)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	7a5b      	ldrb	r3, [r3, #9]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d00e      	beq.n	8001580 <LL_EXTI_Init+0x104>
 8001562:	2b02      	cmp	r3, #2
 8001564:	d017      	beq.n	8001596 <LL_EXTI_Init+0x11a>
 8001566:	2b00      	cmp	r3, #0
 8001568:	d120      	bne.n	80015ac <LL_EXTI_Init+0x130>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff fed8 	bl	8001324 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff fe61 	bl	8001240 <LL_EXTI_EnableIT_32_63>
          break;
 800157e:	e018      	b.n	80015b2 <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fe81 	bl	800128c <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff fea2 	bl	80012d8 <LL_EXTI_EnableEvent_32_63>
          break;
 8001594:	e00d      	b.n	80015b2 <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff fe50 	bl	8001240 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff fe97 	bl	80012d8 <LL_EXTI_EnableEvent_32_63>
          break;
 80015aa:	e002      	b.n	80015b2 <LL_EXTI_Init+0x136>
        default:
          status = ERROR;
 80015ac:	2300      	movs	r3, #0
 80015ae:	73fb      	strb	r3, [r7, #15]
          break;
 80015b0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	7a9b      	ldrb	r3, [r3, #10]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d040      	beq.n	800163c <LL_EXTI_Init+0x1c0>
      {
        switch (EXTI_InitStruct->Trigger)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	7a9b      	ldrb	r3, [r3, #10]
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d00e      	beq.n	80015e0 <LL_EXTI_Init+0x164>
 80015c2:	2b03      	cmp	r3, #3
 80015c4:	d017      	beq.n	80015f6 <LL_EXTI_Init+0x17a>
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d120      	bne.n	800160c <LL_EXTI_Init+0x190>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff ff40 	bl	8001454 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff fec9 	bl	8001370 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 80015de:	e02d      	b.n	800163c <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fee9 	bl	80013bc <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff ff0a 	bl	8001408 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80015f4:	e022      	b.n	800163c <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff feb8 	bl	8001370 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff feff 	bl	8001408 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800160a:	e017      	b.n	800163c <LL_EXTI_Init+0x1c0>
          default:
            status = ERROR;
 800160c:	2300      	movs	r3, #0
 800160e:	73fb      	strb	r3, [r7, #15]
            break;
 8001610:	bf00      	nop
 8001612:	e013      	b.n	800163c <LL_EXTI_Init+0x1c0>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fe23 	bl	8001264 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff fe6a 	bl	80012fc <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fe2d 	bl	800128c <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff fe74 	bl	8001324 <LL_EXTI_DisableEvent_32_63>
  }
  return status;
 800163c:	7bfb      	ldrb	r3, [r7, #15]
}
 800163e:	4618      	mov	r0, r3
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f043 0201 	orr.w	r2, r3, #1
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	601a      	str	r2, [r3, #0]
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr

08001666 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 8001666:	b480      	push	{r7}
 8001668:	b083      	sub	sp, #12
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f023 0201 	bic.w	r2, r3, #1
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	601a      	str	r2, [r3, #0]
}
 800167a:	bf00      	nop
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr

08001686 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 8001686:	b480      	push	{r7}
 8001688:	b085      	sub	sp, #20
 800168a:	af00      	add	r7, sp, #0
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	0219      	lsls	r1, r3, #8
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	430b      	orrs	r3, r1
 80016a2:	431a      	orrs	r2, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	601a      	str	r2, [r3, #0]
}
 80016a8:	bf00      	nop
 80016aa:	3714      	adds	r7, #20
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80016c8:	f023 0307 	bic.w	r3, r3, #7
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	431a      	orrs	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	609a      	str	r2, [r3, #8]
}
 80016d8:	bf00      	nop
 80016da:	3714      	adds	r7, #20
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	609a      	str	r2, [r3, #8]
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	609a      	str	r2, [r3, #8]
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	683a      	ldr	r2, [r7, #0]
 8001732:	611a      	str	r2, [r3, #16]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	431a      	orrs	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	601a      	str	r2, [r3, #0]
}
 800175a:	bf00      	nop
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr

08001766 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8001766:	b480      	push	{r7}
 8001768:	b083      	sub	sp, #12
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
 800176e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	431a      	orrs	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	605a      	str	r2, [r3, #4]
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff ff65 	bl	8001666 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	6899      	ldr	r1, [r3, #8]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	461a      	mov	r2, r3
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff ff6d 	bl	8001686 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	4619      	mov	r1, r3
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff ffb6 	bl	8001724 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff ff44 	bl	8001646 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7ff ffa0 	bl	8001704 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	6919      	ldr	r1, [r3, #16]
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	461a      	mov	r2, r3
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff ff70 	bl	80016b4 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	691b      	ldr	r3, [r3, #16]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d002      	beq.n	80017e2 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f7ff ff81 	bl	80016e4 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4619      	mov	r1, r3
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f7ff ffa9 	bl	8001740 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	695b      	ldr	r3, [r3, #20]
 80017f2:	4619      	mov	r1, r3
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff ffb6 	bl	8001766 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 80017fa:	2301      	movs	r3, #1
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001808:	4b07      	ldr	r3, [pc, #28]	; (8001828 <LL_RCC_HSI_IsReady+0x24>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001814:	bf0c      	ite	eq
 8001816:	2301      	moveq	r3, #1
 8001818:	2300      	movne	r3, #0
 800181a:	b2db      	uxtb	r3, r3
}
 800181c:	4618      	mov	r0, r3
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	40021000 	.word	0x40021000

0800182c <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8001830:	4b07      	ldr	r3, [pc, #28]	; (8001850 <LL_RCC_LSE_IsReady+0x24>)
 8001832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001836:	f003 0302 	and.w	r3, r3, #2
 800183a:	2b02      	cmp	r3, #2
 800183c:	bf0c      	ite	eq
 800183e:	2301      	moveq	r3, #1
 8001840:	2300      	movne	r3, #0
 8001842:	b2db      	uxtb	r3, r3
}
 8001844:	4618      	mov	r0, r3
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	40021000 	.word	0x40021000

08001854 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL));
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0308 	and.w	r3, r3, #8
 8001860:	2b08      	cmp	r3, #8
 8001862:	bf0c      	ite	eq
 8001864:	2301      	moveq	r3, #1
 8001866:	2300      	movne	r3, #0
 8001868:	b2db      	uxtb	r3, r3
}
 800186a:	4618      	mov	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	40021000 	.word	0x40021000

08001878 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800187c:	4b04      	ldr	r3, [pc, #16]	; (8001890 <LL_RCC_MSI_GetRange+0x18>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001884:	4618      	mov	r0, r3
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	40021000 	.word	0x40021000

08001894 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001898:	4b04      	ldr	r3, [pc, #16]	; (80018ac <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 800189a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800189e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	40021000 	.word	0x40021000

080018b0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80018b4:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <LL_RCC_GetSysClkSource+0x18>)
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	f003 030c 	and.w	r3, r3, #12
}
 80018bc:	4618      	mov	r0, r3
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000

080018cc <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80018d0:	4b04      	ldr	r3, [pc, #16]	; (80018e4 <LL_RCC_GetAHBPrescaler+0x18>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80018d8:	4618      	mov	r0, r3
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	40021000 	.word	0x40021000

080018e8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80018ec:	4b04      	ldr	r3, [pc, #16]	; (8001900 <LL_RCC_GetAPB1Prescaler+0x18>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40021000 	.word	0x40021000

08001904 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001908:	4b04      	ldr	r3, [pc, #16]	; (800191c <LL_RCC_GetAPB2Prescaler+0x18>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001910:	4618      	mov	r0, r3
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	40021000 	.word	0x40021000

08001920 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8001928:	4b06      	ldr	r3, [pc, #24]	; (8001944 <LL_RCC_GetUSARTClockSource+0x24>)
 800192a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	401a      	ands	r2, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	041b      	lsls	r3, r3, #16
 8001936:	4313      	orrs	r3, r2
}
 8001938:	4618      	mov	r0, r3
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	40021000 	.word	0x40021000

08001948 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800194c:	4b04      	ldr	r3, [pc, #16]	; (8001960 <LL_RCC_PLL_GetN+0x18>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	0a1b      	lsrs	r3, r3, #8
 8001952:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001956:	4618      	mov	r0, r3
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	40021000 	.word	0x40021000

08001964 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001968:	4b04      	ldr	r3, [pc, #16]	; (800197c <LL_RCC_PLL_GetR+0x18>)
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8001970:	4618      	mov	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	40021000 	.word	0x40021000

08001980 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001984:	4b04      	ldr	r3, [pc, #16]	; (8001998 <LL_RCC_PLL_GetMainSource+0x18>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	f003 0303 	and.w	r3, r3, #3
}
 800198c:	4618      	mov	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	40021000 	.word	0x40021000

0800199c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80019a0:	4b04      	ldr	r3, [pc, #16]	; (80019b4 <LL_RCC_PLL_GetDivider+0x18>)
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	40021000 	.word	0x40021000

080019b8 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80019c0:	2300      	movs	r3, #0
 80019c2:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2b03      	cmp	r3, #3
 80019c8:	d12e      	bne.n	8001a28 <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f7ff ffa8 	bl	8001920 <LL_RCC_GetUSARTClockSource>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4a4f      	ldr	r2, [pc, #316]	; (8001b10 <LL_RCC_GetUSARTClockFreq+0x158>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d009      	beq.n	80019ec <LL_RCC_GetUSARTClockFreq+0x34>
 80019d8:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 80019dc:	d00e      	beq.n	80019fc <LL_RCC_GetUSARTClockFreq+0x44>
 80019de:	4a4d      	ldr	r2, [pc, #308]	; (8001b14 <LL_RCC_GetUSARTClockFreq+0x15c>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d114      	bne.n	8001a0e <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80019e4:	f000 f8a2 	bl	8001b2c <RCC_GetSystemClockFreq>
 80019e8:	60f8      	str	r0, [r7, #12]
        break;
 80019ea:	e08b      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80019ec:	f7ff ff0a 	bl	8001804 <LL_RCC_HSI_IsReady>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d07b      	beq.n	8001aee <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 80019f6:	4b48      	ldr	r3, [pc, #288]	; (8001b18 <LL_RCC_GetUSARTClockFreq+0x160>)
 80019f8:	60fb      	str	r3, [r7, #12]
        }
        break;
 80019fa:	e078      	b.n	8001aee <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80019fc:	f7ff ff16 	bl	800182c <LL_RCC_LSE_IsReady>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d075      	beq.n	8001af2 <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 8001a06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a0a:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001a0c:	e071      	b.n	8001af2 <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001a0e:	f000 f88d 	bl	8001b2c <RCC_GetSystemClockFreq>
 8001a12:	4603      	mov	r3, r0
 8001a14:	4618      	mov	r0, r3
 8001a16:	f000 f91b 	bl	8001c50 <RCC_GetHCLKClockFreq>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f000 f941 	bl	8001ca4 <RCC_GetPCLK2ClockFreq>
 8001a22:	60f8      	str	r0, [r7, #12]
        break;
 8001a24:	bf00      	nop
 8001a26:	e06d      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b0c      	cmp	r3, #12
 8001a2c:	d12e      	bne.n	8001a8c <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f7ff ff76 	bl	8001920 <LL_RCC_GetUSARTClockSource>
 8001a34:	4603      	mov	r3, r0
 8001a36:	4a39      	ldr	r2, [pc, #228]	; (8001b1c <LL_RCC_GetUSARTClockFreq+0x164>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d009      	beq.n	8001a50 <LL_RCC_GetUSARTClockFreq+0x98>
 8001a3c:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8001a40:	d00e      	beq.n	8001a60 <LL_RCC_GetUSARTClockFreq+0xa8>
 8001a42:	4a37      	ldr	r2, [pc, #220]	; (8001b20 <LL_RCC_GetUSARTClockFreq+0x168>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d114      	bne.n	8001a72 <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001a48:	f000 f870 	bl	8001b2c <RCC_GetSystemClockFreq>
 8001a4c:	60f8      	str	r0, [r7, #12]
        break;
 8001a4e:	e059      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001a50:	f7ff fed8 	bl	8001804 <LL_RCC_HSI_IsReady>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d04d      	beq.n	8001af6 <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 8001a5a:	4b2f      	ldr	r3, [pc, #188]	; (8001b18 <LL_RCC_GetUSARTClockFreq+0x160>)
 8001a5c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001a5e:	e04a      	b.n	8001af6 <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001a60:	f7ff fee4 	bl	800182c <LL_RCC_LSE_IsReady>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d047      	beq.n	8001afa <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 8001a6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a6e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001a70:	e043      	b.n	8001afa <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001a72:	f000 f85b 	bl	8001b2c <RCC_GetSystemClockFreq>
 8001a76:	4603      	mov	r3, r0
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f000 f8e9 	bl	8001c50 <RCC_GetHCLKClockFreq>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4618      	mov	r0, r3
 8001a82:	f000 f8fb 	bl	8001c7c <RCC_GetPCLK1ClockFreq>
 8001a86:	60f8      	str	r0, [r7, #12]
        break;
 8001a88:	bf00      	nop
 8001a8a:	e03b      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2b30      	cmp	r3, #48	; 0x30
 8001a90:	d138      	bne.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7ff ff44 	bl	8001920 <LL_RCC_GetUSARTClockSource>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	4a22      	ldr	r2, [pc, #136]	; (8001b24 <LL_RCC_GetUSARTClockFreq+0x16c>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d009      	beq.n	8001ab4 <LL_RCC_GetUSARTClockFreq+0xfc>
 8001aa0:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8001aa4:	d00e      	beq.n	8001ac4 <LL_RCC_GetUSARTClockFreq+0x10c>
 8001aa6:	4a20      	ldr	r2, [pc, #128]	; (8001b28 <LL_RCC_GetUSARTClockFreq+0x170>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d114      	bne.n	8001ad6 <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8001aac:	f000 f83e 	bl	8001b2c <RCC_GetSystemClockFreq>
 8001ab0:	60f8      	str	r0, [r7, #12]
          break;
 8001ab2:	e027      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 8001ab4:	f7ff fea6 	bl	8001804 <LL_RCC_HSI_IsReady>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d01f      	beq.n	8001afe <LL_RCC_GetUSARTClockFreq+0x146>
          {
            usart_frequency = HSI_VALUE;
 8001abe:	4b16      	ldr	r3, [pc, #88]	; (8001b18 <LL_RCC_GetUSARTClockFreq+0x160>)
 8001ac0:	60fb      	str	r3, [r7, #12]
          }
          break;
 8001ac2:	e01c      	b.n	8001afe <LL_RCC_GetUSARTClockFreq+0x146>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 8001ac4:	f7ff feb2 	bl	800182c <LL_RCC_LSE_IsReady>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d019      	beq.n	8001b02 <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = LSE_VALUE;
 8001ace:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ad2:	60fb      	str	r3, [r7, #12]
          }
          break;
 8001ad4:	e015      	b.n	8001b02 <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001ad6:	f000 f829 	bl	8001b2c <RCC_GetSystemClockFreq>
 8001ada:	4603      	mov	r3, r0
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 f8b7 	bl	8001c50 <RCC_GetHCLKClockFreq>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f000 f8c9 	bl	8001c7c <RCC_GetPCLK1ClockFreq>
 8001aea:	60f8      	str	r0, [r7, #12]
          break;
 8001aec:	e00a      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8001aee:	bf00      	nop
 8001af0:	e008      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8001af2:	bf00      	nop
 8001af4:	e006      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8001af6:	bf00      	nop
 8001af8:	e004      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8001afa:	bf00      	nop
 8001afc:	e002      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8001afe:	bf00      	nop
 8001b00:	e000      	b.n	8001b04 <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8001b02:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8001b04:	68fb      	ldr	r3, [r7, #12]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	00030002 	.word	0x00030002
 8001b14:	00030001 	.word	0x00030001
 8001b18:	00f42400 	.word	0x00f42400
 8001b1c:	000c0008 	.word	0x000c0008
 8001b20:	000c0004 	.word	0x000c0004
 8001b24:	00300020 	.word	0x00300020
 8001b28:	00300010 	.word	0x00300010

08001b2c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001b32:	2300      	movs	r3, #0
 8001b34:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001b36:	f7ff febb 	bl	80018b0 <LL_RCC_GetSysClkSource>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b0c      	cmp	r3, #12
 8001b3e:	d851      	bhi.n	8001be4 <RCC_GetSystemClockFreq+0xb8>
 8001b40:	a201      	add	r2, pc, #4	; (adr r2, 8001b48 <RCC_GetSystemClockFreq+0x1c>)
 8001b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b46:	bf00      	nop
 8001b48:	08001b7d 	.word	0x08001b7d
 8001b4c:	08001be5 	.word	0x08001be5
 8001b50:	08001be5 	.word	0x08001be5
 8001b54:	08001be5 	.word	0x08001be5
 8001b58:	08001bd1 	.word	0x08001bd1
 8001b5c:	08001be5 	.word	0x08001be5
 8001b60:	08001be5 	.word	0x08001be5
 8001b64:	08001be5 	.word	0x08001be5
 8001b68:	08001bd7 	.word	0x08001bd7
 8001b6c:	08001be5 	.word	0x08001be5
 8001b70:	08001be5 	.word	0x08001be5
 8001b74:	08001be5 	.word	0x08001be5
 8001b78:	08001bdd 	.word	0x08001bdd
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001b7c:	f7ff fe6a 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d111      	bne.n	8001baa <RCC_GetSystemClockFreq+0x7e>
 8001b86:	f7ff fe65 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d004      	beq.n	8001b9a <RCC_GetSystemClockFreq+0x6e>
 8001b90:	f7ff fe72 	bl	8001878 <LL_RCC_MSI_GetRange>
 8001b94:	4603      	mov	r3, r0
 8001b96:	0a1b      	lsrs	r3, r3, #8
 8001b98:	e003      	b.n	8001ba2 <RCC_GetSystemClockFreq+0x76>
 8001b9a:	f7ff fe7b 	bl	8001894 <LL_RCC_MSI_GetRangeAfterStandby>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	4a28      	ldr	r2, [pc, #160]	; (8001c44 <RCC_GetSystemClockFreq+0x118>)
 8001ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba8:	e010      	b.n	8001bcc <RCC_GetSystemClockFreq+0xa0>
 8001baa:	f7ff fe53 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d004      	beq.n	8001bbe <RCC_GetSystemClockFreq+0x92>
 8001bb4:	f7ff fe60 	bl	8001878 <LL_RCC_MSI_GetRange>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	091b      	lsrs	r3, r3, #4
 8001bbc:	e003      	b.n	8001bc6 <RCC_GetSystemClockFreq+0x9a>
 8001bbe:	f7ff fe69 	bl	8001894 <LL_RCC_MSI_GetRangeAfterStandby>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	091b      	lsrs	r3, r3, #4
 8001bc6:	4a1f      	ldr	r2, [pc, #124]	; (8001c44 <RCC_GetSystemClockFreq+0x118>)
 8001bc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bcc:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001bce:	e033      	b.n	8001c38 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001bd0:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <RCC_GetSystemClockFreq+0x11c>)
 8001bd2:	607b      	str	r3, [r7, #4]
      break;
 8001bd4:	e030      	b.n	8001c38 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001bd6:	4b1d      	ldr	r3, [pc, #116]	; (8001c4c <RCC_GetSystemClockFreq+0x120>)
 8001bd8:	607b      	str	r3, [r7, #4]
      break;
 8001bda:	e02d      	b.n	8001c38 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001bdc:	f000 f876 	bl	8001ccc <RCC_PLL_GetFreqDomain_SYS>
 8001be0:	6078      	str	r0, [r7, #4]
      break;
 8001be2:	e029      	b.n	8001c38 <RCC_GetSystemClockFreq+0x10c>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001be4:	f7ff fe36 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d111      	bne.n	8001c12 <RCC_GetSystemClockFreq+0xe6>
 8001bee:	f7ff fe31 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d004      	beq.n	8001c02 <RCC_GetSystemClockFreq+0xd6>
 8001bf8:	f7ff fe3e 	bl	8001878 <LL_RCC_MSI_GetRange>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	0a1b      	lsrs	r3, r3, #8
 8001c00:	e003      	b.n	8001c0a <RCC_GetSystemClockFreq+0xde>
 8001c02:	f7ff fe47 	bl	8001894 <LL_RCC_MSI_GetRangeAfterStandby>
 8001c06:	4603      	mov	r3, r0
 8001c08:	0a1b      	lsrs	r3, r3, #8
 8001c0a:	4a0e      	ldr	r2, [pc, #56]	; (8001c44 <RCC_GetSystemClockFreq+0x118>)
 8001c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c10:	e010      	b.n	8001c34 <RCC_GetSystemClockFreq+0x108>
 8001c12:	f7ff fe1f 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d004      	beq.n	8001c26 <RCC_GetSystemClockFreq+0xfa>
 8001c1c:	f7ff fe2c 	bl	8001878 <LL_RCC_MSI_GetRange>
 8001c20:	4603      	mov	r3, r0
 8001c22:	091b      	lsrs	r3, r3, #4
 8001c24:	e003      	b.n	8001c2e <RCC_GetSystemClockFreq+0x102>
 8001c26:	f7ff fe35 	bl	8001894 <LL_RCC_MSI_GetRangeAfterStandby>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	091b      	lsrs	r3, r3, #4
 8001c2e:	4a05      	ldr	r2, [pc, #20]	; (8001c44 <RCC_GetSystemClockFreq+0x118>)
 8001c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c34:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001c36:	bf00      	nop
  }

  return frequency;
 8001c38:	687b      	ldr	r3, [r7, #4]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	08007848 	.word	0x08007848
 8001c48:	00f42400 	.word	0x00f42400
 8001c4c:	007a1200 	.word	0x007a1200

08001c50 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001c58:	f7ff fe38 	bl	80018cc <LL_RCC_GetAHBPrescaler>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	091b      	lsrs	r3, r3, #4
 8001c60:	f003 030f 	and.w	r3, r3, #15
 8001c64:	4a04      	ldr	r2, [pc, #16]	; (8001c78 <RCC_GetHCLKClockFreq+0x28>)
 8001c66:	5cd3      	ldrb	r3, [r2, r3]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	40d3      	lsrs	r3, r2
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	08007830 	.word	0x08007830

08001c7c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001c84:	f7ff fe30 	bl	80018e8 <LL_RCC_GetAPB1Prescaler>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	0a1b      	lsrs	r3, r3, #8
 8001c8c:	4a04      	ldr	r2, [pc, #16]	; (8001ca0 <RCC_GetPCLK1ClockFreq+0x24>)
 8001c8e:	5cd3      	ldrb	r3, [r2, r3]
 8001c90:	461a      	mov	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	40d3      	lsrs	r3, r2
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	08007840 	.word	0x08007840

08001ca4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001cac:	f7ff fe2a 	bl	8001904 <LL_RCC_GetAPB2Prescaler>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	0adb      	lsrs	r3, r3, #11
 8001cb4:	4a04      	ldr	r2, [pc, #16]	; (8001cc8 <RCC_GetPCLK2ClockFreq+0x24>)
 8001cb6:	5cd3      	ldrb	r3, [r2, r3]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	40d3      	lsrs	r3, r2
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	08007840 	.word	0x08007840

08001ccc <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001ccc:	b590      	push	{r4, r7, lr}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001cda:	f7ff fe51 	bl	8001980 <LL_RCC_PLL_GetMainSource>
 8001cde:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d02d      	beq.n	8001d42 <RCC_PLL_GetFreqDomain_SYS+0x76>
 8001ce6:	2b03      	cmp	r3, #3
 8001ce8:	d02e      	beq.n	8001d48 <RCC_PLL_GetFreqDomain_SYS+0x7c>
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d12f      	bne.n	8001d4e <RCC_PLL_GetFreqDomain_SYS+0x82>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001cee:	f7ff fdb1 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d111      	bne.n	8001d1c <RCC_PLL_GetFreqDomain_SYS+0x50>
 8001cf8:	f7ff fdac 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d004      	beq.n	8001d0c <RCC_PLL_GetFreqDomain_SYS+0x40>
 8001d02:	f7ff fdb9 	bl	8001878 <LL_RCC_MSI_GetRange>
 8001d06:	4603      	mov	r3, r0
 8001d08:	0a1b      	lsrs	r3, r3, #8
 8001d0a:	e003      	b.n	8001d14 <RCC_PLL_GetFreqDomain_SYS+0x48>
 8001d0c:	f7ff fdc2 	bl	8001894 <LL_RCC_MSI_GetRangeAfterStandby>
 8001d10:	4603      	mov	r3, r0
 8001d12:	0a1b      	lsrs	r3, r3, #8
 8001d14:	4a2f      	ldr	r2, [pc, #188]	; (8001dd4 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1a:	e010      	b.n	8001d3e <RCC_PLL_GetFreqDomain_SYS+0x72>
 8001d1c:	f7ff fd9a 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d004      	beq.n	8001d30 <RCC_PLL_GetFreqDomain_SYS+0x64>
 8001d26:	f7ff fda7 	bl	8001878 <LL_RCC_MSI_GetRange>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	091b      	lsrs	r3, r3, #4
 8001d2e:	e003      	b.n	8001d38 <RCC_PLL_GetFreqDomain_SYS+0x6c>
 8001d30:	f7ff fdb0 	bl	8001894 <LL_RCC_MSI_GetRangeAfterStandby>
 8001d34:	4603      	mov	r3, r0
 8001d36:	091b      	lsrs	r3, r3, #4
 8001d38:	4a26      	ldr	r2, [pc, #152]	; (8001dd4 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d3e:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001d40:	e02f      	b.n	8001da2 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001d42:	4b25      	ldr	r3, [pc, #148]	; (8001dd8 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8001d44:	607b      	str	r3, [r7, #4]
      break;
 8001d46:	e02c      	b.n	8001da2 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001d48:	4b24      	ldr	r3, [pc, #144]	; (8001ddc <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8001d4a:	607b      	str	r3, [r7, #4]
      break;
 8001d4c:	e029      	b.n	8001da2 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001d4e:	f7ff fd81 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d111      	bne.n	8001d7c <RCC_PLL_GetFreqDomain_SYS+0xb0>
 8001d58:	f7ff fd7c 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d004      	beq.n	8001d6c <RCC_PLL_GetFreqDomain_SYS+0xa0>
 8001d62:	f7ff fd89 	bl	8001878 <LL_RCC_MSI_GetRange>
 8001d66:	4603      	mov	r3, r0
 8001d68:	0a1b      	lsrs	r3, r3, #8
 8001d6a:	e003      	b.n	8001d74 <RCC_PLL_GetFreqDomain_SYS+0xa8>
 8001d6c:	f7ff fd92 	bl	8001894 <LL_RCC_MSI_GetRangeAfterStandby>
 8001d70:	4603      	mov	r3, r0
 8001d72:	0a1b      	lsrs	r3, r3, #8
 8001d74:	4a17      	ldr	r2, [pc, #92]	; (8001dd4 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001d76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d7a:	e010      	b.n	8001d9e <RCC_PLL_GetFreqDomain_SYS+0xd2>
 8001d7c:	f7ff fd6a 	bl	8001854 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d004      	beq.n	8001d90 <RCC_PLL_GetFreqDomain_SYS+0xc4>
 8001d86:	f7ff fd77 	bl	8001878 <LL_RCC_MSI_GetRange>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	091b      	lsrs	r3, r3, #4
 8001d8e:	e003      	b.n	8001d98 <RCC_PLL_GetFreqDomain_SYS+0xcc>
 8001d90:	f7ff fd80 	bl	8001894 <LL_RCC_MSI_GetRangeAfterStandby>
 8001d94:	4603      	mov	r3, r0
 8001d96:	091b      	lsrs	r3, r3, #4
 8001d98:	4a0e      	ldr	r2, [pc, #56]	; (8001dd4 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d9e:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001da0:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001da2:	f7ff fdfb 	bl	800199c <LL_RCC_PLL_GetDivider>
 8001da6:	4603      	mov	r3, r0
 8001da8:	091b      	lsrs	r3, r3, #4
 8001daa:	3301      	adds	r3, #1
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	fbb2 f4f3 	udiv	r4, r2, r3
 8001db2:	f7ff fdc9 	bl	8001948 <LL_RCC_PLL_GetN>
 8001db6:	4603      	mov	r3, r0
 8001db8:	fb03 f404 	mul.w	r4, r3, r4
 8001dbc:	f7ff fdd2 	bl	8001964 <LL_RCC_PLL_GetR>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	0e5b      	lsrs	r3, r3, #25
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	005b      	lsls	r3, r3, #1
 8001dc8:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd90      	pop	{r4, r7, pc}
 8001dd4:	08007848 	.word	0x08007848
 8001dd8:	00f42400 	.word	0x00f42400
 8001ddc:	007a1200 	.word	0x007a1200

08001de0 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001df0:	2b40      	cmp	r3, #64	; 0x40
 8001df2:	bf0c      	ite	eq
 8001df4:	2301      	moveq	r3, #1
 8001df6:	2300      	movne	r3, #0
 8001df8:	b2db      	uxtb	r3, r3
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr

08001e06 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
 8001e0e:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	461a      	mov	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	611a      	str	r2, [r3, #16]
}
 8001e1a:	bf00      	nop
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b084      	sub	sp, #16
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
 8001e2e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001e30:	2300      	movs	r3, #0
 8001e32:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7ff ffd3 	bl	8001de0 <LL_SPI_IsEnabled>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d13b      	bne.n	8001eb8 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e48:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	6811      	ldr	r1, [r2, #0]
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	6852      	ldr	r2, [r2, #4]
 8001e54:	4311      	orrs	r1, r2
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	68d2      	ldr	r2, [r2, #12]
 8001e5a:	4311      	orrs	r1, r2
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	6912      	ldr	r2, [r2, #16]
 8001e60:	4311      	orrs	r1, r2
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	6952      	ldr	r2, [r2, #20]
 8001e66:	4311      	orrs	r1, r2
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	6992      	ldr	r2, [r2, #24]
 8001e6c:	4311      	orrs	r1, r2
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	69d2      	ldr	r2, [r2, #28]
 8001e72:	4311      	orrs	r1, r2
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	6a12      	ldr	r2, [r2, #32]
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	431a      	orrs	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001e88:	f023 0304 	bic.w	r3, r3, #4
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	6891      	ldr	r1, [r2, #8]
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	6952      	ldr	r2, [r2, #20]
 8001e94:	0c12      	lsrs	r2, r2, #16
 8001e96:	430a      	orrs	r2, r1
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	6a1b      	ldr	r3, [r3, #32]
 8001ea2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ea6:	d105      	bne.n	8001eb4 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eac:	4619      	mov	r1, r3
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f7ff ffa9 	bl	8001e06 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b083      	sub	sp, #12
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
 8001ee6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	683a      	ldr	r2, [r7, #0]
 8001eec:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr

08001efa <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
 8001f02:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	683a      	ldr	r2, [r7, #0]
 8001f08:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr

08001f16 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	f043 0201 	orr.w	r2, r3, #1
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	615a      	str	r2, [r3, #20]
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <LL_TIM_StructInit>:
  *         to their default values.
  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)
  * @retval None
  */
void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000U;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	605a      	str	r2, [r3, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f50:	609a      	str	r2, [r3, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	60da      	str	r2, [r3, #12]
  TIM_InitStruct->RepetitionCounter = (uint8_t)0x00U;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	741a      	strb	r2, [r3, #16]
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
	...

08001f6c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a27      	ldr	r2, [pc, #156]	; (8002020 <LL_TIM_Init+0xb4>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d003      	beq.n	8001f90 <LL_TIM_Init+0x24>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f8e:	d106      	bne.n	8001f9e <LL_TIM_Init+0x32>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a1f      	ldr	r2, [pc, #124]	; (8002020 <LL_TIM_Init+0xb4>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d00b      	beq.n	8001fbe <LL_TIM_Init+0x52>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fac:	d007      	beq.n	8001fbe <LL_TIM_Init+0x52>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a1c      	ldr	r2, [pc, #112]	; (8002024 <LL_TIM_Init+0xb8>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d003      	beq.n	8001fbe <LL_TIM_Init+0x52>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a1b      	ldr	r2, [pc, #108]	; (8002028 <LL_TIM_Init+0xbc>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d106      	bne.n	8001fcc <LL_TIM_Init+0x60>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f7ff ff80 	bl	8001ede <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ff6c 	bl	8001ec2 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a0c      	ldr	r2, [pc, #48]	; (8002020 <LL_TIM_Init+0xb4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d007      	beq.n	8002002 <LL_TIM_Init+0x96>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a0b      	ldr	r2, [pc, #44]	; (8002024 <LL_TIM_Init+0xb8>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d003      	beq.n	8002002 <LL_TIM_Init+0x96>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a0a      	ldr	r2, [pc, #40]	; (8002028 <LL_TIM_Init+0xbc>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d105      	bne.n	800200e <LL_TIM_Init+0xa2>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	7c1b      	ldrb	r3, [r3, #16]
 8002006:	4619      	mov	r1, r3
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff ff76 	bl	8001efa <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff ff81 	bl	8001f16 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002014:	2301      	movs	r3, #1
}
 8002016:	4618      	mov	r0, r3
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40012c00 	.word	0x40012c00
 8002024:	40014000 	.word	0x40014000
 8002028:	40014400 	.word	0x40014400

0800202c <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0301 	and.w	r3, r3, #1
 800203c:	2b01      	cmp	r3, #1
 800203e:	bf0c      	ite	eq
 8002040:	2301      	moveq	r3, #1
 8002042:	2300      	movne	r3, #0
 8002044:	b2db      	uxtb	r3, r3
}
 8002046:	4618      	mov	r0, r3
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8002052:	b480      	push	{r7}
 8002054:	b083      	sub	sp, #12
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
 800205a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	431a      	orrs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	605a      	str	r2, [r3, #4]
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	431a      	orrs	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	609a      	str	r2, [r3, #8]
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <LL_USART_SetBaudRate>:
                                          uint32_t BaudRate)
#else
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
#endif
{
 800209e:	b4b0      	push	{r4, r5, r7}
 80020a0:	b085      	sub	sp, #20
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	60f8      	str	r0, [r7, #12]
 80020a6:	60b9      	str	r1, [r7, #8]
 80020a8:	607a      	str	r2, [r7, #4]
 80020aa:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 80020ac:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 80020ae:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020b6:	d114      	bne.n	80020e2 <LL_USART_SetBaudRate+0x44>
  {
#if defined(USART_PRESC_PRESCALER)
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, PrescalerValue, BaudRate));
#else
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	005a      	lsls	r2, r3, #1
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	085b      	lsrs	r3, r3, #1
 80020c0:	441a      	add	r2, r3
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	461d      	mov	r5, r3
#endif
    brrtemp = usartdiv & 0xFFF0U;
 80020cc:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 80020d0:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80020d2:	086b      	lsrs	r3, r5, #1
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	f003 0307 	and.w	r3, r3, #7
 80020da:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	60dc      	str	r4, [r3, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
#endif
  }
}
 80020e0:	e00a      	b.n	80020f8 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	085a      	lsrs	r2, r3, #1
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	441a      	add	r2, r3
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	461a      	mov	r2, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	60da      	str	r2, [r3, #12]
}
 80020f8:	bf00      	nop
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bcb0      	pop	{r4, r5, r7}
 8002100:	4770      	bx	lr
	...

08002104 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800210e:	2300      	movs	r3, #0
 8002110:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002112:	2300      	movs	r3, #0
 8002114:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f7ff ff88 	bl	800202c <LL_USART_IsEnabled>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d148      	bne.n	80021b4 <LL_USART_Init+0xb0>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	4b26      	ldr	r3, [pc, #152]	; (80021c0 <LL_USART_Init+0xbc>)
 8002128:	4013      	ands	r3, r2
 800212a:	683a      	ldr	r2, [r7, #0]
 800212c:	6851      	ldr	r1, [r2, #4]
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	68d2      	ldr	r2, [r2, #12]
 8002132:	4311      	orrs	r1, r2
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	6912      	ldr	r2, [r2, #16]
 8002138:	4311      	orrs	r1, r2
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	6992      	ldr	r2, [r2, #24]
 800213e:	430a      	orrs	r2, r1
 8002140:	431a      	orrs	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	4619      	mov	r1, r3
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff ff80 	bl	8002052 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	4619      	mov	r1, r3
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f7ff ff8d 	bl	8002078 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a18      	ldr	r2, [pc, #96]	; (80021c4 <LL_USART_Init+0xc0>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d104      	bne.n	8002170 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002166:	2003      	movs	r0, #3
 8002168:	f7ff fc26 	bl	80019b8 <LL_RCC_GetUSARTClockFreq>
 800216c:	60b8      	str	r0, [r7, #8]
 800216e:	e010      	b.n	8002192 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a15      	ldr	r2, [pc, #84]	; (80021c8 <LL_USART_Init+0xc4>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d104      	bne.n	8002182 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8002178:	200c      	movs	r0, #12
 800217a:	f7ff fc1d 	bl	80019b8 <LL_RCC_GetUSARTClockFreq>
 800217e:	60b8      	str	r0, [r7, #8]
 8002180:	e007      	b.n	8002192 <LL_USART_Init+0x8e>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a11      	ldr	r2, [pc, #68]	; (80021cc <LL_USART_Init+0xc8>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d103      	bne.n	8002192 <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800218a:	2030      	movs	r0, #48	; 0x30
 800218c:	f7ff fc14 	bl	80019b8 <LL_RCC_GetUSARTClockFreq>
 8002190:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d00d      	beq.n	80021b4 <LL_USART_Init+0xb0>
        && (USART_InitStruct->BaudRate != 0U))
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d009      	beq.n	80021b4 <LL_USART_Init+0xb0>
    {
      status = SUCCESS;
 80021a0:	2301      	movs	r3, #1
 80021a2:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	699a      	ldr	r2, [r3, #24]
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	68b9      	ldr	r1, [r7, #8]
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7ff ff75 	bl	800209e <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80021b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	efff69f3 	.word	0xefff69f3
 80021c4:	40013800 	.word	0x40013800
 80021c8:	40004400 	.word	0x40004400
 80021cc:	40004800 	.word	0x40004800

080021d0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80021da:	4909      	ldr	r1, [pc, #36]	; (8002200 <NVIC_EnableIRQ+0x30>)
 80021dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e0:	095b      	lsrs	r3, r3, #5
 80021e2:	79fa      	ldrb	r2, [r7, #7]
 80021e4:	f002 021f 	and.w	r2, r2, #31
 80021e8:	2001      	movs	r0, #1
 80021ea:	fa00 f202 	lsl.w	r2, r0, r2
 80021ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	e000e100 	.word	0xe000e100

08002204 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	6039      	str	r1, [r7, #0]
 800220e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002214:	2b00      	cmp	r3, #0
 8002216:	da0b      	bge.n	8002230 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002218:	490d      	ldr	r1, [pc, #52]	; (8002250 <NVIC_SetPriority+0x4c>)
 800221a:	79fb      	ldrb	r3, [r7, #7]
 800221c:	f003 030f 	and.w	r3, r3, #15
 8002220:	3b04      	subs	r3, #4
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	0112      	lsls	r2, r2, #4
 8002228:	b2d2      	uxtb	r2, r2
 800222a:	440b      	add	r3, r1
 800222c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800222e:	e009      	b.n	8002244 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002230:	4908      	ldr	r1, [pc, #32]	; (8002254 <NVIC_SetPriority+0x50>)
 8002232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	b2d2      	uxtb	r2, r2
 800223a:	0112      	lsls	r2, r2, #4
 800223c:	b2d2      	uxtb	r2, r2
 800223e:	440b      	add	r3, r1
 8002240:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	e000ed00 	.word	0xe000ed00
 8002254:	e000e100 	.word	0xe000e100

08002258 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	3b01      	subs	r3, #1
 8002264:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002268:	d301      	bcc.n	800226e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800226a:	2301      	movs	r3, #1
 800226c:	e00f      	b.n	800228e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800226e:	4a0a      	ldr	r2, [pc, #40]	; (8002298 <SysTick_Config+0x40>)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	3b01      	subs	r3, #1
 8002274:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002276:	210f      	movs	r1, #15
 8002278:	f04f 30ff 	mov.w	r0, #4294967295
 800227c:	f7ff ffc2 	bl	8002204 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002280:	4b05      	ldr	r3, [pc, #20]	; (8002298 <SysTick_Config+0x40>)
 8002282:	2200      	movs	r2, #0
 8002284:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002286:	4b04      	ldr	r3, [pc, #16]	; (8002298 <SysTick_Config+0x40>)
 8002288:	2207      	movs	r2, #7
 800228a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	e000e010 	.word	0xe000e010

0800229c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	431a      	orrs	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	609a      	str	r2, [r3, #8]
}
 80022b6:	bf00      	nop
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <LL_ADC_SetResolution>:
  *         @arg @ref LL_ADC_RESOLUTION_8B
  *         @arg @ref LL_ADC_RESOLUTION_6B
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
 80022ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	f023 0218 	bic.w	r2, r3, #24
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	431a      	orrs	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	60da      	str	r2, [r3, #12]
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <LL_ADC_SetDataAlignment>:
  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	f023 0220 	bic.w	r2, r3, #32
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	431a      	orrs	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	60da      	str	r2, [r3, #12]
}
 8002302:	bf00      	nop
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <LL_ADC_REG_SetTriggerSource>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 800230e:	b480      	push	{r7}
 8002310:	b083      	sub	sp, #12
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
 8002316:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	f423 627c 	bic.w	r2, r3, #4032	; 0xfc0
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	431a      	orrs	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	60da      	str	r2, [r3, #12]
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	f023 020f 	bic.w	r2, r3, #15
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	431a      	orrs	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800235a:	b490      	push	{r4, r7}
 800235c:	b086      	sub	sp, #24
 800235e:	af00      	add	r7, sp, #0
 8002360:	60f8      	str	r0, [r7, #12]
 8002362:	60b9      	str	r1, [r7, #8]
 8002364:	607a      	str	r2, [r7, #4]
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
#if defined(CORE_CM0PLUS)
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	3330      	adds	r3, #48	; 0x30
 800236a:	4619      	mov	r1, r3
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002372:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002376:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	fa93 f3a3 	rbit	r3, r3
 800237e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	fab3 f383 	clz	r3, r3
 8002386:	fa22 f303 	lsr.w	r3, r2, r3
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	440b      	add	r3, r1
 800238e:	461c      	mov	r4, r3
#endif
  
  MODIFY_REG(*preg,
 8002390:	6822      	ldr	r2, [r4, #0]
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	f003 031f 	and.w	r3, r3, #31
 8002398:	211f      	movs	r1, #31
 800239a:	fa01 f303 	lsl.w	r3, r1, r3
 800239e:	43db      	mvns	r3, r3
 80023a0:	401a      	ands	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	0e9b      	lsrs	r3, r3, #26
 80023a6:	f003 011f 	and.w	r1, r3, #31
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	f003 031f 	and.w	r3, r3, #31
 80023b0:	fa01 f303 	lsl.w	r3, r1, r3
 80023b4:	4313      	orrs	r3, r2
 80023b6:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80023b8:	bf00      	nop
 80023ba:	3718      	adds	r7, #24
 80023bc:	46bd      	mov	sp, r7
 80023be:	bc90      	pop	{r4, r7}
 80023c0:	4770      	bx	lr

080023c2 <LL_ADC_REG_SetContinuousMode>:
  *         @arg @ref LL_ADC_REG_CONV_SINGLE
  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
 80023ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	431a      	orrs	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	60da      	str	r2, [r3, #12]
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <LL_ADC_REG_SetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	f023 0203 	bic.w	r2, r3, #3
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	431a      	orrs	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	60da      	str	r2, [r3, #12]
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr

0800240e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800240e:	b490      	push	{r4, r7}
 8002410:	b08a      	sub	sp, #40	; 0x28
 8002412:	af00      	add	r7, sp, #0
 8002414:	60f8      	str	r0, [r7, #12]
 8002416:	60b9      	str	r1, [r7, #8]
 8002418:	607a      	str	r2, [r7, #4]
  
  MODIFY_REG(*preg,
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	3314      	adds	r3, #20
 800241e:	4619      	mov	r1, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002426:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800242a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	fa93 f3a3 	rbit	r3, r3
 8002432:	613b      	str	r3, [r7, #16]
  return(result);
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	fab3 f383 	clz	r3, r3
 800243a:	fa22 f303 	lsr.w	r3, r2, r3
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	440b      	add	r3, r1
 8002442:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 8002444:	6822      	ldr	r2, [r4, #0]
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 800244c:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8002450:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	fa93 f3a3 	rbit	r3, r3
 8002458:	61bb      	str	r3, [r7, #24]
  return(result);
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	fab3 f383 	clz	r3, r3
 8002460:	fa21 f303 	lsr.w	r3, r1, r3
 8002464:	2107      	movs	r1, #7
 8002466:	fa01 f303 	lsl.w	r3, r1, r3
 800246a:	43db      	mvns	r3, r3
 800246c:	401a      	ands	r2, r3
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 8002474:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8002478:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247c:	fa93 f3a3 	rbit	r3, r3
 8002480:	623b      	str	r3, [r7, #32]
  return(result);
 8002482:	6a3b      	ldr	r3, [r7, #32]
 8002484:	fab3 f383 	clz	r3, r3
 8002488:	fa21 f303 	lsr.w	r3, r1, r3
 800248c:	6879      	ldr	r1, [r7, #4]
 800248e:	fa01 f303 	lsl.w	r3, r1, r3
 8002492:	4313      	orrs	r3, r2
 8002494:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
#endif
}
 8002496:	bf00      	nop
 8002498:	3728      	adds	r7, #40	; 0x28
 800249a:	46bd      	mov	sp, r7
 800249c:	bc90      	pop	{r4, r7}
 800249e:	4770      	bx	lr

080024a0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024b8:	43db      	mvns	r3, r3
 80024ba:	401a      	ands	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f003 0320 	and.w	r3, r3, #32
 80024c2:	4908      	ldr	r1, [pc, #32]	; (80024e4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80024c4:	4099      	lsls	r1, r3
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	400b      	ands	r3, r1
 80024ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ce:	431a      	orrs	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL << (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80024d6:	bf00      	nop
 80024d8:	3714      	adds	r7, #20
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	0007ffff 	.word	0x0007ffff

080024e8 <LL_ADC_REG_SetTrigSource>:
  * @{
  */
/* Old functions name kept for legacy purpose, to be replaced by the          */
/* current functions name.                                                    */
__STATIC_INLINE void LL_ADC_REG_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  LL_ADC_REG_SetTriggerSource(ADCx, TriggerSource);
 80024f2:	6839      	ldr	r1, [r7, #0]
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f7ff ff0a 	bl	800230e <LL_ADC_REG_SetTriggerSource>
}
 80024fa:	bf00      	nop
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002512:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	6093      	str	r3, [r2, #8]
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002536:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800253a:	f043 0201 	orr.w	r2, r3, #1
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr

0800254e <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 800254e:	b480      	push	{r7}
 8002550:	b083      	sub	sp, #12
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
 8002556:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002560:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800256a:	4313      	orrs	r3, r2
 800256c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	2b01      	cmp	r3, #1
 8002592:	bf0c      	ite	eq
 8002594:	2301      	moveq	r3, #1
 8002596:	2300      	movne	r3, #0
 8002598:	b2db      	uxtb	r3, r3
}
 800259a:	4618      	mov	r0, r3
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr

080025a6 <LL_ADC_ClearFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	601a      	str	r2, [r3, #0]
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b089      	sub	sp, #36	; 0x24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	fa93 f3a3 	rbit	r3, r3
 80025da:	613b      	str	r3, [r7, #16]
  return(result);
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	fab3 f383 	clz	r3, r3
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	2103      	movs	r1, #3
 80025e6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ea:	43db      	mvns	r3, r3
 80025ec:	401a      	ands	r2, r3
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	fa93 f3a3 	rbit	r3, r3
 80025f8:	61bb      	str	r3, [r7, #24]
  return(result);
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	fab3 f383 	clz	r3, r3
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	6879      	ldr	r1, [r7, #4]
 8002604:	fa01 f303 	lsl.w	r3, r1, r3
 8002608:	431a      	orrs	r2, r3
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	601a      	str	r2, [r3, #0]
}
 800260e:	bf00      	nop
 8002610:	3724      	adds	r7, #36	; 0x24
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800261a:	b480      	push	{r7}
 800261c:	b085      	sub	sp, #20
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	43db      	mvns	r3, r3
 800262e:	401a      	ands	r2, r3
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	fb01 f303 	mul.w	r3, r1, r3
 8002638:	431a      	orrs	r2, r3
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	605a      	str	r2, [r3, #4]
}
 800263e:	bf00      	nop
 8002640:	3714      	adds	r7, #20
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr

0800264a <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800264a:	b480      	push	{r7}
 800264c:	b089      	sub	sp, #36	; 0x24
 800264e:	af00      	add	r7, sp, #0
 8002650:	60f8      	str	r0, [r7, #12]
 8002652:	60b9      	str	r1, [r7, #8]
 8002654:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	fa93 f3a3 	rbit	r3, r3
 8002664:	613b      	str	r3, [r7, #16]
  return(result);
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	fab3 f383 	clz	r3, r3
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	2103      	movs	r1, #3
 8002670:	fa01 f303 	lsl.w	r3, r1, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	401a      	ands	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	fa93 f3a3 	rbit	r3, r3
 8002682:	61bb      	str	r3, [r7, #24]
  return(result);
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	fab3 f383 	clz	r3, r3
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	6879      	ldr	r1, [r7, #4]
 800268e:	fa01 f303 	lsl.w	r3, r1, r3
 8002692:	431a      	orrs	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8002698:	bf00      	nop
 800269a:	3724      	adds	r7, #36	; 0x24
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b089      	sub	sp, #36	; 0x24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	68da      	ldr	r2, [r3, #12]
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	fa93 f3a3 	rbit	r3, r3
 80026be:	613b      	str	r3, [r7, #16]
  return(result);
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	fab3 f383 	clz	r3, r3
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	2103      	movs	r1, #3
 80026ca:	fa01 f303 	lsl.w	r3, r1, r3
 80026ce:	43db      	mvns	r3, r3
 80026d0:	401a      	ands	r2, r3
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	fa93 f3a3 	rbit	r3, r3
 80026dc:	61bb      	str	r3, [r7, #24]
  return(result);
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	fab3 f383 	clz	r3, r3
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	fa01 f303 	lsl.w	r3, r1, r3
 80026ec:	431a      	orrs	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	60da      	str	r2, [r3, #12]
}
 80026f2:	bf00      	nop
 80026f4:	3724      	adds	r7, #36	; 0x24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr

080026fe <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80026fe:	b480      	push	{r7}
 8002700:	b089      	sub	sp, #36	; 0x24
 8002702:	af00      	add	r7, sp, #0
 8002704:	60f8      	str	r0, [r7, #12]
 8002706:	60b9      	str	r1, [r7, #8]
 8002708:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6a1a      	ldr	r2, [r3, #32]
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	fa93 f3a3 	rbit	r3, r3
 8002718:	613b      	str	r3, [r7, #16]
  return(result);
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	fab3 f383 	clz	r3, r3
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	210f      	movs	r1, #15
 8002724:	fa01 f303 	lsl.w	r3, r1, r3
 8002728:	43db      	mvns	r3, r3
 800272a:	401a      	ands	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	fa93 f3a3 	rbit	r3, r3
 8002736:	61bb      	str	r3, [r7, #24]
  return(result);
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	fab3 f383 	clz	r3, r3
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	6879      	ldr	r1, [r7, #4]
 8002742:	fa01 f303 	lsl.w	r3, r1, r3
 8002746:	431a      	orrs	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 800274c:	bf00      	nop
 800274e:	3724      	adds	r7, #36	; 0x24
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002758:	b480      	push	{r7}
 800275a:	b089      	sub	sp, #36	; 0x24
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	0a1b      	lsrs	r3, r3, #8
 800276c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	fa93 f3a3 	rbit	r3, r3
 8002774:	613b      	str	r3, [r7, #16]
  return(result);
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	fab3 f383 	clz	r3, r3
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	210f      	movs	r1, #15
 8002780:	fa01 f303 	lsl.w	r3, r1, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	401a      	ands	r2, r3
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	0a1b      	lsrs	r3, r3, #8
 800278c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	fa93 f3a3 	rbit	r3, r3
 8002794:	61bb      	str	r3, [r7, #24]
  return(result);
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	fab3 f383 	clz	r3, r3
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	6879      	ldr	r1, [r7, #4]
 80027a0:	fa01 f303 	lsl.w	r3, r1, r3
 80027a4:	431a      	orrs	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80027aa:	bf00      	nop
 80027ac:	3724      	adds	r7, #36	; 0x24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b083      	sub	sp, #12
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	619a      	str	r2, [r3, #24]
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
	...

080027d4 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80027dc:	4908      	ldr	r1, [pc, #32]	; (8002800 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80027de:	4b08      	ldr	r3, [pc, #32]	; (8002800 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80027e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80027e8:	4b05      	ldr	r3, [pc, #20]	; (8002800 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80027ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	4013      	ands	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80027f2:	68fb      	ldr	r3, [r7, #12]
}
 80027f4:	bf00      	nop
 80027f6:	3714      	adds	r7, #20
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	40021000 	.word	0x40021000

08002804 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800280c:	4908      	ldr	r1, [pc, #32]	; (8002830 <LL_APB1_GRP1_EnableClock+0x2c>)
 800280e:	4b08      	ldr	r3, [pc, #32]	; (8002830 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002810:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4313      	orrs	r3, r2
 8002816:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002818:	4b05      	ldr	r3, [pc, #20]	; (8002830 <LL_APB1_GRP1_EnableClock+0x2c>)
 800281a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4013      	ands	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002822:	68fb      	ldr	r3, [r7, #12]
}
 8002824:	bf00      	nop
 8002826:	3714      	adds	r7, #20
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	40021000 	.word	0x40021000

08002834 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800283c:	4908      	ldr	r1, [pc, #32]	; (8002860 <LL_APB2_GRP1_EnableClock+0x2c>)
 800283e:	4b08      	ldr	r3, [pc, #32]	; (8002860 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002840:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4313      	orrs	r3, r2
 8002846:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002848:	4b05      	ldr	r3, [pc, #20]	; (8002860 <LL_APB2_GRP1_EnableClock+0x2c>)
 800284a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4013      	ands	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002852:	68fb      	ldr	r3, [r7, #12]
}
 8002854:	bf00      	nop
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr
 8002860:	40021000 	.word	0x40021000

08002864 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b04      	cmp	r3, #4
 8002870:	d106      	bne.n	8002880 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8002872:	4a09      	ldr	r2, [pc, #36]	; (8002898 <LL_SYSTICK_SetClkSource+0x34>)
 8002874:	4b08      	ldr	r3, [pc, #32]	; (8002898 <LL_SYSTICK_SetClkSource+0x34>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f043 0304 	orr.w	r3, r3, #4
 800287c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 800287e:	e005      	b.n	800288c <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8002880:	4a05      	ldr	r2, [pc, #20]	; (8002898 <LL_SYSTICK_SetClkSource+0x34>)
 8002882:	4b05      	ldr	r3, [pc, #20]	; (8002898 <LL_SYSTICK_SetClkSource+0x34>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f023 0304 	bic.w	r3, r3, #4
 800288a:	6013      	str	r3, [r2, #0]
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	e000e010 	.word	0xe000e010

0800289c <LL_SYSTICK_DisableIT>:
  * @brief  Disable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_DisableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_DisableIT(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80028a0:	4a05      	ldr	r2, [pc, #20]	; (80028b8 <LL_SYSTICK_DisableIT+0x1c>)
 80028a2:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <LL_SYSTICK_DisableIT+0x1c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f023 0302 	bic.w	r3, r3, #2
 80028aa:	6013      	str	r3, [r2, #0]
}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	e000e010 	.word	0xe000e010

080028bc <LL_SPI_Enable>:
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	601a      	str	r2, [r3, #0]
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <LL_SPI_SetRxFIFOThreshold>:
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	431a      	orrs	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	605a      	str	r2, [r3, #4]
}
 80028f6:	bf00      	nop
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
	...

08002904 <LL_RCC_HSE_EnableBypass>:
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8002908:	4a05      	ldr	r2, [pc, #20]	; (8002920 <LL_RCC_HSE_EnableBypass+0x1c>)
 800290a:	4b05      	ldr	r3, [pc, #20]	; (8002920 <LL_RCC_HSE_EnableBypass+0x1c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002912:	6013      	str	r3, [r2, #0]
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	40021000 	.word	0x40021000

08002924 <LL_RCC_HSE_Enable>:
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002928:	4a05      	ldr	r2, [pc, #20]	; (8002940 <LL_RCC_HSE_Enable+0x1c>)
 800292a:	4b05      	ldr	r3, [pc, #20]	; (8002940 <LL_RCC_HSE_Enable+0x1c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002932:	6013      	str	r3, [r2, #0]
}
 8002934:	bf00      	nop
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	40021000 	.word	0x40021000

08002944 <LL_RCC_HSE_IsReady>:
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8002948:	4b07      	ldr	r3, [pc, #28]	; (8002968 <LL_RCC_HSE_IsReady+0x24>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002950:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002954:	bf0c      	ite	eq
 8002956:	2301      	moveq	r3, #1
 8002958:	2300      	movne	r3, #0
 800295a:	b2db      	uxtb	r3, r3
}
 800295c:	4618      	mov	r0, r3
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40021000 	.word	0x40021000

0800296c <LL_RCC_SetSysClkSource>:
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002974:	4906      	ldr	r1, [pc, #24]	; (8002990 <LL_RCC_SetSysClkSource+0x24>)
 8002976:	4b06      	ldr	r3, [pc, #24]	; (8002990 <LL_RCC_SetSysClkSource+0x24>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f023 0203 	bic.w	r2, r3, #3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4313      	orrs	r3, r2
 8002982:	608b      	str	r3, [r1, #8]
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	40021000 	.word	0x40021000

08002994 <LL_RCC_GetSysClkSource>:
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002998:	4b04      	ldr	r3, [pc, #16]	; (80029ac <LL_RCC_GetSysClkSource+0x18>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f003 030c 	and.w	r3, r3, #12
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	40021000 	.word	0x40021000

080029b0 <LL_RCC_SetAHBPrescaler>:
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80029b8:	4906      	ldr	r1, [pc, #24]	; (80029d4 <LL_RCC_SetAHBPrescaler+0x24>)
 80029ba:	4b06      	ldr	r3, [pc, #24]	; (80029d4 <LL_RCC_SetAHBPrescaler+0x24>)
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	608b      	str	r3, [r1, #8]
}
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr
 80029d4:	40021000 	.word	0x40021000

080029d8 <LL_RCC_SetAPB1Prescaler>:
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80029e0:	4906      	ldr	r1, [pc, #24]	; (80029fc <LL_RCC_SetAPB1Prescaler+0x24>)
 80029e2:	4b06      	ldr	r3, [pc, #24]	; (80029fc <LL_RCC_SetAPB1Prescaler+0x24>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	608b      	str	r3, [r1, #8]
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	40021000 	.word	0x40021000

08002a00 <LL_RCC_SetAPB2Prescaler>:
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002a08:	4906      	ldr	r1, [pc, #24]	; (8002a24 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002a0a:	4b06      	ldr	r3, [pc, #24]	; (8002a24 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	608b      	str	r3, [r1, #8]
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	40021000 	.word	0x40021000

08002a28 <LL_RCC_ConfigMCO>:
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 8002a32:	4808      	ldr	r0, [pc, #32]	; (8002a54 <LL_RCC_ConfigMCO+0x2c>)
 8002a34:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <LL_RCC_ConfigMCO+0x2c>)
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a3c:	6879      	ldr	r1, [r7, #4]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	430b      	orrs	r3, r1
 8002a42:	4313      	orrs	r3, r2
 8002a44:	6083      	str	r3, [r0, #8]
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40021000 	.word	0x40021000

08002a58 <LL_RCC_SetI2CClockSource>:
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U)); 
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	0e1a      	lsrs	r2, r3, #24
 8002a64:	4b0e      	ldr	r3, [pc, #56]	; (8002aa0 <LL_RCC_SetI2CClockSource+0x48>)
 8002a66:	4413      	add	r3, r2
 8002a68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3U << ((I2CxSource & 0x00FF0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x00FF0000U) >> 16U)));
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	0c1b      	lsrs	r3, r3, #16
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	2103      	movs	r1, #3
 8002a76:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7a:	43db      	mvns	r3, r3
 8002a7c:	401a      	ands	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	b2d9      	uxtb	r1, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	0c1b      	lsrs	r3, r3, #16
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	601a      	str	r2, [r3, #0]
}
 8002a92:	bf00      	nop
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	40021088 	.word	0x40021088

08002aa4 <LL_RCC_SetADCClockSource>:
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002aac:	4907      	ldr	r1, [pc, #28]	; (8002acc <LL_RCC_SetADCClockSource+0x28>)
 8002aae:	4b07      	ldr	r3, [pc, #28]	; (8002acc <LL_RCC_SetADCClockSource+0x28>)
 8002ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ab4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	40021000 	.word	0x40021000

08002ad0 <LL_RCC_PLL_Enable>:
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002ad4:	4a05      	ldr	r2, [pc, #20]	; (8002aec <LL_RCC_PLL_Enable+0x1c>)
 8002ad6:	4b05      	ldr	r3, [pc, #20]	; (8002aec <LL_RCC_PLL_Enable+0x1c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ade:	6013      	str	r3, [r2, #0]
}
 8002ae0:	bf00      	nop
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	40021000 	.word	0x40021000

08002af0 <LL_RCC_PLL_IsReady>:
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8002af4:	4b07      	ldr	r3, [pc, #28]	; (8002b14 <LL_RCC_PLL_IsReady+0x24>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002afc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002b00:	bf0c      	ite	eq
 8002b02:	2301      	moveq	r3, #1
 8002b04:	2300      	movne	r3, #0
 8002b06:	b2db      	uxtb	r3, r3
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	40021000 	.word	0x40021000

08002b18 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	607a      	str	r2, [r7, #4]
 8002b24:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8002b26:	480a      	ldr	r0, [pc, #40]	; (8002b50 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002b28:	4b09      	ldr	r3, [pc, #36]	; (8002b50 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002b2a:	68da      	ldr	r2, [r3, #12]
 8002b2c:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	68f9      	ldr	r1, [r7, #12]
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	4311      	orrs	r1, r2
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	0212      	lsls	r2, r2, #8
 8002b3a:	4311      	orrs	r1, r2
 8002b3c:	683a      	ldr	r2, [r7, #0]
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	4313      	orrs	r3, r2
 8002b42:	60c3      	str	r3, [r0, #12]
}
 8002b44:	bf00      	nop
 8002b46:	3714      	adds	r7, #20
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr
 8002b50:	40021000 	.word	0x40021000
 8002b54:	f9ff808c 	.word	0xf9ff808c

08002b58 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8002b5c:	4a05      	ldr	r2, [pc, #20]	; (8002b74 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8002b5e:	4b05      	ldr	r3, [pc, #20]	; (8002b74 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b66:	60d3      	str	r3, [r2, #12]
}
 8002b68:	bf00      	nop
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	40021000 	.word	0x40021000

08002b78 <LL_I2C_Enable>:
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f043 0201 	orr.w	r2, r3, #1
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	601a      	str	r2, [r3, #0]
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <LL_I2C_Disable>:
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f023 0201 	bic.w	r2, r3, #1
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	601a      	str	r2, [r3, #0]
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <LL_USART_Enable>:
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f043 0201 	orr.w	r2, r3, #1
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	601a      	str	r2, [r3, #0]
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <LL_USART_DisableSCLKOutput>:
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	605a      	str	r2, [r3, #4]
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <LL_USART_DisableOverrunDetect>:
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	609a      	str	r2, [r3, #8]
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f043 0220 	orr.w	r2, r3, #32
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	601a      	str	r2, [r3, #0]
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8002c38:	b490      	push	{r4, r7}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8002c42:	4c11      	ldr	r4, [pc, #68]	; (8002c88 <LL_SYSCFG_SetEXTISource+0x50>)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	490f      	ldr	r1, [pc, #60]	; (8002c88 <LL_SYSCFG_SetEXTISource+0x50>)
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	b2d2      	uxtb	r2, r2
 8002c4e:	3202      	adds	r2, #2
 8002c50:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	0c12      	lsrs	r2, r2, #16
 8002c58:	43d2      	mvns	r2, r2
 8002c5a:	4011      	ands	r1, r2
 8002c5c:	683a      	ldr	r2, [r7, #0]
 8002c5e:	0c12      	lsrs	r2, r2, #16
 8002c60:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c62:	68fa      	ldr	r2, [r7, #12]
 8002c64:	fa92 f2a2 	rbit	r2, r2
 8002c68:	60ba      	str	r2, [r7, #8]
  return(result);
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	fab2 f282 	clz	r2, r2
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	fa00 f202 	lsl.w	r2, r0, r2
 8002c76:	430a      	orrs	r2, r1
 8002c78:	3302      	adds	r3, #2
 8002c7a:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
 8002c7e:	bf00      	nop
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bc90      	pop	{r4, r7}
 8002c86:	4770      	bx	lr
 8002c88:	40010000 	.word	0x40010000

08002c8c <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002c94:	4906      	ldr	r1, [pc, #24]	; (8002cb0 <LL_FLASH_SetLatency+0x24>)
 8002c96:	4b06      	ldr	r3, [pc, #24]	; (8002cb0 <LL_FLASH_SetLatency+0x24>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f023 0207 	bic.w	r2, r3, #7
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	600b      	str	r3, [r1, #0]
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	40022000 	.word	0x40022000

08002cb4 <LL_TIM_ClearFlag_UPDATE>:
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f06f 0201 	mvn.w	r2, #1
 8002cc2:	611a      	str	r2, [r3, #16]
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <LL_TIM_EnableIT_UPDATE>:
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	f043 0201 	orr.w	r2, r3, #1
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	60da      	str	r2, [r3, #12]
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <SystemClock_Config>:
#include "stm32l4xx_ll_tim.h"
#include "Periph_Init.h"
#include "TomLib_SYS.h"


void SystemClock_Config(void) {
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002cf4:	2001      	movs	r0, #1
 8002cf6:	f7ff fd9d 	bl	8002834 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8002cfa:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002cfe:	f7ff fd81 	bl	8002804 <LL_APB1_GRP1_EnableClock>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8002d02:	2001      	movs	r0, #1
 8002d04:	f7ff ffc2 	bl	8002c8c <LL_FLASH_SetLatency>

	LL_RCC_HSE_Enable();
 8002d08:	f7ff fe0c 	bl	8002924 <LL_RCC_HSE_Enable>
	LL_RCC_HSE_EnableBypass();
 8002d0c:	f7ff fdfa 	bl	8002904 <LL_RCC_HSE_EnableBypass>

	while (LL_RCC_HSE_IsReady() != 1) {}
 8002d10:	bf00      	nop
 8002d12:	f7ff fe17 	bl	8002944 <LL_RCC_HSE_IsReady>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d1fa      	bne.n	8002d12 <SystemClock_Config+0x22>

	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 16,LL_RCC_PLLR_DIV_4);
 8002d1c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d20:	2210      	movs	r2, #16
 8002d22:	2100      	movs	r1, #0
 8002d24:	2003      	movs	r0, #3
 8002d26:	f7ff fef7 	bl	8002b18 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_EnableDomain_SYS();
 8002d2a:	f7ff ff15 	bl	8002b58 <LL_RCC_PLL_EnableDomain_SYS>
	LL_RCC_PLL_Enable();
 8002d2e:	f7ff fecf 	bl	8002ad0 <LL_RCC_PLL_Enable>

	while (LL_RCC_PLL_IsReady() != 1) {}
 8002d32:	bf00      	nop
 8002d34:	f7ff fedc 	bl	8002af0 <LL_RCC_PLL_IsReady>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d1fa      	bne.n	8002d34 <SystemClock_Config+0x44>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002d3e:	2003      	movs	r0, #3
 8002d40:	f7ff fe14 	bl	800296c <LL_RCC_SetSysClkSource>

	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {}
 8002d44:	bf00      	nop
 8002d46:	f7ff fe25 	bl	8002994 <LL_RCC_GetSysClkSource>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b0c      	cmp	r3, #12
 8002d4e:	d1fa      	bne.n	8002d46 <SystemClock_Config+0x56>
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002d50:	2000      	movs	r0, #0
 8002d52:	f7ff fe2d 	bl	80029b0 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002d56:	2000      	movs	r0, #0
 8002d58:	f7ff fe3e 	bl	80029d8 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002d5c:	2000      	movs	r0, #0
 8002d5e:	f7ff fe4f 	bl	8002a00 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetI2CClockSource(LL_RCC_I2C2_CLKSOURCE_PCLK1);
 8002d62:	f44f 2060 	mov.w	r0, #917504	; 0xe0000
 8002d66:	f7ff fe77 	bl	8002a58 <LL_RCC_SetI2CClockSource>

	LL_RCC_ConfigMCO(LL_RCC_MCO1SOURCE_SYSCLK, LL_RCC_MCO1_DIV_1);
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8002d70:	f7ff fe5a 	bl	8002a28 <LL_RCC_ConfigMCO>

	SystemCoreClockUpdate();
 8002d74:	f001 fcd8 	bl	8004728 <SystemCoreClockUpdate>

	LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8002d78:	2004      	movs	r0, #4
 8002d7a:	f7ff fd73 	bl	8002864 <LL_SYSTICK_SetClkSource>
	SysTick_Config(SystemCoreClock / 100000);
 8002d7e:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <SystemClock_Config+0xbc>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	095b      	lsrs	r3, r3, #5
 8002d84:	4a0a      	ldr	r2, [pc, #40]	; (8002db0 <SystemClock_Config+0xc0>)
 8002d86:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8a:	09db      	lsrs	r3, r3, #7
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff fa63 	bl	8002258 <SysTick_Config>
	NVIC_SetPriority(SysTick_IRQn,3);
 8002d92:	2103      	movs	r1, #3
 8002d94:	f04f 30ff 	mov.w	r0, #4294967295
 8002d98:	f7ff fa34 	bl	8002204 <NVIC_SetPriority>
	LL_SYSTICK_DisableIT();
 8002d9c:	f7ff fd7e 	bl	800289c <LL_SYSTICK_DisableIT>
	LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8002da0:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8002da4:	f7ff fe7e 	bl	8002aa4 <LL_RCC_SetADCClockSource>


}
 8002da8:	bf00      	nop
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	20000020 	.word	0x20000020
 8002db0:	0a7c5ac5 	.word	0x0a7c5ac5

08002db4 <GPIO_Init>:


void GPIO_Init(void)
{ 	/*Povolen hodin do GPIO periferi*/
 8002db4:	b580      	push	{r7, lr}
 8002db6:	af00      	add	r7, sp, #0
	WRITE_REG(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN | RCC_AHB2ENR_GPIOBEN | RCC_AHB2ENR_GPIOCEN) ;
 8002db8:	4ba1      	ldr	r3, [pc, #644]	; (8003040 <GPIO_Init+0x28c>)
 8002dba:	2207      	movs	r2, #7
 8002dbc:	64da      	str	r2, [r3, #76]	; 0x4c


	/*USBPWREN Init*/
	LL_GPIO_SetPinMode(GPIOA,USBPWREN,LL_GPIO_MODE_INPUT);
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dc6:	f7ff fbfb 	bl	80025c0 <LL_GPIO_SetPinMode>

	/*USART2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART2_TX,LL_GPIO_MODE_ALTERNATE);
 8002dca:	2202      	movs	r2, #2
 8002dcc:	2104      	movs	r1, #4
 8002dce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dd2:	f7ff fbf5 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART2_RX,LL_GPIO_MODE_ALTERNATE);
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	2108      	movs	r1, #8
 8002dda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dde:	f7ff fbef 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_TX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002de2:	2201      	movs	r2, #1
 8002de4:	2104      	movs	r1, #4
 8002de6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dea:	f7ff fc2e 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_RX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002dee:	2201      	movs	r2, #1
 8002df0:	2108      	movs	r1, #8
 8002df2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002df6:	f7ff fc28 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_TX,LL_GPIO_AF_7);
 8002dfa:	2207      	movs	r2, #7
 8002dfc:	2104      	movs	r1, #4
 8002dfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e02:	f7ff fc7c 	bl	80026fe <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_RX,LL_GPIO_AF_7);
 8002e06:	2207      	movs	r2, #7
 8002e08:	2108      	movs	r1, #8
 8002e0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e0e:	f7ff fc76 	bl	80026fe <LL_GPIO_SetAFPin_0_7>

	/*Analog SENS GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,SENS1,LL_GPIO_MODE_ANALOG);
 8002e12:	2203      	movs	r2, #3
 8002e14:	2110      	movs	r1, #16
 8002e16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e1a:	f7ff fbd1 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,SENS2,LL_GPIO_MODE_ANALOG);
 8002e1e:	2203      	movs	r2, #3
 8002e20:	2120      	movs	r1, #32
 8002e22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e26:	f7ff fbcb 	bl	80025c0 <LL_GPIO_SetPinMode>

	/*Power EN GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,_5V_EN,LL_GPIO_MODE_OUTPUT);
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	2180      	movs	r1, #128	; 0x80
 8002e2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e32:	f7ff fbc5 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,_3V3_EN,LL_GPIO_MODE_OUTPUT);
 8002e36:	2201      	movs	r2, #1
 8002e38:	2140      	movs	r1, #64	; 0x40
 8002e3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e3e:	f7ff fbbf 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,_5V_EN,LL_GPIO_SPEED_FREQ_LOW);
 8002e42:	2200      	movs	r2, #0
 8002e44:	2180      	movs	r1, #128	; 0x80
 8002e46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e4a:	f7ff fbfe 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,_3V3_EN,LL_GPIO_SPEED_FREQ_LOW);
 8002e4e:	2200      	movs	r2, #0
 8002e50:	2140      	movs	r1, #64	; 0x40
 8002e52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e56:	f7ff fbf8 	bl	800264a <LL_GPIO_SetPinSpeed>

	/*MCO Init*/
	LL_GPIO_SetPinMode(GPIOA,MCO,LL_GPIO_MODE_ALTERNATE);
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e64:	f7ff fbac 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,MCO,LL_GPIO_SPEED_FREQ_VERY_HIGH);
 8002e68:	2203      	movs	r2, #3
 8002e6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e72:	f7ff fbea 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_8_15(GPIOA,MCO,LL_GPIO_AF_0);
 8002e76:	2200      	movs	r2, #0
 8002e78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e80:	f7ff fc6a 	bl	8002758 <LL_GPIO_SetAFPin_8_15>

	/*USART1 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART1_TX,LL_GPIO_MODE_ALTERNATE);
 8002e84:	2202      	movs	r2, #2
 8002e86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e8e:	f7ff fb97 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART1_RX,LL_GPIO_MODE_ALTERNATE);
 8002e92:	2202      	movs	r2, #2
 8002e94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e9c:	f7ff fb90 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_TX,LL_GPIO_SPEED_FREQ_HIGH);
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ea6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002eaa:	f7ff fbce 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_RX,LL_GPIO_SPEED_FREQ_HIGH);
 8002eae:	2202      	movs	r2, #2
 8002eb0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002eb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002eb8:	f7ff fbc7 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinPull(GPIOA,USART1_RX,LL_GPIO_PULL_UP);
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ec2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ec6:	f7ff fbed 	bl	80026a4 <LL_GPIO_SetPinPull>
	LL_GPIO_SetAFPin_8_15(GPIOA,USART1_TX,LL_GPIO_AF_7);
 8002eca:	2207      	movs	r2, #7
 8002ecc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ed0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ed4:	f7ff fc40 	bl	8002758 <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOA,USART1_RX,LL_GPIO_AF_7);
 8002ed8:	2207      	movs	r2, #7
 8002eda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ede:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ee2:	f7ff fc39 	bl	8002758 <LL_GPIO_SetAFPin_8_15>

	/*ALERT Init*/
	LL_GPIO_SetPinMode(GPIOB,ALERT,LL_GPIO_MODE_INPUT);
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2102      	movs	r1, #2
 8002eea:	4856      	ldr	r0, [pc, #344]	; (8003044 <GPIO_Init+0x290>)
 8002eec:	f7ff fb68 	bl	80025c0 <LL_GPIO_SetPinMode>

	/*WP Init*/
	LL_GPIO_SetPinMode(GPIOB,WP,LL_GPIO_MODE_OUTPUT);
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	2104      	movs	r1, #4
 8002ef4:	4853      	ldr	r0, [pc, #332]	; (8003044 <GPIO_Init+0x290>)
 8002ef6:	f7ff fb63 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinOutputType(GPIOB,WP,LL_GPIO_OUTPUT_PUSHPULL);
 8002efa:	2200      	movs	r2, #0
 8002efc:	2104      	movs	r1, #4
 8002efe:	4851      	ldr	r0, [pc, #324]	; (8003044 <GPIO_Init+0x290>)
 8002f00:	f7ff fb8b 	bl	800261a <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinSpeed(GPIOB,WP,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002f04:	2201      	movs	r2, #1
 8002f06:	2104      	movs	r1, #4
 8002f08:	484e      	ldr	r0, [pc, #312]	; (8003044 <GPIO_Init+0x290>)
 8002f0a:	f7ff fb9e 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetOutputPin(GPIOB,WP);
 8002f0e:	2104      	movs	r1, #4
 8002f10:	484c      	ldr	r0, [pc, #304]	; (8003044 <GPIO_Init+0x290>)
 8002f12:	f7ff fc50 	bl	80027b6 <LL_GPIO_SetOutputPin>

	/*I2C2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,I2C2_SCL,LL_GPIO_MODE_ALTERNATE);
 8002f16:	2202      	movs	r2, #2
 8002f18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f1c:	4849      	ldr	r0, [pc, #292]	; (8003044 <GPIO_Init+0x290>)
 8002f1e:	f7ff fb4f 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,I2C2_SDA,LL_GPIO_MODE_ALTERNATE);
 8002f22:	2202      	movs	r2, #2
 8002f24:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f28:	4846      	ldr	r0, [pc, #280]	; (8003044 <GPIO_Init+0x290>)
 8002f2a:	f7ff fb49 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SCL,LL_GPIO_SPEED_FREQ_HIGH);
 8002f2e:	2202      	movs	r2, #2
 8002f30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f34:	4843      	ldr	r0, [pc, #268]	; (8003044 <GPIO_Init+0x290>)
 8002f36:	f7ff fb88 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SDA,LL_GPIO_SPEED_FREQ_HIGH);
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f40:	4840      	ldr	r0, [pc, #256]	; (8003044 <GPIO_Init+0x290>)
 8002f42:	f7ff fb82 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SCL,LL_GPIO_OUTPUT_OPENDRAIN);
 8002f46:	2201      	movs	r2, #1
 8002f48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f4c:	483d      	ldr	r0, [pc, #244]	; (8003044 <GPIO_Init+0x290>)
 8002f4e:	f7ff fb64 	bl	800261a <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SDA,LL_GPIO_OUTPUT_OPENDRAIN);
 8002f52:	2201      	movs	r2, #1
 8002f54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f58:	483a      	ldr	r0, [pc, #232]	; (8003044 <GPIO_Init+0x290>)
 8002f5a:	f7ff fb5e 	bl	800261a <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SCL,LL_GPIO_AF_4);
 8002f5e:	2204      	movs	r2, #4
 8002f60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f64:	4837      	ldr	r0, [pc, #220]	; (8003044 <GPIO_Init+0x290>)
 8002f66:	f7ff fbf7 	bl	8002758 <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SDA,LL_GPIO_AF_4);
 8002f6a:	2204      	movs	r2, #4
 8002f6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f70:	4834      	ldr	r0, [pc, #208]	; (8003044 <GPIO_Init+0x290>)
 8002f72:	f7ff fbf1 	bl	8002758 <LL_GPIO_SetAFPin_8_15>

	/*LGHTNG_CS Init*/
	LL_GPIO_SetPinMode(GPIOB,LGHTNG_CS,LL_GPIO_MODE_OUTPUT);
 8002f76:	2201      	movs	r2, #1
 8002f78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f7c:	4831      	ldr	r0, [pc, #196]	; (8003044 <GPIO_Init+0x290>)
 8002f7e:	f7ff fb1f 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,LGHTNG_CS,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002f82:	2201      	movs	r2, #1
 8002f84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f88:	482e      	ldr	r0, [pc, #184]	; (8003044 <GPIO_Init+0x290>)
 8002f8a:	f7ff fb5e 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetOutputPin(GPIOB,LGHTNG_CS);
 8002f8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f92:	482c      	ldr	r0, [pc, #176]	; (8003044 <GPIO_Init+0x290>)
 8002f94:	f7ff fc0f 	bl	80027b6 <LL_GPIO_SetOutputPin>

	/*SPI2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,SPI2_SCK,LL_GPIO_MODE_ALTERNATE);
 8002f98:	2202      	movs	r2, #2
 8002f9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f9e:	4829      	ldr	r0, [pc, #164]	; (8003044 <GPIO_Init+0x290>)
 8002fa0:	f7ff fb0e 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MISO,LL_GPIO_MODE_ALTERNATE);
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002faa:	4826      	ldr	r0, [pc, #152]	; (8003044 <GPIO_Init+0x290>)
 8002fac:	f7ff fb08 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MOSI,LL_GPIO_MODE_ALTERNATE);
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fb6:	4823      	ldr	r0, [pc, #140]	; (8003044 <GPIO_Init+0x290>)
 8002fb8:	f7ff fb02 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_SCK,LL_GPIO_SPEED_FREQ_HIGH);
 8002fbc:	2202      	movs	r2, #2
 8002fbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002fc2:	4820      	ldr	r0, [pc, #128]	; (8003044 <GPIO_Init+0x290>)
 8002fc4:	f7ff fb41 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MISO,LL_GPIO_SPEED_FREQ_HIGH);
 8002fc8:	2202      	movs	r2, #2
 8002fca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002fce:	481d      	ldr	r0, [pc, #116]	; (8003044 <GPIO_Init+0x290>)
 8002fd0:	f7ff fb3b 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MOSI,LL_GPIO_SPEED_FREQ_HIGH);
 8002fd4:	2202      	movs	r2, #2
 8002fd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fda:	481a      	ldr	r0, [pc, #104]	; (8003044 <GPIO_Init+0x290>)
 8002fdc:	f7ff fb35 	bl	800264a <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_SCK,LL_GPIO_AF_5);
 8002fe0:	2205      	movs	r2, #5
 8002fe2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002fe6:	4817      	ldr	r0, [pc, #92]	; (8003044 <GPIO_Init+0x290>)
 8002fe8:	f7ff fbb6 	bl	8002758 <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_MISO,LL_GPIO_AF_5);
 8002fec:	2205      	movs	r2, #5
 8002fee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ff2:	4814      	ldr	r0, [pc, #80]	; (8003044 <GPIO_Init+0x290>)
 8002ff4:	f7ff fbb0 	bl	8002758 <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_MOSI,LL_GPIO_AF_5);
 8002ff8:	2205      	movs	r2, #5
 8002ffa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ffe:	4811      	ldr	r0, [pc, #68]	; (8003044 <GPIO_Init+0x290>)
 8003000:	f7ff fbaa 	bl	8002758 <LL_GPIO_SetAFPin_8_15>

	/*ULED1 */
	LL_GPIO_SetPinMode(GPIOC,ULED1,LL_GPIO_MODE_OUTPUT);
 8003004:	2201      	movs	r2, #1
 8003006:	2110      	movs	r1, #16
 8003008:	480f      	ldr	r0, [pc, #60]	; (8003048 <GPIO_Init+0x294>)
 800300a:	f7ff fad9 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED1,LL_GPIO_SPEED_FREQ_LOW);
 800300e:	2200      	movs	r2, #0
 8003010:	2110      	movs	r1, #16
 8003012:	480d      	ldr	r0, [pc, #52]	; (8003048 <GPIO_Init+0x294>)
 8003014:	f7ff fb19 	bl	800264a <LL_GPIO_SetPinSpeed>

	/*ULED2 */
	LL_GPIO_SetPinMode(GPIOC,ULED2,LL_GPIO_MODE_OUTPUT);
 8003018:	2201      	movs	r2, #1
 800301a:	2120      	movs	r1, #32
 800301c:	480a      	ldr	r0, [pc, #40]	; (8003048 <GPIO_Init+0x294>)
 800301e:	f7ff facf 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED2,LL_GPIO_SPEED_FREQ_LOW);
 8003022:	2200      	movs	r2, #0
 8003024:	2120      	movs	r1, #32
 8003026:	4808      	ldr	r0, [pc, #32]	; (8003048 <GPIO_Init+0x294>)
 8003028:	f7ff fb0f 	bl	800264a <LL_GPIO_SetPinSpeed>

	/*LGHTNG_IRQ*/
	LL_GPIO_SetPinMode(GPIOC,LGHTNG_IRQ,LL_GPIO_MODE_INPUT);
 800302c:	2200      	movs	r2, #0
 800302e:	2140      	movs	r1, #64	; 0x40
 8003030:	4805      	ldr	r0, [pc, #20]	; (8003048 <GPIO_Init+0x294>)
 8003032:	f7ff fac5 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8003036:	2001      	movs	r0, #1
 8003038:	f7ff fbfc 	bl	8002834 <LL_APB2_GRP1_EnableClock>



}
 800303c:	bf00      	nop
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40021000 	.word	0x40021000
 8003044:	48000400 	.word	0x48000400
 8003048:	48000800 	.word	0x48000800

0800304c <SPI2_Init>:

void SPI2_Init(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b08a      	sub	sp, #40	; 0x28
 8003050:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct;
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8003052:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003056:	f7ff fbd5 	bl	8002804 <LL_APB1_GRP1_EnableClock>
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800305a:	2300      	movs	r3, #0
 800305c:	603b      	str	r3, [r7, #0]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800305e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003062:	607b      	str	r3, [r7, #4]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003064:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003068:	60bb      	str	r3, [r7, #8]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800306a:	2300      	movs	r3, #0
 800306c:	60fb      	str	r3, [r7, #12]
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800306e:	2301      	movs	r3, #1
 8003070:	613b      	str	r3, [r7, #16]
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003072:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003076:	617b      	str	r3, [r7, #20]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 8003078:	2328      	movs	r3, #40	; 0x28
 800307a:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800307c:	2300      	movs	r3, #0
 800307e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003080:	2300      	movs	r3, #0
 8003082:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.CRCPoly = 7;
 8003084:	2307      	movs	r3, #7
 8003086:	627b      	str	r3, [r7, #36]	; 0x24
  LL_SPI_SetRxFIFOThreshold(SPI2,LL_SPI_RX_FIFO_TH_QUARTER);
 8003088:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800308c:	480a      	ldr	r0, [pc, #40]	; (80030b8 <SPI2_Init+0x6c>)
 800308e:	f7ff fc25 	bl	80028dc <LL_SPI_SetRxFIFOThreshold>
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003092:	463b      	mov	r3, r7
 8003094:	4619      	mov	r1, r3
 8003096:	4808      	ldr	r0, [pc, #32]	; (80030b8 <SPI2_Init+0x6c>)
 8003098:	f7fe fec5 	bl	8001e26 <LL_SPI_Init>
  LL_SPI_Enable(SPI2);
 800309c:	4806      	ldr	r0, [pc, #24]	; (80030b8 <SPI2_Init+0x6c>)
 800309e:	f7ff fc0d 	bl	80028bc <LL_SPI_Enable>
  NVIC_SetPriority(EXTI9_5_IRQn,2);
 80030a2:	2102      	movs	r1, #2
 80030a4:	2017      	movs	r0, #23
 80030a6:	f7ff f8ad 	bl	8002204 <NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 80030aa:	2017      	movs	r0, #23
 80030ac:	f7ff f890 	bl	80021d0 <NVIC_EnableIRQ>

}
 80030b0:	bf00      	nop
 80030b2:	3728      	adds	r7, #40	; 0x28
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40003800 	.word	0x40003800

080030bc <USART1_Init>:

void USART1_Init(void){
 80030bc:	b580      	push	{r7, lr}
 80030be:	b088      	sub	sp, #32
 80030c0:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART1_InitStruct;
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80030c2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80030c6:	f7ff fbb5 	bl	8002834 <LL_APB2_GRP1_EnableClock>

	USART1_InitStruct.BaudRate=9600;
 80030ca:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80030ce:	607b      	str	r3, [r7, #4]
	USART1_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 80030d0:	2300      	movs	r3, #0
 80030d2:	60bb      	str	r3, [r7, #8]
	USART1_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 80030d4:	2300      	movs	r3, #0
 80030d6:	61bb      	str	r3, [r7, #24]
	USART1_InitStruct.OverSampling=LL_USART_OVERSAMPLING_16;
 80030d8:	2300      	movs	r3, #0
 80030da:	61fb      	str	r3, [r7, #28]
	USART1_InitStruct.Parity=LL_USART_PARITY_NONE;
 80030dc:	2300      	movs	r3, #0
 80030de:	613b      	str	r3, [r7, #16]
	USART1_InitStruct.StopBits=LL_USART_STOPBITS_1;
 80030e0:	2300      	movs	r3, #0
 80030e2:	60fb      	str	r3, [r7, #12]
	USART1_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 80030e4:	230c      	movs	r3, #12
 80030e6:	617b      	str	r3, [r7, #20]
	LL_USART_DisableOverrunDetect(USART1);
 80030e8:	4808      	ldr	r0, [pc, #32]	; (800310c <USART1_Init+0x50>)
 80030ea:	f7ff fd85 	bl	8002bf8 <LL_USART_DisableOverrunDetect>
	LL_USART_DisableSCLKOutput(USART1);
 80030ee:	4807      	ldr	r0, [pc, #28]	; (800310c <USART1_Init+0x50>)
 80030f0:	f7ff fd72 	bl	8002bd8 <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART1,&USART1_InitStruct);
 80030f4:	1d3b      	adds	r3, r7, #4
 80030f6:	4619      	mov	r1, r3
 80030f8:	4804      	ldr	r0, [pc, #16]	; (800310c <USART1_Init+0x50>)
 80030fa:	f7ff f803 	bl	8002104 <LL_USART_Init>
	LL_USART_Enable(USART1);
 80030fe:	4803      	ldr	r0, [pc, #12]	; (800310c <USART1_Init+0x50>)
 8003100:	f7ff fd5a 	bl	8002bb8 <LL_USART_Enable>

}
 8003104:	bf00      	nop
 8003106:	3720      	adds	r7, #32
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40013800 	.word	0x40013800

08003110 <USART2_Init>:

void USART2_Init(void){
 8003110:	b580      	push	{r7, lr}
 8003112:	b088      	sub	sp, #32
 8003114:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART2_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8003116:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800311a:	f7ff fb73 	bl	8002804 <LL_APB1_GRP1_EnableClock>

	USART2_InitStruct.BaudRate=115200;
 800311e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003122:	607b      	str	r3, [r7, #4]
	USART2_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 8003124:	2300      	movs	r3, #0
 8003126:	60bb      	str	r3, [r7, #8]
	USART2_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 8003128:	2300      	movs	r3, #0
 800312a:	61bb      	str	r3, [r7, #24]
	USART2_InitStruct.OverSampling=LL_USART_OVERSAMPLING_8;
 800312c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003130:	61fb      	str	r3, [r7, #28]
	USART2_InitStruct.Parity=LL_USART_PARITY_NONE;
 8003132:	2300      	movs	r3, #0
 8003134:	613b      	str	r3, [r7, #16]
	USART2_InitStruct.StopBits=LL_USART_STOPBITS_1;
 8003136:	2300      	movs	r3, #0
 8003138:	60fb      	str	r3, [r7, #12]
	USART2_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 800313a:	230c      	movs	r3, #12
 800313c:	617b      	str	r3, [r7, #20]
	LL_USART_DisableSCLKOutput(USART2);
 800313e:	4807      	ldr	r0, [pc, #28]	; (800315c <USART2_Init+0x4c>)
 8003140:	f7ff fd4a 	bl	8002bd8 <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART2,&USART2_InitStruct);
 8003144:	1d3b      	adds	r3, r7, #4
 8003146:	4619      	mov	r1, r3
 8003148:	4804      	ldr	r0, [pc, #16]	; (800315c <USART2_Init+0x4c>)
 800314a:	f7fe ffdb 	bl	8002104 <LL_USART_Init>
	LL_USART_Enable(USART2);
 800314e:	4803      	ldr	r0, [pc, #12]	; (800315c <USART2_Init+0x4c>)
 8003150:	f7ff fd32 	bl	8002bb8 <LL_USART_Enable>

}
 8003154:	bf00      	nop
 8003156:	3720      	adds	r7, #32
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	40004400 	.word	0x40004400

08003160 <I2C2_Init>:

void I2C2_Init(void){
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
	LL_I2C_InitTypeDef I2C_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 8003166:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800316a:	f7ff fb4b 	bl	8002804 <LL_APB1_GRP1_EnableClock>
	LL_I2C_Disable(I2C2);
 800316e:	480f      	ldr	r0, [pc, #60]	; (80031ac <I2C2_Init+0x4c>)
 8003170:	f7ff fd12 	bl	8002b98 <LL_I2C_Disable>
	I2C_InitStruct.AnalogFilter=LL_I2C_ANALOGFILTER_ENABLE;
 8003174:	2300      	movs	r3, #0
 8003176:	60fb      	str	r3, [r7, #12]
	I2C_InitStruct.DigitalFilter=0x00;
 8003178:	2300      	movs	r3, #0
 800317a:	613b      	str	r3, [r7, #16]
	I2C_InitStruct.OwnAddrSize=LL_I2C_OWNADDRESS1_7BIT;
 800317c:	2300      	movs	r3, #0
 800317e:	61fb      	str	r3, [r7, #28]
	I2C_InitStruct.OwnAddress1=0x02;
 8003180:	2302      	movs	r3, #2
 8003182:	617b      	str	r3, [r7, #20]
	I2C_InitStruct.PeripheralMode=LL_I2C_MODE_I2C;
 8003184:	2300      	movs	r3, #0
 8003186:	607b      	str	r3, [r7, #4]
	I2C_InitStruct.Timing=0x00B07CB4;
 8003188:	4b09      	ldr	r3, [pc, #36]	; (80031b0 <I2C2_Init+0x50>)
 800318a:	60bb      	str	r3, [r7, #8]
	I2C_InitStruct.TypeAcknowledge=LL_I2C_NACK;
 800318c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003190:	61bb      	str	r3, [r7, #24]
	LL_I2C_Init(I2C2,&I2C_InitStruct);
 8003192:	1d3b      	adds	r3, r7, #4
 8003194:	4619      	mov	r1, r3
 8003196:	4805      	ldr	r0, [pc, #20]	; (80031ac <I2C2_Init+0x4c>)
 8003198:	f7fe faf8 	bl	800178c <LL_I2C_Init>
	LL_I2C_Enable(I2C2);
 800319c:	4803      	ldr	r0, [pc, #12]	; (80031ac <I2C2_Init+0x4c>)
 800319e:	f7ff fceb 	bl	8002b78 <LL_I2C_Enable>

}
 80031a2:	bf00      	nop
 80031a4:	3720      	adds	r7, #32
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40005800 	.word	0x40005800
 80031b0:	00b07cb4 	.word	0x00b07cb4

080031b4 <ADC_Init>:

void ADC_Init(void){
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80031b8:	2004      	movs	r0, #4
 80031ba:	f7ff fb0b 	bl	80027d4 <LL_AHB2_GRP1_EnableClock>
	LL_GPIO_SetPinMode(GPIOC,LL_GPIO_PIN_0,LL_GPIO_MODE_ANALOG);
 80031be:	2203      	movs	r2, #3
 80031c0:	2101      	movs	r1, #1
 80031c2:	483c      	ldr	r0, [pc, #240]	; (80032b4 <ADC_Init+0x100>)
 80031c4:	f7ff f9fc 	bl	80025c0 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinPull(GPIOC,LL_GPIO_PIN_0,LL_GPIO_PULL_NO);
 80031c8:	2200      	movs	r2, #0
 80031ca:	2101      	movs	r1, #1
 80031cc:	4839      	ldr	r0, [pc, #228]	; (80032b4 <ADC_Init+0x100>)
 80031ce:	f7ff fa69 	bl	80026a4 <LL_GPIO_SetPinPull>

	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 80031d2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80031d6:	f7ff fafd 	bl	80027d4 <LL_AHB2_GRP1_EnableClock>
	//ADC_COMMON je base adresa registr kter je spolen pro vechny prvky ADC pevodnku
	//zde se definuje prescaler a clock

	LL_ADC_DisableDeepPowerDown(ADC1);
 80031da:	4837      	ldr	r0, [pc, #220]	; (80032b8 <ADC_Init+0x104>)
 80031dc:	f7ff f991 	bl	8002502 <LL_ADC_DisableDeepPowerDown>
	ADC1->CR|=ADC_CR_ADVREGEN ;
 80031e0:	4a35      	ldr	r2, [pc, #212]	; (80032b8 <ADC_Init+0x104>)
 80031e2:	4b35      	ldr	r3, [pc, #212]	; (80032b8 <ADC_Init+0x104>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031ea:	6093      	str	r3, [r2, #8]
	TL_TIM6_Delay(10);
 80031ec:	200a      	movs	r0, #10
 80031ee:	f000 ff71 	bl	80040d4 <TL_TIM6_Delay>
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 80031f2:	217f      	movs	r1, #127	; 0x7f
 80031f4:	4830      	ldr	r0, [pc, #192]	; (80032b8 <ADC_Init+0x104>)
 80031f6:	f7ff f9aa 	bl	800254e <LL_ADC_StartCalibration>
	while(READ_BIT(ADC1->CR,ADC_CR_ADCAL));
 80031fa:	bf00      	nop
 80031fc:	4b2e      	ldr	r3, [pc, #184]	; (80032b8 <ADC_Init+0x104>)
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	dbfb      	blt.n	80031fc <ADC_Init+0x48>


	ADC1_COMMON->CCR=ADC_CCR_PRESC_0;
 8003204:	4b2d      	ldr	r3, [pc, #180]	; (80032bc <ADC_Init+0x108>)
 8003206:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800320a:	609a      	str	r2, [r3, #8]
	LL_ADC_SetDataAlignment(ADC1,LL_ADC_DATA_ALIGN_RIGHT);
 800320c:	2100      	movs	r1, #0
 800320e:	482a      	ldr	r0, [pc, #168]	; (80032b8 <ADC_Init+0x104>)
 8003210:	f7ff f86a 	bl	80022e8 <LL_ADC_SetDataAlignment>
	LL_ADC_SetResolution(ADC1,LL_ADC_RESOLUTION_12B);
 8003214:	2100      	movs	r1, #0
 8003216:	4828      	ldr	r0, [pc, #160]	; (80032b8 <ADC_Init+0x104>)
 8003218:	f7ff f853 	bl	80022c2 <LL_ADC_SetResolution>
	LL_ADC_REG_SetContinuousMode(ADC1,LL_ADC_REG_CONV_SINGLE);
 800321c:	2100      	movs	r1, #0
 800321e:	4826      	ldr	r0, [pc, #152]	; (80032b8 <ADC_Init+0x104>)
 8003220:	f7ff f8cf 	bl	80023c2 <LL_ADC_REG_SetContinuousMode>
	LL_ADC_REG_SetTrigSource(ADC1,LL_ADC_REG_TRIG_SW_START);
 8003224:	2100      	movs	r1, #0
 8003226:	4824      	ldr	r0, [pc, #144]	; (80032b8 <ADC_Init+0x104>)
 8003228:	f7ff f95e 	bl	80024e8 <LL_ADC_REG_SetTrigSource>
	LL_ADC_REG_SetSequencerLength(ADC1,LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS);
 800322c:	2102      	movs	r1, #2
 800322e:	4822      	ldr	r0, [pc, #136]	; (80032b8 <ADC_Init+0x104>)
 8003230:	f7ff f880 	bl	8002334 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetDMATransfer(ADC1,LL_ADC_REG_DMA_TRANSFER_NONE);
 8003234:	2100      	movs	r1, #0
 8003236:	4820      	ldr	r0, [pc, #128]	; (80032b8 <ADC_Init+0x104>)
 8003238:	f7ff f8d6 	bl	80023e8 <LL_ADC_REG_SetDMATransfer>

	//vrefin
	LL_ADC_SetCommonPathInternalCh(ADC1_COMMON,LL_ADC_PATH_INTERNAL_VREFINT);
 800323c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003240:	481e      	ldr	r0, [pc, #120]	; (80032bc <ADC_Init+0x108>)
 8003242:	f7ff f82b 	bl	800229c <LL_ADC_SetCommonPathInternalCh>
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8003246:	2201      	movs	r2, #1
 8003248:	2106      	movs	r1, #6
 800324a:	481b      	ldr	r0, [pc, #108]	; (80032b8 <ADC_Init+0x104>)
 800324c:	f7ff f885 	bl	800235a <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_247CYCLES_5);
 8003250:	2206      	movs	r2, #6
 8003252:	2101      	movs	r1, #1
 8003254:	4818      	ldr	r0, [pc, #96]	; (80032b8 <ADC_Init+0x104>)
 8003256:	f7ff f8da 	bl	800240e <LL_ADC_SetChannelSamplingTime>

	//set channel pin
	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SINGLE_ENDED);
 800325a:	227f      	movs	r2, #127	; 0x7f
 800325c:	4918      	ldr	r1, [pc, #96]	; (80032c0 <ADC_Init+0x10c>)
 800325e:	4816      	ldr	r0, [pc, #88]	; (80032b8 <ADC_Init+0x104>)
 8003260:	f7ff f91e 	bl	80024a0 <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_2,LL_ADC_CHANNEL_9);
 8003264:	4a16      	ldr	r2, [pc, #88]	; (80032c0 <ADC_Init+0x10c>)
 8003266:	210c      	movs	r1, #12
 8003268:	4813      	ldr	r0, [pc, #76]	; (80032b8 <ADC_Init+0x104>)
 800326a:	f7ff f876 	bl	800235a <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 800326e:	2207      	movs	r2, #7
 8003270:	4913      	ldr	r1, [pc, #76]	; (80032c0 <ADC_Init+0x10c>)
 8003272:	4811      	ldr	r0, [pc, #68]	; (80032b8 <ADC_Init+0x104>)
 8003274:	f7ff f8cb 	bl	800240e <LL_ADC_SetChannelSamplingTime>

	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_10,LL_ADC_SINGLE_ENDED);
 8003278:	227f      	movs	r2, #127	; 0x7f
 800327a:	4912      	ldr	r1, [pc, #72]	; (80032c4 <ADC_Init+0x110>)
 800327c:	480e      	ldr	r0, [pc, #56]	; (80032b8 <ADC_Init+0x104>)
 800327e:	f7ff f90f 	bl	80024a0 <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_3,LL_ADC_CHANNEL_10);
 8003282:	4a10      	ldr	r2, [pc, #64]	; (80032c4 <ADC_Init+0x110>)
 8003284:	2112      	movs	r1, #18
 8003286:	480c      	ldr	r0, [pc, #48]	; (80032b8 <ADC_Init+0x104>)
 8003288:	f7ff f867 	bl	800235a <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_10,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 800328c:	2207      	movs	r2, #7
 800328e:	490d      	ldr	r1, [pc, #52]	; (80032c4 <ADC_Init+0x110>)
 8003290:	4809      	ldr	r0, [pc, #36]	; (80032b8 <ADC_Init+0x104>)
 8003292:	f7ff f8bc 	bl	800240e <LL_ADC_SetChannelSamplingTime>


	LL_ADC_ClearFlag_ADRDY(ADC1);
 8003296:	4808      	ldr	r0, [pc, #32]	; (80032b8 <ADC_Init+0x104>)
 8003298:	f7ff f985 	bl	80025a6 <LL_ADC_ClearFlag_ADRDY>
	LL_ADC_Enable(ADC1);
 800329c:	4806      	ldr	r0, [pc, #24]	; (80032b8 <ADC_Init+0x104>)
 800329e:	f7ff f942 	bl	8002526 <LL_ADC_Enable>
	while(LL_ADC_IsActiveFlag_ADRDY(ADC1)==RESET);
 80032a2:	bf00      	nop
 80032a4:	4804      	ldr	r0, [pc, #16]	; (80032b8 <ADC_Init+0x104>)
 80032a6:	f7ff f96b 	bl	8002580 <LL_ADC_IsActiveFlag_ADRDY>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d0f9      	beq.n	80032a4 <ADC_Init+0xf0>


}
 80032b0:	bf00      	nop
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	48000800 	.word	0x48000800
 80032b8:	50040000 	.word	0x50040000
 80032bc:	50040300 	.word	0x50040300
 80032c0:	25b00200 	.word	0x25b00200
 80032c4:	2a000400 	.word	0x2a000400

080032c8 <IRQ_Init>:

void IRQ_Init(void){
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
	/*GPIO IRQ (AS3935)*/
	LL_EXTI_InitTypeDef EXTI_IRQ;
	EXTI_IRQ.Line_0_31=LL_EXTI_LINE_6;
 80032ce:	2340      	movs	r3, #64	; 0x40
 80032d0:	607b      	str	r3, [r7, #4]
	EXTI_IRQ.Mode=LL_EXTI_MODE_IT;
 80032d2:	2300      	movs	r3, #0
 80032d4:	737b      	strb	r3, [r7, #13]
	EXTI_IRQ.Trigger=LL_EXTI_TRIGGER_RISING;
 80032d6:	2301      	movs	r3, #1
 80032d8:	73bb      	strb	r3, [r7, #14]
	EXTI_IRQ.LineCommand=ENABLE;
 80032da:	2301      	movs	r3, #1
 80032dc:	733b      	strb	r3, [r7, #12]
	LL_EXTI_Init(&EXTI_IRQ);
 80032de:	1d3b      	adds	r3, r7, #4
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7fe f8cb 	bl	800147c <LL_EXTI_Init>

	LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC,LL_SYSCFG_EXTI_LINE6);
 80032e6:	4916      	ldr	r1, [pc, #88]	; (8003340 <IRQ_Init+0x78>)
 80032e8:	2002      	movs	r0, #2
 80032ea:	f7ff fca5 	bl	8002c38 <LL_SYSCFG_SetEXTISource>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 80032ee:	2017      	movs	r0, #23
 80032f0:	f7fe ff6e 	bl	80021d0 <NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI9_5_IRQn,1);
 80032f4:	2101      	movs	r1, #1
 80032f6:	2017      	movs	r0, #23
 80032f8:	f7fe ff84 	bl	8002204 <NVIC_SetPriority>

	/*USART1 IRQ*/
	NVIC_SetPriority(USART1_IRQn,1);
 80032fc:	2101      	movs	r1, #1
 80032fe:	2025      	movs	r0, #37	; 0x25
 8003300:	f7fe ff80 	bl	8002204 <NVIC_SetPriority>
	LL_USART_EnableIT_RXNE(USART1);
 8003304:	480f      	ldr	r0, [pc, #60]	; (8003344 <IRQ_Init+0x7c>)
 8003306:	f7ff fc87 	bl	8002c18 <LL_USART_EnableIT_RXNE>
	NVIC_EnableIRQ(USART1_IRQn);
 800330a:	2025      	movs	r0, #37	; 0x25
 800330c:	f7fe ff60 	bl	80021d0 <NVIC_EnableIRQ>


	/*USART2 IRQ*/
	NVIC_SetPriority(USART2_IRQn,4);
 8003310:	2104      	movs	r1, #4
 8003312:	2026      	movs	r0, #38	; 0x26
 8003314:	f7fe ff76 	bl	8002204 <NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8003318:	2026      	movs	r0, #38	; 0x26
 800331a:	f7fe ff59 	bl	80021d0 <NVIC_EnableIRQ>
	LL_USART_EnableIT_RXNE(USART2);
 800331e:	480a      	ldr	r0, [pc, #40]	; (8003348 <IRQ_Init+0x80>)
 8003320:	f7ff fc7a 	bl	8002c18 <LL_USART_EnableIT_RXNE>

	NVIC_SetPriority(TIM7_IRQn,2);
 8003324:	2102      	movs	r1, #2
 8003326:	2037      	movs	r0, #55	; 0x37
 8003328:	f7fe ff6c 	bl	8002204 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM7_IRQn);
 800332c:	2037      	movs	r0, #55	; 0x37
 800332e:	f7fe ff4f 	bl	80021d0 <NVIC_EnableIRQ>
	LL_TIM_EnableIT_UPDATE(TIM7);
 8003332:	4806      	ldr	r0, [pc, #24]	; (800334c <IRQ_Init+0x84>)
 8003334:	f7ff fccc 	bl	8002cd0 <LL_TIM_EnableIT_UPDATE>

}
 8003338:	bf00      	nop
 800333a:	3710      	adds	r7, #16
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	0f000001 	.word	0x0f000001
 8003344:	40013800 	.word	0x40013800
 8003348:	40004400 	.word	0x40004400
 800334c:	40001400 	.word	0x40001400

08003350 <TIM7_Init>:

void TIM7_Init(){
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af00      	add	r7, sp, #0
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 8003356:	2020      	movs	r0, #32
 8003358:	f7ff fa54 	bl	8002804 <LL_APB1_GRP1_EnableClock>
	LL_TIM_InitTypeDef TIM7_Init;
	TIM7_Init.Autoreload=0xFFFFFFFFU;
 800335c:	f04f 33ff 	mov.w	r3, #4294967295
 8003360:	60fb      	str	r3, [r7, #12]
	TIM7_Init.ClockDivision=LL_TIM_CLOCKDIVISION_DIV1;
 8003362:	2300      	movs	r3, #0
 8003364:	613b      	str	r3, [r7, #16]
	TIM7_Init.CounterMode=LL_TIM_COUNTERDIRECTION_UP;
 8003366:	2300      	movs	r3, #0
 8003368:	60bb      	str	r3, [r7, #8]
	TIM7_Init.Prescaler=31999;
 800336a:	f647 43ff 	movw	r3, #31999	; 0x7cff
 800336e:	80bb      	strh	r3, [r7, #4]
	TIM7_Init.RepetitionCounter=0;
 8003370:	2300      	movs	r3, #0
 8003372:	753b      	strb	r3, [r7, #20]
	LL_TIM_Init(TIM7,&TIM7_Init);
 8003374:	1d3b      	adds	r3, r7, #4
 8003376:	4619      	mov	r1, r3
 8003378:	4804      	ldr	r0, [pc, #16]	; (800338c <TIM7_Init+0x3c>)
 800337a:	f7fe fdf7 	bl	8001f6c <LL_TIM_Init>
	LL_TIM_ClearFlag_UPDATE(TIM7);
 800337e:	4803      	ldr	r0, [pc, #12]	; (800338c <TIM7_Init+0x3c>)
 8003380:	f7ff fc98 	bl	8002cb4 <LL_TIM_ClearFlag_UPDATE>

}
 8003384:	bf00      	nop
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40001400 	.word	0x40001400

08003390 <LL_ADC_REG_StartConversion>:
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033a4:	f043 0204 	orr.w	r2, r3, #4
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	609a      	str	r2, [r3, #8]
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <LL_ADC_IsActiveFlag_ADRDY>:
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	bf0c      	ite	eq
 80033cc:	2301      	moveq	r3, #1
 80033ce:	2300      	movne	r3, #0
 80033d0:	b2db      	uxtb	r3, r3
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <LL_ADC_IsActiveFlag_EOC>:
{
 80033de:	b480      	push	{r7}
 80033e0:	b083      	sub	sp, #12
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0304 	and.w	r3, r3, #4
 80033ee:	2b04      	cmp	r3, #4
 80033f0:	bf0c      	ite	eq
 80033f2:	2301      	moveq	r3, #1
 80033f4:	2300      	movne	r3, #0
 80033f6:	b2db      	uxtb	r3, r3
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2208      	movs	r2, #8
 8003410:	601a      	str	r2, [r3, #0]
}
 8003412:	bf00      	nop
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr

0800341e <LL_GPIO_SetOutputPin>:
{
 800341e:	b480      	push	{r7}
 8003420:	b083      	sub	sp, #12
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
 8003426:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	619a      	str	r2, [r3, #24]
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
 8003442:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	629a      	str	r2, [r3, #40]	; 0x28
}
 800344a:	bf00      	nop
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr

08003456 <LL_I2C_IsActiveFlag_NACK>:
{
 8003456:	b480      	push	{r7}
 8003458:	b083      	sub	sp, #12
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF));
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	f003 0310 	and.w	r3, r3, #16
 8003466:	2b10      	cmp	r3, #16
 8003468:	bf0c      	ite	eq
 800346a:	2301      	moveq	r3, #1
 800346c:	2300      	movne	r3, #0
 800346e:	b2db      	uxtb	r3, r3
}
 8003470:	4618      	mov	r0, r3
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <LL_I2C_IsActiveFlag_TC>:
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800348c:	2b40      	cmp	r3, #64	; 0x40
 800348e:	bf0c      	ite	eq
 8003490:	2301      	moveq	r3, #1
 8003492:	2300      	movne	r3, #0
 8003494:	b2db      	uxtb	r3, r3
}
 8003496:	4618      	mov	r0, r3
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <LL_I2C_ClearFlag_STOP>:
{
 80034a2:	b480      	push	{r7}
 80034a4:	b083      	sub	sp, #12
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69db      	ldr	r3, [r3, #28]
 80034ae:	f043 0220 	orr.w	r2, r3, #32
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	61da      	str	r2, [r3, #28]
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <LL_I2C_DisableAutoEndMode>:
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	605a      	str	r2, [r3, #4]
}
 80034d6:	bf00      	nop
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr

080034e2 <LL_I2C_SetTransferSize>:
{
 80034e2:	b480      	push	{r7}
 80034e4:	b083      	sub	sp, #12
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
 80034ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	041b      	lsls	r3, r3, #16
 80034f8:	431a      	orrs	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	605a      	str	r2, [r3, #4]
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <LL_I2C_SetTransferRequest>:
  *         @arg @ref LL_I2C_REQUEST_WRITE
  *         @arg @ref LL_I2C_REQUEST_READ
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
{
 800350a:	b480      	push	{r7}
 800350c:	b083      	sub	sp, #12
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
 8003512:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	431a      	orrs	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	605a      	str	r2, [r3, #4]
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <LL_TIM_EnableCounter>:
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f043 0201 	orr.w	r2, r3, #1
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	601a      	str	r2, [r3, #0]
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <LL_TIM_DisableCounter>:
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f023 0201 	bic.w	r2, r3, #1
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	601a      	str	r2, [r3, #0]
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <LL_TIM_SetCounter>:
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003580:	bf00      	nop
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <LL_TIM_SetAutoReload>:
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <LL_TIM_ClearFlag_UPDATE>:
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f06f 0201 	mvn.w	r2, #1
 80035b6:	611a      	str	r2, [r3, #16]
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <ADC_CALIB_REF_Read>:
#include "TomLib_USART.h"

uint32_t calib_val;
uint8_t bufferUSART1[30];

uint32_t ADC_CALIB_REF_Read() {
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
	return *VREFINT_CAL_ADDR;
 80035c8:	4b03      	ldr	r3, [pc, #12]	; (80035d8 <ADC_CALIB_REF_Read+0x14>)
 80035ca:	881b      	ldrh	r3, [r3, #0]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	1fff75aa 	.word	0x1fff75aa

080035dc <ADC_Read>:

uint32_t ADC_Read() {
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
	GPIOB->ODR |= LL_GPIO_PIN_13;
 80035e0:	4a08      	ldr	r2, [pc, #32]	; (8003604 <ADC_Read+0x28>)
 80035e2:	4b08      	ldr	r3, [pc, #32]	; (8003604 <ADC_Read+0x28>)
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80035ea:	6153      	str	r3, [r2, #20]

	while (LL_ADC_IsActiveFlag_EOC(ADC1) == RESET) {
 80035ec:	bf00      	nop
 80035ee:	4806      	ldr	r0, [pc, #24]	; (8003608 <ADC_Read+0x2c>)
 80035f0:	f7ff fef5 	bl	80033de <LL_ADC_IsActiveFlag_EOC>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d0f9      	beq.n	80035ee <ADC_Read+0x12>
	}
	return READ_REG(ADC1->DR);
 80035fa:	4b03      	ldr	r3, [pc, #12]	; (8003608 <ADC_Read+0x2c>)
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80035fe:	4618      	mov	r0, r3
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	48000400 	.word	0x48000400
 8003608:	50040000 	.word	0x50040000

0800360c <ADC_StartConversion>:

void ADC_StartConversion() {
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
	while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == RESET)
 8003610:	bf00      	nop
 8003612:	4805      	ldr	r0, [pc, #20]	; (8003628 <ADC_StartConversion+0x1c>)
 8003614:	f7ff fed0 	bl	80033b8 <LL_ADC_IsActiveFlag_ADRDY>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0f9      	beq.n	8003612 <ADC_StartConversion+0x6>
		;
	LL_ADC_REG_StartConversion(ADC1);
 800361e:	4802      	ldr	r0, [pc, #8]	; (8003628 <ADC_StartConversion+0x1c>)
 8003620:	f7ff feb6 	bl	8003390 <LL_ADC_REG_StartConversion>
}
 8003624:	bf00      	nop
 8003626:	bd80      	pop	{r7, pc}
 8003628:	50040000 	.word	0x50040000

0800362c <ADC_VC_Read>:

/* Mereni vstupniho napt USB, a odbr z 3V3 vtve (core voltage)
 *
 */
void ADC_VC_Read(float *sens, uint8_t *consumption) {
 800362c:	b5b0      	push	{r4, r5, r7, lr}
 800362e:	b08c      	sub	sp, #48	; 0x30
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]

	uint32_t vrefin_data = 0;
 8003636:	2300      	movs	r3, #0
 8003638:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t rawdata1 = 0;
 800363a:	2300      	movs	r3, #0
 800363c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rawdata2 = 0;
 800363e:	2300      	movs	r3, #0
 8003640:	627b      	str	r3, [r7, #36]	; 0x24
	float voltage1 = 0;
 8003642:	f04f 0300 	mov.w	r3, #0
 8003646:	61fb      	str	r3, [r7, #28]
	float voltage2 = 0;
 8003648:	f04f 0300 	mov.w	r3, #0
 800364c:	61bb      	str	r3, [r7, #24]
	float voltage_diff = 0;
 800364e:	f04f 0300 	mov.w	r3, #0
 8003652:	617b      	str	r3, [r7, #20]

	for (int y = 0; y <= 10; y++) {	//peten analogovch vstup a reference 10 krt
 8003654:	2300      	movs	r3, #0
 8003656:	623b      	str	r3, [r7, #32]
 8003658:	e019      	b.n	800368e <ADC_VC_Read+0x62>

		ADC_StartConversion();
 800365a:	f7ff ffd7 	bl	800360c <ADC_StartConversion>
		vrefin_data += ADC_Read();
 800365e:	f7ff ffbd 	bl	80035dc <ADC_Read>
 8003662:	4602      	mov	r2, r0
 8003664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003666:	4413      	add	r3, r2
 8003668:	62fb      	str	r3, [r7, #44]	; 0x2c
		rawdata1 += ADC_Read();
 800366a:	f7ff ffb7 	bl	80035dc <ADC_Read>
 800366e:	4602      	mov	r2, r0
 8003670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003672:	4413      	add	r3, r2
 8003674:	62bb      	str	r3, [r7, #40]	; 0x28
		rawdata2 += ADC_Read();
 8003676:	f7ff ffb1 	bl	80035dc <ADC_Read>
 800367a:	4602      	mov	r2, r0
 800367c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367e:	4413      	add	r3, r2
 8003680:	627b      	str	r3, [r7, #36]	; 0x24
		LL_ADC_ClearFlag_EOS(ADC1);
 8003682:	485c      	ldr	r0, [pc, #368]	; (80037f4 <ADC_VC_Read+0x1c8>)
 8003684:	f7ff febe 	bl	8003404 <LL_ADC_ClearFlag_EOS>
	for (int y = 0; y <= 10; y++) {	//peten analogovch vstup a reference 10 krt
 8003688:	6a3b      	ldr	r3, [r7, #32]
 800368a:	3301      	adds	r3, #1
 800368c:	623b      	str	r3, [r7, #32]
 800368e:	6a3b      	ldr	r3, [r7, #32]
 8003690:	2b0a      	cmp	r3, #10
 8003692:	dde2      	ble.n	800365a <ADC_VC_Read+0x2e>

	}
	rawdata1 = rawdata1 / 10;		//proveden aritmetickho prmru
 8003694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003696:	4a58      	ldr	r2, [pc, #352]	; (80037f8 <ADC_VC_Read+0x1cc>)
 8003698:	fba2 2303 	umull	r2, r3, r2, r3
 800369c:	08db      	lsrs	r3, r3, #3
 800369e:	62bb      	str	r3, [r7, #40]	; 0x28
	rawdata2 = rawdata2 / 10;
 80036a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a2:	4a55      	ldr	r2, [pc, #340]	; (80037f8 <ADC_VC_Read+0x1cc>)
 80036a4:	fba2 2303 	umull	r2, r3, r2, r3
 80036a8:	08db      	lsrs	r3, r3, #3
 80036aa:	627b      	str	r3, [r7, #36]	; 0x24
	vrefin_data = vrefin_data / 10;
 80036ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ae:	4a52      	ldr	r2, [pc, #328]	; (80037f8 <ADC_VC_Read+0x1cc>)
 80036b0:	fba2 2303 	umull	r2, r3, r2, r3
 80036b4:	08db      	lsrs	r3, r3, #3
 80036b6:	62fb      	str	r3, [r7, #44]	; 0x2c

	voltage1 = (3.0 * calib_val * rawdata1 / ((float) vrefin_data * 4095));	//vpoet dat na napt
 80036b8:	4b50      	ldr	r3, [pc, #320]	; (80037fc <ADC_VC_Read+0x1d0>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4618      	mov	r0, r3
 80036be:	f7fc ff21 	bl	8000504 <__aeabi_ui2d>
 80036c2:	f04f 0200 	mov.w	r2, #0
 80036c6:	4b4e      	ldr	r3, [pc, #312]	; (8003800 <ADC_VC_Read+0x1d4>)
 80036c8:	f7fc ff92 	bl	80005f0 <__aeabi_dmul>
 80036cc:	4603      	mov	r3, r0
 80036ce:	460c      	mov	r4, r1
 80036d0:	4625      	mov	r5, r4
 80036d2:	461c      	mov	r4, r3
 80036d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036d6:	f7fc ff15 	bl	8000504 <__aeabi_ui2d>
 80036da:	4602      	mov	r2, r0
 80036dc:	460b      	mov	r3, r1
 80036de:	4620      	mov	r0, r4
 80036e0:	4629      	mov	r1, r5
 80036e2:	f7fc ff85 	bl	80005f0 <__aeabi_dmul>
 80036e6:	4603      	mov	r3, r0
 80036e8:	460c      	mov	r4, r1
 80036ea:	4625      	mov	r5, r4
 80036ec:	461c      	mov	r4, r3
 80036ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f0:	ee07 3a90 	vmov	s15, r3
 80036f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036f8:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8003804 <ADC_VC_Read+0x1d8>
 80036fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003700:	ee17 0a90 	vmov	r0, s15
 8003704:	f7fc ff20 	bl	8000548 <__aeabi_f2d>
 8003708:	4602      	mov	r2, r0
 800370a:	460b      	mov	r3, r1
 800370c:	4620      	mov	r0, r4
 800370e:	4629      	mov	r1, r5
 8003710:	f7fd f898 	bl	8000844 <__aeabi_ddiv>
 8003714:	4603      	mov	r3, r0
 8003716:	460c      	mov	r4, r1
 8003718:	4618      	mov	r0, r3
 800371a:	4621      	mov	r1, r4
 800371c:	f7fd fa40 	bl	8000ba0 <__aeabi_d2f>
 8003720:	4603      	mov	r3, r0
 8003722:	61fb      	str	r3, [r7, #28]
	voltage1 *= 4;
 8003724:	edd7 7a07 	vldr	s15, [r7, #28]
 8003728:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800372c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003730:	edc7 7a07 	vstr	s15, [r7, #28]
	voltage2 = (3.0 * calib_val * rawdata2 / ((float) vrefin_data * 4095));
 8003734:	4b31      	ldr	r3, [pc, #196]	; (80037fc <ADC_VC_Read+0x1d0>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4618      	mov	r0, r3
 800373a:	f7fc fee3 	bl	8000504 <__aeabi_ui2d>
 800373e:	f04f 0200 	mov.w	r2, #0
 8003742:	4b2f      	ldr	r3, [pc, #188]	; (8003800 <ADC_VC_Read+0x1d4>)
 8003744:	f7fc ff54 	bl	80005f0 <__aeabi_dmul>
 8003748:	4603      	mov	r3, r0
 800374a:	460c      	mov	r4, r1
 800374c:	4625      	mov	r5, r4
 800374e:	461c      	mov	r4, r3
 8003750:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003752:	f7fc fed7 	bl	8000504 <__aeabi_ui2d>
 8003756:	4602      	mov	r2, r0
 8003758:	460b      	mov	r3, r1
 800375a:	4620      	mov	r0, r4
 800375c:	4629      	mov	r1, r5
 800375e:	f7fc ff47 	bl	80005f0 <__aeabi_dmul>
 8003762:	4603      	mov	r3, r0
 8003764:	460c      	mov	r4, r1
 8003766:	4625      	mov	r5, r4
 8003768:	461c      	mov	r4, r3
 800376a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800376c:	ee07 3a90 	vmov	s15, r3
 8003770:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003774:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8003804 <ADC_VC_Read+0x1d8>
 8003778:	ee67 7a87 	vmul.f32	s15, s15, s14
 800377c:	ee17 0a90 	vmov	r0, s15
 8003780:	f7fc fee2 	bl	8000548 <__aeabi_f2d>
 8003784:	4602      	mov	r2, r0
 8003786:	460b      	mov	r3, r1
 8003788:	4620      	mov	r0, r4
 800378a:	4629      	mov	r1, r5
 800378c:	f7fd f85a 	bl	8000844 <__aeabi_ddiv>
 8003790:	4603      	mov	r3, r0
 8003792:	460c      	mov	r4, r1
 8003794:	4618      	mov	r0, r3
 8003796:	4621      	mov	r1, r4
 8003798:	f7fd fa02 	bl	8000ba0 <__aeabi_d2f>
 800379c:	4603      	mov	r3, r0
 800379e:	61bb      	str	r3, [r7, #24]
	voltage2 *= 4;
 80037a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80037a4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80037a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037ac:	edc7 7a06 	vstr	s15, [r7, #24]

	*sens = voltage2;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	601a      	str	r2, [r3, #0]

	voltage_diff = voltage2 - voltage1;	//rozdlov napt na vstupech - napt na shunt rezistoru
 80037b6:	ed97 7a06 	vldr	s14, [r7, #24]
 80037ba:	edd7 7a07 	vldr	s15, [r7, #28]
 80037be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037c2:	edc7 7a05 	vstr	s15, [r7, #20]
	*consumption = (uint8_t) ((voltage_diff / ShuntR) * 1000); //vpoet proudu do napjen jdra
 80037c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80037ca:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80037ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037d2:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8003808 <ADC_VC_Read+0x1dc>
 80037d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037de:	edc7 7a01 	vstr	s15, [r7, #4]
 80037e2:	793b      	ldrb	r3, [r7, #4]
 80037e4:	b2da      	uxtb	r2, r3
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	701a      	strb	r2, [r3, #0]

}
 80037ea:	bf00      	nop
 80037ec:	3730      	adds	r7, #48	; 0x30
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bdb0      	pop	{r4, r5, r7, pc}
 80037f2:	bf00      	nop
 80037f4:	50040000 	.word	0x50040000
 80037f8:	cccccccd 	.word	0xcccccccd
 80037fc:	20000750 	.word	0x20000750
 8003800:	40080000 	.word	0x40080000
 8003804:	457ff000 	.word	0x457ff000
 8003808:	447a0000 	.word	0x447a0000

0800380c <EEPROM_Write>:
	*temp=(((uint16_t)data[0]<<4) | (data[1]>>4))*0.0625;
}


/*EEPROM*/
result EEPROM_Write(uint8_t *data[]){
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
	static uint8_t i2cResult;
	LL_GPIO_ResetOutputPin(GPIOB,WP);
 8003814:	2104      	movs	r1, #4
 8003816:	480c      	ldr	r0, [pc, #48]	; (8003848 <EEPROM_Write+0x3c>)
 8003818:	f7ff fe0f 	bl	800343a <LL_GPIO_ResetOutputPin>

	i2cResult = TL_I2C_SendData(I2C2,EEPROM_Addr,*data,6);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	2306      	movs	r3, #6
 8003822:	21a0      	movs	r1, #160	; 0xa0
 8003824:	4809      	ldr	r0, [pc, #36]	; (800384c <EEPROM_Write+0x40>)
 8003826:	f000 fa62 	bl	8003cee <TL_I2C_SendData>
 800382a:	4603      	mov	r3, r0
 800382c:	461a      	mov	r2, r3
 800382e:	4b08      	ldr	r3, [pc, #32]	; (8003850 <EEPROM_Write+0x44>)
 8003830:	701a      	strb	r2, [r3, #0]
	if(i2cResult==1){
 8003832:	4b07      	ldr	r3, [pc, #28]	; (8003850 <EEPROM_Write+0x44>)
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d101      	bne.n	800383e <EEPROM_Write+0x32>
		return false;
 800383a:	2300      	movs	r3, #0
 800383c:	e000      	b.n	8003840 <EEPROM_Write+0x34>
	}
	else{
		return true;
 800383e:	2301      	movs	r3, #1
	}
	LL_GPIO_SetOutputPin(GPIOB,WP);

}
 8003840:	4618      	mov	r0, r3
 8003842:	3708      	adds	r7, #8
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	48000400 	.word	0x48000400
 800384c:	40005800 	.word	0x40005800
 8003850:	200006b0 	.word	0x200006b0

08003854 <EEPROM_Read>:


result EEPROM_Read(uint8_t *data,uint8_t size){
 8003854:	b590      	push	{r4, r7, lr}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	460b      	mov	r3, r1
 800385e:	70fb      	strb	r3, [r7, #3]
		LL_GPIO_SetOutputPin(GPIOB,WP);
 8003860:	2104      	movs	r1, #4
 8003862:	482c      	ldr	r0, [pc, #176]	; (8003914 <EEPROM_Read+0xc0>)
 8003864:	f7ff fddb 	bl	800341e <LL_GPIO_SetOutputPin>
		LL_I2C_DisableAutoEndMode(I2C2);
 8003868:	482b      	ldr	r0, [pc, #172]	; (8003918 <EEPROM_Read+0xc4>)
 800386a:	f7ff fe2a 	bl	80034c2 <LL_I2C_DisableAutoEndMode>
		LL_I2C_SetTransferRequest(I2C2, LL_I2C_REQUEST_WRITE);
 800386e:	2100      	movs	r1, #0
 8003870:	4829      	ldr	r0, [pc, #164]	; (8003918 <EEPROM_Read+0xc4>)
 8003872:	f7ff fe4a 	bl	800350a <LL_I2C_SetTransferRequest>
		TL_I2C_SetSlaveAddress(I2C2, EEPROM_Addr);
 8003876:	21a0      	movs	r1, #160	; 0xa0
 8003878:	4827      	ldr	r0, [pc, #156]	; (8003918 <EEPROM_Read+0xc4>)
 800387a:	f000 f9ea 	bl	8003c52 <TL_I2C_SetSlaveAddress>
		LL_I2C_SetTransferSize(I2C2, 1);
 800387e:	2101      	movs	r1, #1
 8003880:	4825      	ldr	r0, [pc, #148]	; (8003918 <EEPROM_Read+0xc4>)
 8003882:	f7ff fe2e 	bl	80034e2 <LL_I2C_SetTransferSize>
		TL_I2C_Start(I2C2);
 8003886:	4824      	ldr	r0, [pc, #144]	; (8003918 <EEPROM_Read+0xc4>)
 8003888:	f000 f9f2 	bl	8003c70 <TL_I2C_Start>
		TL_I2C_WriteByte(I2C2, 0x01);
 800388c:	2101      	movs	r1, #1
 800388e:	4822      	ldr	r0, [pc, #136]	; (8003918 <EEPROM_Read+0xc4>)
 8003890:	f000 fa04 	bl	8003c9c <TL_I2C_WriteByte>
		LL_I2C_ClearFlag_STOP(I2C2);
 8003894:	4820      	ldr	r0, [pc, #128]	; (8003918 <EEPROM_Read+0xc4>)
 8003896:	f7ff fe04 	bl	80034a2 <LL_I2C_ClearFlag_STOP>
		if(LL_I2C_IsActiveFlag_NACK(I2C2)){
 800389a:	481f      	ldr	r0, [pc, #124]	; (8003918 <EEPROM_Read+0xc4>)
 800389c:	f7ff fddb 	bl	8003456 <LL_I2C_IsActiveFlag_NACK>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <EEPROM_Read+0x56>
			return false;
 80038a6:	2300      	movs	r3, #0
 80038a8:	e02f      	b.n	800390a <EEPROM_Read+0xb6>
		}
		else{
			while(LL_I2C_IsActiveFlag_TC(I2C2)==0){}
 80038aa:	bf00      	nop
 80038ac:	481a      	ldr	r0, [pc, #104]	; (8003918 <EEPROM_Read+0xc4>)
 80038ae:	f7ff fde5 	bl	800347c <LL_I2C_IsActiveFlag_TC>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d0f9      	beq.n	80038ac <EEPROM_Read+0x58>
		}
		LL_I2C_DisableAutoEndMode(I2C2);
 80038b8:	4817      	ldr	r0, [pc, #92]	; (8003918 <EEPROM_Read+0xc4>)
 80038ba:	f7ff fe02 	bl	80034c2 <LL_I2C_DisableAutoEndMode>
		LL_I2C_SetTransferRequest(I2C2, LL_I2C_REQUEST_READ);
 80038be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80038c2:	4815      	ldr	r0, [pc, #84]	; (8003918 <EEPROM_Read+0xc4>)
 80038c4:	f7ff fe21 	bl	800350a <LL_I2C_SetTransferRequest>
		LL_I2C_SetTransferSize(I2C2,size);
 80038c8:	78fb      	ldrb	r3, [r7, #3]
 80038ca:	4619      	mov	r1, r3
 80038cc:	4812      	ldr	r0, [pc, #72]	; (8003918 <EEPROM_Read+0xc4>)
 80038ce:	f7ff fe08 	bl	80034e2 <LL_I2C_SetTransferSize>
		TL_I2C_Start(I2C2);
 80038d2:	4811      	ldr	r0, [pc, #68]	; (8003918 <EEPROM_Read+0xc4>)
 80038d4:	f000 f9cc 	bl	8003c70 <TL_I2C_Start>
		for(uint8_t y=0;y<size;y++){
 80038d8:	2300      	movs	r3, #0
 80038da:	73fb      	strb	r3, [r7, #15]
 80038dc:	e00a      	b.n	80038f4 <EEPROM_Read+0xa0>
		data[y]=TL_I2C_ReadByte(I2C2);
 80038de:	7bfb      	ldrb	r3, [r7, #15]
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	18d4      	adds	r4, r2, r3
 80038e4:	480c      	ldr	r0, [pc, #48]	; (8003918 <EEPROM_Read+0xc4>)
 80038e6:	f000 f9ef 	bl	8003cc8 <TL_I2C_ReadByte>
 80038ea:	4603      	mov	r3, r0
 80038ec:	7023      	strb	r3, [r4, #0]
		for(uint8_t y=0;y<size;y++){
 80038ee:	7bfb      	ldrb	r3, [r7, #15]
 80038f0:	3301      	adds	r3, #1
 80038f2:	73fb      	strb	r3, [r7, #15]
 80038f4:	7bfa      	ldrb	r2, [r7, #15]
 80038f6:	78fb      	ldrb	r3, [r7, #3]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d3f0      	bcc.n	80038de <EEPROM_Read+0x8a>
		}
		TL_I2C_Stop(I2C2);
 80038fc:	4806      	ldr	r0, [pc, #24]	; (8003918 <EEPROM_Read+0xc4>)
 80038fe:	f000 f9c2 	bl	8003c86 <TL_I2C_Stop>
		LL_I2C_ClearFlag_STOP(I2C2);
 8003902:	4805      	ldr	r0, [pc, #20]	; (8003918 <EEPROM_Read+0xc4>)
 8003904:	f7ff fdcd 	bl	80034a2 <LL_I2C_ClearFlag_STOP>
		return true;
 8003908:	2301      	movs	r3, #1
		//while(LL_I2C_IsActiveFlag_TC(I2C2)==1){}
}
 800390a:	4618      	mov	r0, r3
 800390c:	3714      	adds	r7, #20
 800390e:	46bd      	mov	sp, r7
 8003910:	bd90      	pop	{r4, r7, pc}
 8003912:	bf00      	nop
 8003914:	48000400 	.word	0x48000400
 8003918:	40005800 	.word	0x40005800

0800391c <AS3935_REG_Read>:


/*LIGHTNING*/
uint8_t AS3935_REG_Read(uint8_t reg){
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	71fb      	strb	r3, [r7, #7]
	uint8_t dummy = 0x00;
 8003926:	2300      	movs	r3, #0
 8003928:	73fb      	strb	r3, [r7, #15]
	uint8_t r_data;
	TL_SPI_Reset_CSN(LGHTNG_CS);
 800392a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800392e:	f000 faab 	bl	8003e88 <TL_SPI_Reset_CSN>
	TL_SPI_Transmit_Byte(SPI2,R_REG(reg));
 8003932:	79fb      	ldrb	r3, [r7, #7]
 8003934:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003938:	b2db      	uxtb	r3, r3
 800393a:	4619      	mov	r1, r3
 800393c:	4809      	ldr	r0, [pc, #36]	; (8003964 <AS3935_REG_Read+0x48>)
 800393e:	f000 fab1 	bl	8003ea4 <TL_SPI_Transmit_Byte>
	r_data=TL_SPI_ReceiveTransmit_Byte(SPI2,dummy);
 8003942:	7bfb      	ldrb	r3, [r7, #15]
 8003944:	4619      	mov	r1, r3
 8003946:	4807      	ldr	r0, [pc, #28]	; (8003964 <AS3935_REG_Read+0x48>)
 8003948:	f000 facc 	bl	8003ee4 <TL_SPI_ReceiveTransmit_Byte>
 800394c:	4603      	mov	r3, r0
 800394e:	73bb      	strb	r3, [r7, #14]
	TL_SPI_Set_CSN(LGHTNG_CS);
 8003950:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003954:	f000 fa8a 	bl	8003e6c <TL_SPI_Set_CSN>
	return r_data;
 8003958:	7bbb      	ldrb	r3, [r7, #14]
}
 800395a:	4618      	mov	r0, r3
 800395c:	3710      	adds	r7, #16
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40003800 	.word	0x40003800

08003968 <AS3935_REG_Write>:

void AS3935_REG_Write(uint8_t reg,uint8_t data){
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	4603      	mov	r3, r0
 8003970:	460a      	mov	r2, r1
 8003972:	71fb      	strb	r3, [r7, #7]
 8003974:	4613      	mov	r3, r2
 8003976:	71bb      	strb	r3, [r7, #6]
	TL_SPI_Reset_CSN(LGHTNG_CS);
 8003978:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800397c:	f000 fa84 	bl	8003e88 <TL_SPI_Reset_CSN>
	TL_SPI_Transmit_Byte(SPI2,W_REG(reg));
 8003980:	79fb      	ldrb	r3, [r7, #7]
 8003982:	4619      	mov	r1, r3
 8003984:	4807      	ldr	r0, [pc, #28]	; (80039a4 <AS3935_REG_Write+0x3c>)
 8003986:	f000 fa8d 	bl	8003ea4 <TL_SPI_Transmit_Byte>
	TL_SPI_Transmit_Byte(SPI2,data);
 800398a:	79bb      	ldrb	r3, [r7, #6]
 800398c:	4619      	mov	r1, r3
 800398e:	4805      	ldr	r0, [pc, #20]	; (80039a4 <AS3935_REG_Write+0x3c>)
 8003990:	f000 fa88 	bl	8003ea4 <TL_SPI_Transmit_Byte>
	TL_SPI_Set_CSN(LGHTNG_CS);
 8003994:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003998:	f000 fa68 	bl	8003e6c <TL_SPI_Set_CSN>
}
 800399c:	bf00      	nop
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40003800 	.word	0x40003800

080039a8 <TIM7_Start>:
	TL_SPI_Transmit_Byte(SPI2,0x96);
	TL_SPI_Set_CSN(LGHTNG_CS);
}


void TIM7_Start(uint32_t auto_reload){
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
	//LL_TIM_SetAutoReload(TIM7, time);
	LL_TIM_DisableCounter(TIM7);
 80039b0:	480a      	ldr	r0, [pc, #40]	; (80039dc <TIM7_Start+0x34>)
 80039b2:	f7ff fdcd 	bl	8003550 <LL_TIM_DisableCounter>
	LL_TIM_SetCounter(TIM7, 0);
 80039b6:	2100      	movs	r1, #0
 80039b8:	4808      	ldr	r0, [pc, #32]	; (80039dc <TIM7_Start+0x34>)
 80039ba:	f7ff fdd9 	bl	8003570 <LL_TIM_SetCounter>
	LL_TIM_SetAutoReload(TIM7,auto_reload);
 80039be:	6879      	ldr	r1, [r7, #4]
 80039c0:	4806      	ldr	r0, [pc, #24]	; (80039dc <TIM7_Start+0x34>)
 80039c2:	f7ff fde3 	bl	800358c <LL_TIM_SetAutoReload>
	LL_TIM_ClearFlag_UPDATE(TIM7);
 80039c6:	4805      	ldr	r0, [pc, #20]	; (80039dc <TIM7_Start+0x34>)
 80039c8:	f7ff fdee 	bl	80035a8 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM7);
 80039cc:	4803      	ldr	r0, [pc, #12]	; (80039dc <TIM7_Start+0x34>)
 80039ce:	f7ff fdaf 	bl	8003530 <LL_TIM_EnableCounter>
}
 80039d2:	bf00      	nop
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	40001400 	.word	0x40001400

080039e0 <TIM7_Stop>:
void TIM7_Stop(){
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
	//LL_TIM_SetAutoReload(TIM7, time);
	LL_TIM_SetCounter(TIM7, 0);
 80039e4:	2100      	movs	r1, #0
 80039e6:	4805      	ldr	r0, [pc, #20]	; (80039fc <TIM7_Stop+0x1c>)
 80039e8:	f7ff fdc2 	bl	8003570 <LL_TIM_SetCounter>
	LL_TIM_ClearFlag_UPDATE(TIM7);
 80039ec:	4803      	ldr	r0, [pc, #12]	; (80039fc <TIM7_Stop+0x1c>)
 80039ee:	f7ff fddb 	bl	80035a8 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_DisableCounter(TIM7);
 80039f2:	4802      	ldr	r0, [pc, #8]	; (80039fc <TIM7_Stop+0x1c>)
 80039f4:	f7ff fdac 	bl	8003550 <LL_TIM_DisableCounter>
}
 80039f8:	bf00      	nop
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40001400 	.word	0x40001400

08003a00 <USART1_Buffer_Clear>:
uint32_t TIM7_Read(){
	return LL_TIM_GetCounter(TIM7);

}

void USART1_Buffer_Clear(){
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i<30;i++){
 8003a06:	2300      	movs	r3, #0
 8003a08:	71fb      	strb	r3, [r7, #7]
 8003a0a:	e006      	b.n	8003a1a <USART1_Buffer_Clear+0x1a>
		bufferUSART1[i]=0;
 8003a0c:	79fb      	ldrb	r3, [r7, #7]
 8003a0e:	4a07      	ldr	r2, [pc, #28]	; (8003a2c <USART1_Buffer_Clear+0x2c>)
 8003a10:	2100      	movs	r1, #0
 8003a12:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<30;i++){
 8003a14:	79fb      	ldrb	r3, [r7, #7]
 8003a16:	3301      	adds	r3, #1
 8003a18:	71fb      	strb	r3, [r7, #7]
 8003a1a:	79fb      	ldrb	r3, [r7, #7]
 8003a1c:	2b1d      	cmp	r3, #29
 8003a1e:	d9f5      	bls.n	8003a0c <USART1_Buffer_Clear+0xc>

	}
}
 8003a20:	bf00      	nop
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	20000730 	.word	0x20000730

08003a30 <HMI_Send>:

void HMI_Send(char *charr){
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
	TL_USART_printf(USART1,charr);
 8003a38:	6879      	ldr	r1, [r7, #4]
 8003a3a:	4809      	ldr	r0, [pc, #36]	; (8003a60 <HMI_Send+0x30>)
 8003a3c:	f000 fba5 	bl	800418a <TL_USART_printf>
	TL_USART_putByte(USART1,255);
 8003a40:	21ff      	movs	r1, #255	; 0xff
 8003a42:	4807      	ldr	r0, [pc, #28]	; (8003a60 <HMI_Send+0x30>)
 8003a44:	f000 fb8b 	bl	800415e <TL_USART_putByte>
	TL_USART_putByte(USART1,255);
 8003a48:	21ff      	movs	r1, #255	; 0xff
 8003a4a:	4805      	ldr	r0, [pc, #20]	; (8003a60 <HMI_Send+0x30>)
 8003a4c:	f000 fb87 	bl	800415e <TL_USART_putByte>
	TL_USART_putByte(USART1,255);
 8003a50:	21ff      	movs	r1, #255	; 0xff
 8003a52:	4803      	ldr	r0, [pc, #12]	; (8003a60 <HMI_Send+0x30>)
 8003a54:	f000 fb83 	bl	800415e <TL_USART_putByte>
}
 8003a58:	bf00      	nop
 8003a5a:	3708      	adds	r7, #8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	40013800 	.word	0x40013800

08003a64 <LL_I2C_IsActiveFlag_TXE>:
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	bf0c      	ite	eq
 8003a78:	2301      	moveq	r3, #1
 8003a7a:	2300      	movne	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr

08003a8a <LL_I2C_IsActiveFlag_TXIS>:
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	b083      	sub	sp, #12
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	bf0c      	ite	eq
 8003a9e:	2301      	moveq	r3, #1
 8003aa0:	2300      	movne	r3, #0
 8003aa2:	b2db      	uxtb	r3, r3
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <LL_I2C_IsActiveFlag_RXNE>:
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b04      	cmp	r3, #4
 8003ac2:	bf0c      	ite	eq
 8003ac4:	2301      	moveq	r3, #1
 8003ac6:	2300      	movne	r3, #0
 8003ac8:	b2db      	uxtb	r3, r3
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr

08003ad6 <LL_I2C_IsActiveFlag_NACK>:
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b083      	sub	sp, #12
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF));
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	2b10      	cmp	r3, #16
 8003ae8:	bf0c      	ite	eq
 8003aea:	2301      	moveq	r3, #1
 8003aec:	2300      	movne	r3, #0
 8003aee:	b2db      	uxtb	r3, r3
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <LL_I2C_IsActiveFlag_TC>:
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC));
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b0c:	2b40      	cmp	r3, #64	; 0x40
 8003b0e:	bf0c      	ite	eq
 8003b10:	2301      	moveq	r3, #1
 8003b12:	2300      	movne	r3, #0
 8003b14:	b2db      	uxtb	r3, r3
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	370c      	adds	r7, #12
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr

08003b22 <LL_I2C_ClearFlag_STOP>:
{
 8003b22:	b480      	push	{r7}
 8003b24:	b083      	sub	sp, #12
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	f043 0220 	orr.w	r2, r3, #32
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	61da      	str	r2, [r3, #28]
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr

08003b42 <LL_I2C_EnableAutoEndMode>:
{
 8003b42:	b480      	push	{r7}
 8003b44:	b083      	sub	sp, #12
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	605a      	str	r2, [r3, #4]
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <LL_I2C_SetTransferSize>:
{
 8003b62:	b480      	push	{r7}
 8003b64:	b083      	sub	sp, #12
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
 8003b6a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	041b      	lsls	r3, r3, #16
 8003b78:	431a      	orrs	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	605a      	str	r2, [r3, #4]
}
 8003b7e:	bf00      	nop
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr

08003b8a <LL_I2C_GenerateStartCondition>:
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b083      	sub	sp, #12
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_START);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	605a      	str	r2, [r3, #4]
}
 8003b9e:	bf00      	nop
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <LL_I2C_GenerateStopCondition>:
{
 8003baa:	b480      	push	{r7}
 8003bac:	b083      	sub	sp, #12
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_STOP);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	605a      	str	r2, [r3, #4]
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr

08003bca <LL_I2C_SetTransferRequest>:
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
 8003bd2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	431a      	orrs	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	605a      	str	r2, [r3, #4]
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <LL_I2C_SetSlaveAddr>:
  * @param  I2Cx I2C Instance.
  * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c02:	f023 0303 	bic.w	r3, r3, #3
 8003c06:	683a      	ldr	r2, [r7, #0]
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	605a      	str	r2, [r3, #4]
}
 8003c0e:	bf00      	nop
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b083      	sub	sp, #12
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c26:	b2db      	uxtb	r3, r3
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8003c40:	78fa      	ldrb	r2, [r7, #3]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <TL_I2C_SetSlaveAddress>:

#include "TomLib_I2c.h"
#include "stm32l4xx_ll_i2c.h"
#include "stm32l4xx.h"

void TL_I2C_SetSlaveAddress(I2C_TypeDef *I2C, uint8_t address) {
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b082      	sub	sp, #8
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	70fb      	strb	r3, [r7, #3]
	LL_I2C_SetSlaveAddr(I2C, address);
 8003c5e:	78fb      	ldrb	r3, [r7, #3]
 8003c60:	4619      	mov	r1, r3
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7ff ffc4 	bl	8003bf0 <LL_I2C_SetSlaveAddr>
}
 8003c68:	bf00      	nop
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <TL_I2C_Start>:

void TL_I2C_Start(I2C_TypeDef *I2C) {
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
	LL_I2C_GenerateStartCondition(I2C);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7ff ff86 	bl	8003b8a <LL_I2C_GenerateStartCondition>
}
 8003c7e:	bf00      	nop
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <TL_I2C_Stop>:

void TL_I2C_Stop(I2C_TypeDef *I2C) {
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
	LL_I2C_GenerateStopCondition(I2C);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f7ff ff8b 	bl	8003baa <LL_I2C_GenerateStopCondition>
}
 8003c94:	bf00      	nop
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <TL_I2C_WriteByte>:
void TL_I2C_InitConfig(I2C_TypeDef *I2C) {
	LL_I2C_SetMasterAddressingMode(I2C, LL_I2C_ADDRESSING_MODE_7BIT);
	LL_I2C_EnableAutoEndMode(I2C);
}

void TL_I2C_WriteByte(I2C_TypeDef *I2C, uint8_t data) {
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	70fb      	strb	r3, [r7, #3]
	while (LL_I2C_IsActiveFlag_TXE(I2C) == 0) {
 8003ca8:	bf00      	nop
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7ff feda 	bl	8003a64 <LL_I2C_IsActiveFlag_TXE>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d0f9      	beq.n	8003caa <TL_I2C_WriteByte+0xe>
	}
	LL_I2C_TransmitData8(I2C, data);
 8003cb6:	78fb      	ldrb	r3, [r7, #3]
 8003cb8:	4619      	mov	r1, r3
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7ff ffba 	bl	8003c34 <LL_I2C_TransmitData8>
}
 8003cc0:	bf00      	nop
 8003cc2:	3708      	adds	r7, #8
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <TL_I2C_ReadByte>:

uint8_t TL_I2C_ReadByte(I2C_TypeDef *I2C) {
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
	while (LL_I2C_IsActiveFlag_RXNE(I2C) == 0) {
 8003cd0:	bf00      	nop
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f7ff feec 	bl	8003ab0 <LL_I2C_IsActiveFlag_RXNE>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d0f9      	beq.n	8003cd2 <TL_I2C_ReadByte+0xa>

	}
	return LL_I2C_ReceiveData8(I2C);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f7ff ff9b 	bl	8003c1a <LL_I2C_ReceiveData8>
 8003ce4:	4603      	mov	r3, r0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3708      	adds	r7, #8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <TL_I2C_SendData>:

I2C_result TL_I2C_SendData(I2C_TypeDef *I2C, uint8_t addr, uint8_t data[],uint8_t size) {
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b086      	sub	sp, #24
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	60f8      	str	r0, [r7, #12]
 8003cf6:	607a      	str	r2, [r7, #4]
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	72fb      	strb	r3, [r7, #11]
 8003cfe:	4613      	mov	r3, r2
 8003d00:	72bb      	strb	r3, [r7, #10]
	LL_I2C_EnableAutoEndMode(I2C);
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f7ff ff1d 	bl	8003b42 <LL_I2C_EnableAutoEndMode>
	LL_I2C_SetTransferRequest(I2C, LL_I2C_REQUEST_WRITE);
 8003d08:	2100      	movs	r1, #0
 8003d0a:	68f8      	ldr	r0, [r7, #12]
 8003d0c:	f7ff ff5d 	bl	8003bca <LL_I2C_SetTransferRequest>
	TL_I2C_SetSlaveAddress(I2C, addr);
 8003d10:	7afb      	ldrb	r3, [r7, #11]
 8003d12:	4619      	mov	r1, r3
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f7ff ff9c 	bl	8003c52 <TL_I2C_SetSlaveAddress>
	LL_I2C_SetTransferSize(I2C, size);
 8003d1a:	7abb      	ldrb	r3, [r7, #10]
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f7ff ff1f 	bl	8003b62 <LL_I2C_SetTransferSize>
	TL_I2C_Start(I2C);
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f7ff ffa3 	bl	8003c70 <TL_I2C_Start>
	for (uint8_t count = 0; count < size; count++) {
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	75fb      	strb	r3, [r7, #23]
 8003d2e:	e018      	b.n	8003d62 <TL_I2C_SendData+0x74>

		while (LL_I2C_IsActiveFlag_TXIS(I2C) == 0) {
			if(LL_I2C_IsActiveFlag_NACK(I2C)){
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f7ff fed0 	bl	8003ad6 <LL_I2C_IsActiveFlag_NACK>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <TL_I2C_SendData+0x52>
				return I2C_NOK;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e01f      	b.n	8003d80 <TL_I2C_SendData+0x92>
		while (LL_I2C_IsActiveFlag_TXIS(I2C) == 0) {
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f7ff fea2 	bl	8003a8a <LL_I2C_IsActiveFlag_TXIS>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d0f1      	beq.n	8003d30 <TL_I2C_SendData+0x42>
			}
		}
		TL_I2C_WriteByte(I2C, data[count]);
 8003d4c:	7dfb      	ldrb	r3, [r7, #23]
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	4413      	add	r3, r2
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	4619      	mov	r1, r3
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	f7ff ffa0 	bl	8003c9c <TL_I2C_WriteByte>
	for (uint8_t count = 0; count < size; count++) {
 8003d5c:	7dfb      	ldrb	r3, [r7, #23]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	75fb      	strb	r3, [r7, #23]
 8003d62:	7dfa      	ldrb	r2, [r7, #23]
 8003d64:	7abb      	ldrb	r3, [r7, #10]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d3ea      	bcc.n	8003d40 <TL_I2C_SendData+0x52>
	}
	LL_I2C_ClearFlag_STOP(I2C);
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f7ff fed9 	bl	8003b22 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_TC(I2C)==1){}
 8003d70:	bf00      	nop
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	f7ff fec2 	bl	8003afc <LL_I2C_IsActiveFlag_TC>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d0f9      	beq.n	8003d72 <TL_I2C_SendData+0x84>
	//while (LL_I2C_IsActiveFlag_BUSY(I2C) == 1) {}
	return I2C_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3718      	adds	r7, #24
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE));
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	bf0c      	ite	eq
 8003d9c:	2301      	moveq	r3, #1
 8003d9e:	2300      	movne	r3, #0
 8003da0:	b2db      	uxtb	r3, r3
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	370c      	adds	r7, #12
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr

08003dae <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8003dae:	b480      	push	{r7}
 8003db0:	b083      	sub	sp, #12
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	bf0c      	ite	eq
 8003dc2:	2301      	moveq	r3, #1
 8003dc4:	2300      	movne	r3, #0
 8003dc6:	b2db      	uxtb	r3, r3
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr

08003dd4 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY));
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de4:	2b80      	cmp	r3, #128	; 0x80
 8003de6:	bf0c      	ite	eq
 8003de8:	2301      	moveq	r3, #1
 8003dea:	2300      	movne	r3, #0
 8003dec:	b2db      	uxtb	r3, r3
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b083      	sub	sp, #12
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	b2db      	uxtb	r3, r3
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	70fb      	strb	r3, [r7, #3]
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	330c      	adds	r3, #12
 8003e24:	78fa      	ldrb	r2, [r7, #3]
 8003e26:	701a      	strb	r2, [r3, #0]
}
 8003e28:	bf00      	nop
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <LL_GPIO_SetOutputPin>:
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	619a      	str	r2, [r3, #24]
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <LL_GPIO_ResetOutputPin>:
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <TL_SPI_Set_CSN>:

#include"TomLib_SPI.h"
#include"stm32l4xx_ll_gpio.h"
#include "stm32l4xx.h"

void TL_SPI_Set_CSN(uint32_t Pin){
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
	//while(LL_SPI_IsActiveFlag_BSY(TL_SPI)==1){}
	LL_GPIO_SetOutputPin(GPIOB,Pin);
 8003e74:	6879      	ldr	r1, [r7, #4]
 8003e76:	4803      	ldr	r0, [pc, #12]	; (8003e84 <TL_SPI_Set_CSN+0x18>)
 8003e78:	f7ff ffdc 	bl	8003e34 <LL_GPIO_SetOutputPin>
}
 8003e7c:	bf00      	nop
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	48000400 	.word	0x48000400

08003e88 <TL_SPI_Reset_CSN>:

void TL_SPI_Reset_CSN(uint32_t Pin){
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
	//while(LL_SPI_IsActiveFlag_BSY(TL_SPI)==1){}
	LL_GPIO_ResetOutputPin(GPIOB,Pin);
 8003e90:	6879      	ldr	r1, [r7, #4]
 8003e92:	4803      	ldr	r0, [pc, #12]	; (8003ea0 <TL_SPI_Reset_CSN+0x18>)
 8003e94:	f7ff ffdc 	bl	8003e50 <LL_GPIO_ResetOutputPin>
}
 8003e98:	bf00      	nop
 8003e9a:	3708      	adds	r7, #8
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	48000400 	.word	0x48000400

08003ea4 <TL_SPI_Transmit_Byte>:


void TL_SPI_Transmit_Byte(SPI_TypeDef *SPI,uint8_t dataIn){
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	460b      	mov	r3, r1
 8003eae:	70fb      	strb	r3, [r7, #3]
	while(LL_SPI_IsActiveFlag_TXE(SPI)==0){}
 8003eb0:	bf00      	nop
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f7ff ff7b 	bl	8003dae <LL_SPI_IsActiveFlag_TXE>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0f9      	beq.n	8003eb2 <TL_SPI_Transmit_Byte+0xe>
	LL_SPI_TransmitData8(SPI,dataIn);
 8003ebe:	78fb      	ldrb	r3, [r7, #3]
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7ff ffa6 	bl	8003e14 <LL_SPI_TransmitData8>

	while(LL_SPI_IsActiveFlag_BSY(SPI)==1){}
 8003ec8:	bf00      	nop
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7ff ff82 	bl	8003dd4 <LL_SPI_IsActiveFlag_BSY>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d0f9      	beq.n	8003eca <TL_SPI_Transmit_Byte+0x26>
	LL_SPI_ReceiveData8(SPI);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7ff ff8f 	bl	8003dfa <LL_SPI_ReceiveData8>
}
 8003edc:	bf00      	nop
 8003ede:	3708      	adds	r7, #8
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <TL_SPI_ReceiveTransmit_Byte>:
	}


}

uint8_t TL_SPI_ReceiveTransmit_Byte(SPI_TypeDef *SPI,uint8_t dataIn){
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	460b      	mov	r3, r1
 8003eee:	70fb      	strb	r3, [r7, #3]
	while(LL_SPI_IsActiveFlag_TXE(SPI)==0){}
 8003ef0:	bf00      	nop
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7ff ff5b 	bl	8003dae <LL_SPI_IsActiveFlag_TXE>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0f9      	beq.n	8003ef2 <TL_SPI_ReceiveTransmit_Byte+0xe>
	LL_SPI_TransmitData8(SPI,dataIn);
 8003efe:	78fb      	ldrb	r3, [r7, #3]
 8003f00:	4619      	mov	r1, r3
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7ff ff86 	bl	8003e14 <LL_SPI_TransmitData8>
	while(LL_SPI_IsActiveFlag_RXNE(SPI)==0){}
 8003f08:	bf00      	nop
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f7ff ff3c 	bl	8003d88 <LL_SPI_IsActiveFlag_RXNE>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f9      	beq.n	8003f0a <TL_SPI_ReceiveTransmit_Byte+0x26>
	while(LL_SPI_IsActiveFlag_BSY(SPI)==1){}
 8003f16:	bf00      	nop
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7ff ff5b 	bl	8003dd4 <LL_SPI_IsActiveFlag_BSY>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d0f9      	beq.n	8003f18 <TL_SPI_ReceiveTransmit_Byte+0x34>
	return LL_SPI_ReceiveData8(SPI);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f7ff ff68 	bl	8003dfa <LL_SPI_ReceiveData8>
 8003f2a:	4603      	mov	r3, r0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3708      	adds	r7, #8
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <LL_TIM_EnableCounter>:
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f043 0201 	orr.w	r2, r3, #1
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	601a      	str	r2, [r3, #0]
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <LL_TIM_DisableCounter>:
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f023 0201 	bic.w	r2, r3, #1
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	601a      	str	r2, [r3, #0]
}
 8003f68:	bf00      	nop
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr

08003f74 <LL_TIM_SetCounter>:
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <LL_TIM_SetPrescaler>:
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <LL_TIM_SetAutoReload>:
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <LL_TIM_ClearFlag_UPDATE>:
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f06f 0201 	mvn.w	r2, #1
 8003fd6:	611a      	str	r2, [r3, #16]
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	bf0c      	ite	eq
 8003ff8:	2301      	moveq	r3, #1
 8003ffa:	2300      	movne	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	370c      	adds	r7, #12
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
	...

0800400c <LL_APB1_GRP1_EnableClock>:
{
 800400c:	b480      	push	{r7}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004014:	4908      	ldr	r1, [pc, #32]	; (8004038 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004016:	4b08      	ldr	r3, [pc, #32]	; (8004038 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004018:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4313      	orrs	r3, r2
 800401e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004020:	4b05      	ldr	r3, [pc, #20]	; (8004038 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004022:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4013      	ands	r3, r2
 8004028:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800402a:	68fb      	ldr	r3, [r7, #12]
}
 800402c:	bf00      	nop
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	40021000 	.word	0x40021000

0800403c <LL_SYSTICK_EnableIT>:
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004040:	4a05      	ldr	r2, [pc, #20]	; (8004058 <LL_SYSTICK_EnableIT+0x1c>)
 8004042:	4b05      	ldr	r3, [pc, #20]	; (8004058 <LL_SYSTICK_EnableIT+0x1c>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f043 0302 	orr.w	r3, r3, #2
 800404a:	6013      	str	r3, [r2, #0]
}
 800404c:	bf00      	nop
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	e000e010 	.word	0xe000e010

0800405c <LL_SYSTICK_DisableIT>:
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004060:	4a05      	ldr	r2, [pc, #20]	; (8004078 <LL_SYSTICK_DisableIT+0x1c>)
 8004062:	4b05      	ldr	r3, [pc, #20]	; (8004078 <LL_SYSTICK_DisableIT+0x1c>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f023 0302 	bic.w	r3, r3, #2
 800406a:	6013      	str	r3, [r2, #0]
}
 800406c:	bf00      	nop
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	e000e010 	.word	0xe000e010

0800407c <TL_mDelay>:
}

/* Systick Delay v milisekundch
 * range min 1 ms
 */
void TL_mDelay(__IO uint32_t time) {
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
	LL_SYSTICK_EnableIT();
 8004084:	f7ff ffda 	bl	800403c <LL_SYSTICK_EnableIT>
	time = time * 100;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2264      	movs	r2, #100	; 0x64
 800408c:	fb02 f303 	mul.w	r3, r2, r3
 8004090:	607b      	str	r3, [r7, #4]
	TimmingDelay = time;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a06      	ldr	r2, [pc, #24]	; (80040b0 <TL_mDelay+0x34>)
 8004096:	6013      	str	r3, [r2, #0]
	while (TimmingDelay != 0);
 8004098:	bf00      	nop
 800409a:	4b05      	ldr	r3, [pc, #20]	; (80040b0 <TL_mDelay+0x34>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1fb      	bne.n	800409a <TL_mDelay+0x1e>
	LL_SYSTICK_DisableIT();
 80040a2:	f7ff ffdb 	bl	800405c <LL_SYSTICK_DisableIT>
}
 80040a6:	bf00      	nop
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	2000079c 	.word	0x2000079c

080040b4 <TIM6_Init>:

void TIM6_Init(void) {
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 80040b8:	2010      	movs	r0, #16
 80040ba:	f7ff ffa7 	bl	800400c <LL_APB1_GRP1_EnableClock>
	LL_TIM_StructInit(TIM6);
 80040be:	4804      	ldr	r0, [pc, #16]	; (80040d0 <TIM6_Init+0x1c>)
 80040c0:	f7fd ff39 	bl	8001f36 <LL_TIM_StructInit>
//LL_TIM_SetClockSource(TIM6,)
	LL_TIM_SetPrescaler(TIM6, 31);
 80040c4:	211f      	movs	r1, #31
 80040c6:	4802      	ldr	r0, [pc, #8]	; (80040d0 <TIM6_Init+0x1c>)
 80040c8:	f7ff ff62 	bl	8003f90 <LL_TIM_SetPrescaler>

}
 80040cc:	bf00      	nop
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	40001000 	.word	0x40001000

080040d4 <TL_TIM6_Delay>:
void TL_TIM6_Delay(uint32_t time) {
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
	LL_TIM_SetAutoReload(TIM6, time);
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	480d      	ldr	r0, [pc, #52]	; (8004114 <TL_TIM6_Delay+0x40>)
 80040e0:	f7ff ff64 	bl	8003fac <LL_TIM_SetAutoReload>
	LL_TIM_SetCounter(TIM6, 0);
 80040e4:	2100      	movs	r1, #0
 80040e6:	480b      	ldr	r0, [pc, #44]	; (8004114 <TL_TIM6_Delay+0x40>)
 80040e8:	f7ff ff44 	bl	8003f74 <LL_TIM_SetCounter>

	LL_TIM_ClearFlag_UPDATE(TIM6);
 80040ec:	4809      	ldr	r0, [pc, #36]	; (8004114 <TL_TIM6_Delay+0x40>)
 80040ee:	f7ff ff6b 	bl	8003fc8 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM6);
 80040f2:	4808      	ldr	r0, [pc, #32]	; (8004114 <TL_TIM6_Delay+0x40>)
 80040f4:	f7ff ff1e 	bl	8003f34 <LL_TIM_EnableCounter>

	while (!LL_TIM_IsActiveFlag_UPDATE(TIM6)) {
 80040f8:	bf00      	nop
 80040fa:	4806      	ldr	r0, [pc, #24]	; (8004114 <TL_TIM6_Delay+0x40>)
 80040fc:	f7ff ff72 	bl	8003fe4 <LL_TIM_IsActiveFlag_UPDATE>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d0f9      	beq.n	80040fa <TL_TIM6_Delay+0x26>
	}
	LL_TIM_DisableCounter(TIM6);
 8004106:	4803      	ldr	r0, [pc, #12]	; (8004114 <TL_TIM6_Delay+0x40>)
 8004108:	f7ff ff24 	bl	8003f54 <LL_TIM_DisableCounter>

}
 800410c:	bf00      	nop
 800410e:	3708      	adds	r7, #8
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	40001000 	.word	0x40001000

08004118 <LL_USART_IsActiveFlag_TXE>:
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE));
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	69db      	ldr	r3, [r3, #28]
 8004124:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004128:	2b80      	cmp	r3, #128	; 0x80
 800412a:	bf0c      	ite	eq
 800412c:	2301      	moveq	r3, #1
 800412e:	2300      	movne	r3, #0
 8004130:	b2db      	uxtb	r3, r3
}
 8004132:	4618      	mov	r0, r3
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr

0800413e <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800413e:	b480      	push	{r7}
 8004140:	b083      	sub	sp, #12
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
 8004146:	460b      	mov	r3, r1
 8004148:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 800414a:	78fb      	ldrb	r3, [r7, #3]
 800414c:	b29a      	uxth	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8004152:	bf00      	nop
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr

0800415e <TL_USART_putByte>:
#include "string.h"
#include "stm32l4xx.h"
#include "stm32l4xx_ll_usart.h"


void TL_USART_putByte(USART_TypeDef *USARTx,char charr){
 800415e:	b580      	push	{r7, lr}
 8004160:	b082      	sub	sp, #8
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
 8004166:	460b      	mov	r3, r1
 8004168:	70fb      	strb	r3, [r7, #3]
	while(LL_USART_IsActiveFlag_TXE(USARTx)==0){}
 800416a:	bf00      	nop
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7ff ffd3 	bl	8004118 <LL_USART_IsActiveFlag_TXE>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f9      	beq.n	800416c <TL_USART_putByte+0xe>
	LL_USART_TransmitData8(USARTx,charr);
 8004178:	78fb      	ldrb	r3, [r7, #3]
 800417a:	4619      	mov	r1, r3
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f7ff ffde 	bl	800413e <LL_USART_TransmitData8>
}
 8004182:	bf00      	nop
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <TL_USART_printf>:

void TL_USART_printf(USART_TypeDef *USARTx,char charr[]){
 800418a:	b580      	push	{r7, lr}
 800418c:	b084      	sub	sp, #16
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
 8004192:	6039      	str	r1, [r7, #0]
	for(int i=0;i<strlen(charr);i++){
 8004194:	2300      	movs	r3, #0
 8004196:	60fb      	str	r3, [r7, #12]
 8004198:	e00a      	b.n	80041b0 <TL_USART_printf+0x26>
		TL_USART_putByte(USARTx,charr[i]);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	4413      	add	r3, r2
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	4619      	mov	r1, r3
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f7ff ffda 	bl	800415e <TL_USART_putByte>
	for(int i=0;i<strlen(charr);i++){
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	3301      	adds	r3, #1
 80041ae:	60fb      	str	r3, [r7, #12]
 80041b0:	6838      	ldr	r0, [r7, #0]
 80041b2:	f7fc f80d 	bl	80001d0 <strlen>
 80041b6:	4602      	mov	r2, r0
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d8ed      	bhi.n	800419a <TL_USART_printf+0x10>
	}
}
 80041be:	bf00      	nop
 80041c0:	3710      	adds	r7, #16
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <LL_GPIO_SetOutputPin>:
{
 80041c6:	b480      	push	{r7}
 80041c8:	b083      	sub	sp, #12
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
 80041ce:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	619a      	str	r2, [r3, #24]
}
 80041d6:	bf00      	nop
 80041d8:	370c      	adds	r7, #12
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr
	...

080041e4 <main>:





int main(void) {
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0
	SystemClock_Config();
 80041e8:	f7fe fd82 	bl	8002cf0 <SystemClock_Config>
	TIM6_Init();
 80041ec:	f7ff ff62 	bl	80040b4 <TIM6_Init>
	GPIO_Init();
 80041f0:	f7fe fde0 	bl	8002db4 <GPIO_Init>
	LL_GPIO_SetOutputPin(GPIOA, _3V3_EN);
 80041f4:	2140      	movs	r1, #64	; 0x40
 80041f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80041fa:	f7ff ffe4 	bl	80041c6 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, _5V_EN);
 80041fe:	2180      	movs	r1, #128	; 0x80
 8004200:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004204:	f7ff ffdf 	bl	80041c6 <LL_GPIO_SetOutputPin>
	TL_mDelay(250);	//displej po probuzen dv najevo e ije po cca 220 ms odesl data, take se ek - jinak by se spustil IRQ
 8004208:	20fa      	movs	r0, #250	; 0xfa
 800420a:	f7ff ff37 	bl	800407c <TL_mDelay>
	SPI2_Init();
 800420e:	f7fe ff1d 	bl	800304c <SPI2_Init>
	TIM7_Init();
 8004212:	f7ff f89d 	bl	8003350 <TIM7_Init>
	USART1_Init();
 8004216:	f7fe ff51 	bl	80030bc <USART1_Init>
	USART2_Init();
 800421a:	f7fe ff79 	bl	8003110 <USART2_Init>
	I2C2_Init();
 800421e:	f7fe ff9f 	bl	8003160 <I2C2_Init>

	ADC_Init();
 8004222:	f7fe ffc7 	bl	80031b4 <ADC_Init>
	calib_val = ADC_CALIB_REF_Read();
 8004226:	f7ff f9cd 	bl	80035c4 <ADC_CALIB_REF_Read>
 800422a:	4602      	mov	r2, r0
 800422c:	4b13      	ldr	r3, [pc, #76]	; (800427c <main+0x98>)
 800422e:	601a      	str	r2, [r3, #0]
	IRQ_Init(); //nutno inicializovat po vech periferich
 8004230:	f7ff f84a 	bl	80032c8 <IRQ_Init>

	//GPIOC->ODR = 0;

	EEPROM_Write(eeprom_data);
 8004234:	4812      	ldr	r0, [pc, #72]	; (8004280 <main+0x9c>)
 8004236:	f7ff fae9 	bl	800380c <EEPROM_Write>
	EEPROM_Read(eeprom_data_r, 5);
 800423a:	2105      	movs	r1, #5
 800423c:	4811      	ldr	r0, [pc, #68]	; (8004284 <main+0xa0>)
 800423e:	f7ff fb09 	bl	8003854 <EEPROM_Read>
	//EEPROM_Read(eeprom_data_r);
	//AS3935_REG_Write(0x01,0b00110010);
	ADC_VC_Read(&voltage, &consumption);
 8004242:	4911      	ldr	r1, [pc, #68]	; (8004288 <main+0xa4>)
 8004244:	4811      	ldr	r0, [pc, #68]	; (800428c <main+0xa8>)
 8004246:	f7ff f9f1 	bl	800362c <ADC_VC_Read>

	HMI_Send("bkcmd=1");
 800424a:	4811      	ldr	r0, [pc, #68]	; (8004290 <main+0xac>)
 800424c:	f7ff fbf0 	bl	8003a30 <HMI_Send>
	TL_mDelay(100);
 8004250:	2064      	movs	r0, #100	; 0x64
 8004252:	f7ff ff13 	bl	800407c <TL_mDelay>
	AS3935_REG_Read(0x03);
 8004256:	2003      	movs	r0, #3
 8004258:	f7ff fb60 	bl	800391c <AS3935_REG_Read>
	while (1) {
		ADC_VC_Read(&voltage, &consumption);
 800425c:	490a      	ldr	r1, [pc, #40]	; (8004288 <main+0xa4>)
 800425e:	480b      	ldr	r0, [pc, #44]	; (800428c <main+0xa8>)
 8004260:	f7ff f9e4 	bl	800362c <ADC_VC_Read>
		if (RXHMIPacket_ready) {
 8004264:	4b0b      	ldr	r3, [pc, #44]	; (8004294 <main+0xb0>)
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d0f7      	beq.n	800425c <main+0x78>
			StateAutomat();
 800426c:	f000 f814 	bl	8004298 <StateAutomat>
			//TL_mDelay(100);
			TL_mDelay(500);
 8004270:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004274:	f7ff ff02 	bl	800407c <TL_mDelay>
		ADC_VC_Read(&voltage, &consumption);
 8004278:	e7f0      	b.n	800425c <main+0x78>
 800427a:	bf00      	nop
 800427c:	20000750 	.word	0x20000750
 8004280:	20000008 	.word	0x20000008
 8004284:	20000774 	.word	0x20000774
 8004288:	20000772 	.word	0x20000772
 800428c:	20000794 	.word	0x20000794
 8004290:	08007738 	.word	0x08007738
 8004294:	200007a1 	.word	0x200007a1

08004298 <StateAutomat>:





void StateAutomat() {
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
	switch (bufferUSART1[0]) {
 800429c:	4b5c      	ldr	r3, [pc, #368]	; (8004410 <StateAutomat+0x178>)
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2ba1      	cmp	r3, #161	; 0xa1
 80042a2:	d002      	beq.n	80042aa <StateAutomat+0x12>
 80042a4:	2ba2      	cmp	r3, #162	; 0xa2
 80042a6:	d047      	beq.n	8004338 <StateAutomat+0xa0>
		USART1_Buffer_Clear();
		break;

	}

}
 80042a8:	e0b0      	b.n	800440c <StateAutomat+0x174>
		AS3935_REG_Write(0x00, bufferUSART1[1]);
 80042aa:	4b59      	ldr	r3, [pc, #356]	; (8004410 <StateAutomat+0x178>)
 80042ac:	785b      	ldrb	r3, [r3, #1]
 80042ae:	4619      	mov	r1, r3
 80042b0:	2000      	movs	r0, #0
 80042b2:	f7ff fb59 	bl	8003968 <AS3935_REG_Write>
		AS3935_REG_Write(0x01, bufferUSART1[2]);
 80042b6:	4b56      	ldr	r3, [pc, #344]	; (8004410 <StateAutomat+0x178>)
 80042b8:	789b      	ldrb	r3, [r3, #2]
 80042ba:	4619      	mov	r1, r3
 80042bc:	2001      	movs	r0, #1
 80042be:	f7ff fb53 	bl	8003968 <AS3935_REG_Write>
		AS3935_REG_Write(0x02, bufferUSART1[3]);
 80042c2:	4b53      	ldr	r3, [pc, #332]	; (8004410 <StateAutomat+0x178>)
 80042c4:	78db      	ldrb	r3, [r3, #3]
 80042c6:	4619      	mov	r1, r3
 80042c8:	2002      	movs	r0, #2
 80042ca:	f7ff fb4d 	bl	8003968 <AS3935_REG_Write>
		AS3935_REG_Write(0x03, bufferUSART1[4]);
 80042ce:	4b50      	ldr	r3, [pc, #320]	; (8004410 <StateAutomat+0x178>)
 80042d0:	791b      	ldrb	r3, [r3, #4]
 80042d2:	4619      	mov	r1, r3
 80042d4:	2003      	movs	r0, #3
 80042d6:	f7ff fb47 	bl	8003968 <AS3935_REG_Write>
		AS3935_REG_Write(0x08, bufferUSART1[5]);
 80042da:	4b4d      	ldr	r3, [pc, #308]	; (8004410 <StateAutomat+0x178>)
 80042dc:	795b      	ldrb	r3, [r3, #5]
 80042de:	4619      	mov	r1, r3
 80042e0:	2008      	movs	r0, #8
 80042e2:	f7ff fb41 	bl	8003968 <AS3935_REG_Write>
		Reg_lghtng[0] = AS3935_REG_Read(0x00);
 80042e6:	2000      	movs	r0, #0
 80042e8:	f7ff fb18 	bl	800391c <AS3935_REG_Read>
 80042ec:	4603      	mov	r3, r0
 80042ee:	461a      	mov	r2, r3
 80042f0:	4b48      	ldr	r3, [pc, #288]	; (8004414 <StateAutomat+0x17c>)
 80042f2:	701a      	strb	r2, [r3, #0]
		Reg_lghtng[1] = AS3935_REG_Read(0x01);
 80042f4:	2001      	movs	r0, #1
 80042f6:	f7ff fb11 	bl	800391c <AS3935_REG_Read>
 80042fa:	4603      	mov	r3, r0
 80042fc:	461a      	mov	r2, r3
 80042fe:	4b45      	ldr	r3, [pc, #276]	; (8004414 <StateAutomat+0x17c>)
 8004300:	705a      	strb	r2, [r3, #1]
		Reg_lghtng[2] = AS3935_REG_Read(0x02);
 8004302:	2002      	movs	r0, #2
 8004304:	f7ff fb0a 	bl	800391c <AS3935_REG_Read>
 8004308:	4603      	mov	r3, r0
 800430a:	461a      	mov	r2, r3
 800430c:	4b41      	ldr	r3, [pc, #260]	; (8004414 <StateAutomat+0x17c>)
 800430e:	709a      	strb	r2, [r3, #2]
		Reg_lghtng[3] = AS3935_REG_Read(0x03);
 8004310:	2003      	movs	r0, #3
 8004312:	f7ff fb03 	bl	800391c <AS3935_REG_Read>
 8004316:	4603      	mov	r3, r0
 8004318:	461a      	mov	r2, r3
 800431a:	4b3e      	ldr	r3, [pc, #248]	; (8004414 <StateAutomat+0x17c>)
 800431c:	70da      	strb	r2, [r3, #3]
		Reg_lghtng[4] = AS3935_REG_Read(0x08);
 800431e:	2008      	movs	r0, #8
 8004320:	f7ff fafc 	bl	800391c <AS3935_REG_Read>
 8004324:	4603      	mov	r3, r0
 8004326:	461a      	mov	r2, r3
 8004328:	4b3a      	ldr	r3, [pc, #232]	; (8004414 <StateAutomat+0x17c>)
 800432a:	711a      	strb	r2, [r3, #4]
		RXHMIPacket_ready = 0;
 800432c:	4b3a      	ldr	r3, [pc, #232]	; (8004418 <StateAutomat+0x180>)
 800432e:	2200      	movs	r2, #0
 8004330:	701a      	strb	r2, [r3, #0]
		USART1_Buffer_Clear();
 8004332:	f7ff fb65 	bl	8003a00 <USART1_Buffer_Clear>
		break;
 8004336:	e069      	b.n	800440c <StateAutomat+0x174>
		Reg_lghtng[0] = AS3935_REG_Read(0x00);
 8004338:	2000      	movs	r0, #0
 800433a:	f7ff faef 	bl	800391c <AS3935_REG_Read>
 800433e:	4603      	mov	r3, r0
 8004340:	461a      	mov	r2, r3
 8004342:	4b34      	ldr	r3, [pc, #208]	; (8004414 <StateAutomat+0x17c>)
 8004344:	701a      	strb	r2, [r3, #0]
		Reg_lghtng[1] = AS3935_REG_Read(0x01);
 8004346:	2001      	movs	r0, #1
 8004348:	f7ff fae8 	bl	800391c <AS3935_REG_Read>
 800434c:	4603      	mov	r3, r0
 800434e:	461a      	mov	r2, r3
 8004350:	4b30      	ldr	r3, [pc, #192]	; (8004414 <StateAutomat+0x17c>)
 8004352:	705a      	strb	r2, [r3, #1]
		Reg_lghtng[2] = AS3935_REG_Read(0x02);
 8004354:	2002      	movs	r0, #2
 8004356:	f7ff fae1 	bl	800391c <AS3935_REG_Read>
 800435a:	4603      	mov	r3, r0
 800435c:	461a      	mov	r2, r3
 800435e:	4b2d      	ldr	r3, [pc, #180]	; (8004414 <StateAutomat+0x17c>)
 8004360:	709a      	strb	r2, [r3, #2]
		Reg_lghtng[3] = AS3935_REG_Read(0x03);
 8004362:	2003      	movs	r0, #3
 8004364:	f7ff fada 	bl	800391c <AS3935_REG_Read>
 8004368:	4603      	mov	r3, r0
 800436a:	461a      	mov	r2, r3
 800436c:	4b29      	ldr	r3, [pc, #164]	; (8004414 <StateAutomat+0x17c>)
 800436e:	70da      	strb	r2, [r3, #3]
		Reg_lghtng[4] = AS3935_REG_Read(0x08);
 8004370:	2008      	movs	r0, #8
 8004372:	f7ff fad3 	bl	800391c <AS3935_REG_Read>
 8004376:	4603      	mov	r3, r0
 8004378:	461a      	mov	r2, r3
 800437a:	4b26      	ldr	r3, [pc, #152]	; (8004414 <StateAutomat+0x17c>)
 800437c:	711a      	strb	r2, [r3, #4]
		sprintf(string, "config_0_p.reg0.val=%d", Reg_lghtng[0]);
 800437e:	4b25      	ldr	r3, [pc, #148]	; (8004414 <StateAutomat+0x17c>)
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	461a      	mov	r2, r3
 8004384:	4925      	ldr	r1, [pc, #148]	; (800441c <StateAutomat+0x184>)
 8004386:	4826      	ldr	r0, [pc, #152]	; (8004420 <StateAutomat+0x188>)
 8004388:	f000 fadc 	bl	8004944 <sprintf>
		HMI_Send(string);
 800438c:	4824      	ldr	r0, [pc, #144]	; (8004420 <StateAutomat+0x188>)
 800438e:	f7ff fb4f 	bl	8003a30 <HMI_Send>
		HMI_Send("config_0_p.n1.bco=64520");
 8004392:	4824      	ldr	r0, [pc, #144]	; (8004424 <StateAutomat+0x18c>)
 8004394:	f7ff fb4c 	bl	8003a30 <HMI_Send>
		sprintf(string, "config_1_p.reg1.val=%d", Reg_lghtng[1]);
 8004398:	4b1e      	ldr	r3, [pc, #120]	; (8004414 <StateAutomat+0x17c>)
 800439a:	785b      	ldrb	r3, [r3, #1]
 800439c:	461a      	mov	r2, r3
 800439e:	4922      	ldr	r1, [pc, #136]	; (8004428 <StateAutomat+0x190>)
 80043a0:	481f      	ldr	r0, [pc, #124]	; (8004420 <StateAutomat+0x188>)
 80043a2:	f000 facf 	bl	8004944 <sprintf>
		HMI_Send(string);
 80043a6:	481e      	ldr	r0, [pc, #120]	; (8004420 <StateAutomat+0x188>)
 80043a8:	f7ff fb42 	bl	8003a30 <HMI_Send>
		HMI_Send("config_1_p.n1.bco=64520");
 80043ac:	481f      	ldr	r0, [pc, #124]	; (800442c <StateAutomat+0x194>)
 80043ae:	f7ff fb3f 	bl	8003a30 <HMI_Send>
		sprintf(string, "config_2_p.reg2.val=%d", Reg_lghtng[2]);
 80043b2:	4b18      	ldr	r3, [pc, #96]	; (8004414 <StateAutomat+0x17c>)
 80043b4:	789b      	ldrb	r3, [r3, #2]
 80043b6:	461a      	mov	r2, r3
 80043b8:	491d      	ldr	r1, [pc, #116]	; (8004430 <StateAutomat+0x198>)
 80043ba:	4819      	ldr	r0, [pc, #100]	; (8004420 <StateAutomat+0x188>)
 80043bc:	f000 fac2 	bl	8004944 <sprintf>
		HMI_Send(string);
 80043c0:	4817      	ldr	r0, [pc, #92]	; (8004420 <StateAutomat+0x188>)
 80043c2:	f7ff fb35 	bl	8003a30 <HMI_Send>
		HMI_Send("config_2_p.n1.bco=64520");
 80043c6:	481b      	ldr	r0, [pc, #108]	; (8004434 <StateAutomat+0x19c>)
 80043c8:	f7ff fb32 	bl	8003a30 <HMI_Send>
		sprintf(string, "config_3_p.reg3.val=%d", Reg_lghtng[3]);
 80043cc:	4b11      	ldr	r3, [pc, #68]	; (8004414 <StateAutomat+0x17c>)
 80043ce:	78db      	ldrb	r3, [r3, #3]
 80043d0:	461a      	mov	r2, r3
 80043d2:	4919      	ldr	r1, [pc, #100]	; (8004438 <StateAutomat+0x1a0>)
 80043d4:	4812      	ldr	r0, [pc, #72]	; (8004420 <StateAutomat+0x188>)
 80043d6:	f000 fab5 	bl	8004944 <sprintf>
		HMI_Send(string);
 80043da:	4811      	ldr	r0, [pc, #68]	; (8004420 <StateAutomat+0x188>)
 80043dc:	f7ff fb28 	bl	8003a30 <HMI_Send>
		HMI_Send("config_3_p.n1.bco=64520");
 80043e0:	4816      	ldr	r0, [pc, #88]	; (800443c <StateAutomat+0x1a4>)
 80043e2:	f7ff fb25 	bl	8003a30 <HMI_Send>
		sprintf(string, "config_4_p.reg8.val=%d", Reg_lghtng[4]);
 80043e6:	4b0b      	ldr	r3, [pc, #44]	; (8004414 <StateAutomat+0x17c>)
 80043e8:	791b      	ldrb	r3, [r3, #4]
 80043ea:	461a      	mov	r2, r3
 80043ec:	4914      	ldr	r1, [pc, #80]	; (8004440 <StateAutomat+0x1a8>)
 80043ee:	480c      	ldr	r0, [pc, #48]	; (8004420 <StateAutomat+0x188>)
 80043f0:	f000 faa8 	bl	8004944 <sprintf>
		HMI_Send(string);
 80043f4:	480a      	ldr	r0, [pc, #40]	; (8004420 <StateAutomat+0x188>)
 80043f6:	f7ff fb1b 	bl	8003a30 <HMI_Send>
		HMI_Send("config_4_p.n1.bco=64520");
 80043fa:	4812      	ldr	r0, [pc, #72]	; (8004444 <StateAutomat+0x1ac>)
 80043fc:	f7ff fb18 	bl	8003a30 <HMI_Send>
		RXHMIPacket_ready = 0;
 8004400:	4b05      	ldr	r3, [pc, #20]	; (8004418 <StateAutomat+0x180>)
 8004402:	2200      	movs	r2, #0
 8004404:	701a      	strb	r2, [r3, #0]
		USART1_Buffer_Clear();
 8004406:	f7ff fafb 	bl	8003a00 <USART1_Buffer_Clear>
		break;
 800440a:	bf00      	nop
}
 800440c:	bf00      	nop
 800440e:	bd80      	pop	{r7, pc}
 8004410:	20000730 	.word	0x20000730
 8004414:	20000754 	.word	0x20000754
 8004418:	200007a1 	.word	0x200007a1
 800441c:	08007740 	.word	0x08007740
 8004420:	2000077c 	.word	0x2000077c
 8004424:	08007758 	.word	0x08007758
 8004428:	08007770 	.word	0x08007770
 800442c:	08007788 	.word	0x08007788
 8004430:	080077a0 	.word	0x080077a0
 8004434:	080077b8 	.word	0x080077b8
 8004438:	080077d0 	.word	0x080077d0
 800443c:	080077e8 	.word	0x080077e8
 8004440:	08007800 	.word	0x08007800
 8004444:	08007818 	.word	0x08007818

08004448 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine));
 8004450:	4b07      	ldr	r3, [pc, #28]	; (8004470 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8004452:	695a      	ldr	r2, [r3, #20]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	401a      	ands	r2, r3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	429a      	cmp	r2, r3
 800445c:	bf0c      	ite	eq
 800445e:	2301      	moveq	r3, #1
 8004460:	2300      	movne	r3, #0
 8004462:	b2db      	uxtb	r3, r3
}
 8004464:	4618      	mov	r0, r3
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	40010400 	.word	0x40010400

08004474 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800447c:	4a04      	ldr	r2, [pc, #16]	; (8004490 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6153      	str	r3, [r2, #20]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40010400 	.word	0x40010400

08004494 <LL_USART_IsActiveFlag_RXNE>:
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE));
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	69db      	ldr	r3, [r3, #28]
 80044a0:	f003 0320 	and.w	r3, r3, #32
 80044a4:	2b20      	cmp	r3, #32
 80044a6:	bf0c      	ite	eq
 80044a8:	2301      	moveq	r3, #1
 80044aa:	2300      	movne	r3, #0
 80044ac:	b2db      	uxtb	r3, r3
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr

080044ba <LL_USART_ReceiveData8>:
{
 80044ba:	b480      	push	{r7}
 80044bc:	b083      	sub	sp, #12
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	b2db      	uxtb	r3, r3
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr

080044d6 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80044d6:	b480      	push	{r7}
 80044d8:	b083      	sub	sp, #12
 80044da:	af00      	add	r7, sp, #0
 80044dc:	6078      	str	r0, [r7, #4]
 80044de:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	695a      	ldr	r2, [r3, #20]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	405a      	eors	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	615a      	str	r2, [r3, #20]
}
 80044ec:	bf00      	nop
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <LL_TIM_ClearFlag_UPDATE>:
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f06f 0201 	mvn.w	r2, #1
 8004506:	611a      	str	r2, [r3, #16]
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b01      	cmp	r3, #1
 8004526:	bf0c      	ite	eq
 8004528:	2301      	moveq	r3, #1
 800452a:	2300      	movne	r3, #0
 800452c:	b2db      	uxtb	r3, r3
}
 800452e:	4618      	mov	r0, r3
 8004530:	370c      	adds	r7, #12
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
	...

0800453c <SysTick_Handler>:
uint8_t bufferUSART1[30];
uint8_t count;
uint8_t RXHMIPacket_ready;

void SysTick_Handler(void)
{	 if(TimmingDelay !=0)
 800453c:	b480      	push	{r7}
 800453e:	af00      	add	r7, sp, #0
 8004540:	4b06      	ldr	r3, [pc, #24]	; (800455c <SysTick_Handler+0x20>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d004      	beq.n	8004552 <SysTick_Handler+0x16>
	{
		TimmingDelay --;
 8004548:	4b04      	ldr	r3, [pc, #16]	; (800455c <SysTick_Handler+0x20>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	3b01      	subs	r3, #1
 800454e:	4a03      	ldr	r2, [pc, #12]	; (800455c <SysTick_Handler+0x20>)
 8004550:	6013      	str	r3, [r2, #0]

	}
}
 8004552:	bf00      	nop
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr
 800455c:	2000079c 	.word	0x2000079c

08004560 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
	if(LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_6)){
 8004564:	2040      	movs	r0, #64	; 0x40
 8004566:	f7ff ff6f 	bl	8004448 <LL_EXTI_IsActiveFlag_0_31>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d009      	beq.n	8004584 <EXTI9_5_IRQHandler+0x24>
		AS3935_REG_Read(0x03);
 8004570:	2003      	movs	r0, #3
 8004572:	f7ff f9d3 	bl	800391c <AS3935_REG_Read>
		LL_GPIO_TogglePin(GPIOC,ULED1);
 8004576:	2110      	movs	r1, #16
 8004578:	4803      	ldr	r0, [pc, #12]	; (8004588 <EXTI9_5_IRQHandler+0x28>)
 800457a:	f7ff ffac 	bl	80044d6 <LL_GPIO_TogglePin>
		LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_6);
 800457e:	2040      	movs	r0, #64	; 0x40
 8004580:	f7ff ff78 	bl	8004474 <LL_EXTI_ClearFlag_0_31>
	}
}
 8004584:	bf00      	nop
 8004586:	bd80      	pop	{r7, pc}
 8004588:	48000800 	.word	0x48000800

0800458c <USART2_IRQHandler>:

void USART2_IRQHandler(){
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART2)){
 8004590:	4805      	ldr	r0, [pc, #20]	; (80045a8 <USART2_IRQHandler+0x1c>)
 8004592:	f7ff ff7f 	bl	8004494 <LL_USART_IsActiveFlag_RXNE>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d002      	beq.n	80045a2 <USART2_IRQHandler+0x16>


		LL_USART_ReceiveData8(USART2);
 800459c:	4802      	ldr	r0, [pc, #8]	; (80045a8 <USART2_IRQHandler+0x1c>)
 800459e:	f7ff ff8c 	bl	80044ba <LL_USART_ReceiveData8>
	}
}
 80045a2:	bf00      	nop
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40004400 	.word	0x40004400

080045ac <USART1_IRQHandler>:



void USART1_IRQHandler(){
 80045ac:	b598      	push	{r3, r4, r7, lr}
 80045ae:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART1)){
 80045b0:	480d      	ldr	r0, [pc, #52]	; (80045e8 <USART1_IRQHandler+0x3c>)
 80045b2:	f7ff ff6f 	bl	8004494 <LL_USART_IsActiveFlag_RXNE>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d012      	beq.n	80045e2 <USART1_IRQHandler+0x36>

		TIM7_Start(5);
 80045bc:	2005      	movs	r0, #5
 80045be:	f7ff f9f3 	bl	80039a8 <TIM7_Start>
		bufferUSART1[count]=LL_USART_ReceiveData8(USART1);
 80045c2:	4b0a      	ldr	r3, [pc, #40]	; (80045ec <USART1_IRQHandler+0x40>)
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	461c      	mov	r4, r3
 80045c8:	4807      	ldr	r0, [pc, #28]	; (80045e8 <USART1_IRQHandler+0x3c>)
 80045ca:	f7ff ff76 	bl	80044ba <LL_USART_ReceiveData8>
 80045ce:	4603      	mov	r3, r0
 80045d0:	461a      	mov	r2, r3
 80045d2:	4b07      	ldr	r3, [pc, #28]	; (80045f0 <USART1_IRQHandler+0x44>)
 80045d4:	551a      	strb	r2, [r3, r4]
		count++;
 80045d6:	4b05      	ldr	r3, [pc, #20]	; (80045ec <USART1_IRQHandler+0x40>)
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	3301      	adds	r3, #1
 80045dc:	b2da      	uxtb	r2, r3
 80045de:	4b03      	ldr	r3, [pc, #12]	; (80045ec <USART1_IRQHandler+0x40>)
 80045e0:	701a      	strb	r2, [r3, #0]
		//RXHMIPacket_ready=0;

		}
}
 80045e2:	bf00      	nop
 80045e4:	bd98      	pop	{r3, r4, r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40013800 	.word	0x40013800
 80045ec:	200007a0 	.word	0x200007a0
 80045f0:	20000730 	.word	0x20000730

080045f4 <TIM7_IRQHandler>:


void TIM7_IRQHandler(){
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
	if(LL_TIM_IsActiveFlag_UPDATE(TIM7)){
 80045f8:	4815      	ldr	r0, [pc, #84]	; (8004650 <TIM7_IRQHandler+0x5c>)
 80045fa:	f7ff ff8b 	bl	8004514 <LL_TIM_IsActiveFlag_UPDATE>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d022      	beq.n	800464a <TIM7_IRQHandler+0x56>
		TIM7_Stop();
 8004604:	f7ff f9ec 	bl	80039e0 <TIM7_Stop>
		if (bufferUSART1[count-1]==0xFF && bufferUSART1[count-2]==0xFF && bufferUSART1[count-3]==0xFF){
 8004608:	4b12      	ldr	r3, [pc, #72]	; (8004654 <TIM7_IRQHandler+0x60>)
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	3b01      	subs	r3, #1
 800460e:	4a12      	ldr	r2, [pc, #72]	; (8004658 <TIM7_IRQHandler+0x64>)
 8004610:	5cd3      	ldrb	r3, [r2, r3]
 8004612:	2bff      	cmp	r3, #255	; 0xff
 8004614:	d110      	bne.n	8004638 <TIM7_IRQHandler+0x44>
 8004616:	4b0f      	ldr	r3, [pc, #60]	; (8004654 <TIM7_IRQHandler+0x60>)
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	3b02      	subs	r3, #2
 800461c:	4a0e      	ldr	r2, [pc, #56]	; (8004658 <TIM7_IRQHandler+0x64>)
 800461e:	5cd3      	ldrb	r3, [r2, r3]
 8004620:	2bff      	cmp	r3, #255	; 0xff
 8004622:	d109      	bne.n	8004638 <TIM7_IRQHandler+0x44>
 8004624:	4b0b      	ldr	r3, [pc, #44]	; (8004654 <TIM7_IRQHandler+0x60>)
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	3b03      	subs	r3, #3
 800462a:	4a0b      	ldr	r2, [pc, #44]	; (8004658 <TIM7_IRQHandler+0x64>)
 800462c:	5cd3      	ldrb	r3, [r2, r3]
 800462e:	2bff      	cmp	r3, #255	; 0xff
 8004630:	d102      	bne.n	8004638 <TIM7_IRQHandler+0x44>
			RXHMIPacket_ready=1;
 8004632:	4b0a      	ldr	r3, [pc, #40]	; (800465c <TIM7_IRQHandler+0x68>)
 8004634:	2201      	movs	r2, #1
 8004636:	701a      	strb	r2, [r3, #0]
		}
		LL_USART_ReceiveData8(USART1);
 8004638:	4809      	ldr	r0, [pc, #36]	; (8004660 <TIM7_IRQHandler+0x6c>)
 800463a:	f7ff ff3e 	bl	80044ba <LL_USART_ReceiveData8>
		LL_TIM_ClearFlag_UPDATE(TIM7);
 800463e:	4804      	ldr	r0, [pc, #16]	; (8004650 <TIM7_IRQHandler+0x5c>)
 8004640:	f7ff ff5a 	bl	80044f8 <LL_TIM_ClearFlag_UPDATE>
		count=0;
 8004644:	4b03      	ldr	r3, [pc, #12]	; (8004654 <TIM7_IRQHandler+0x60>)
 8004646:	2200      	movs	r2, #0
 8004648:	701a      	strb	r2, [r3, #0]
	}
}
 800464a:	bf00      	nop
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	40001400 	.word	0x40001400
 8004654:	200007a0 	.word	0x200007a0
 8004658:	20000730 	.word	0x20000730
 800465c:	200007a1 	.word	0x200007a1
 8004660:	40013800 	.word	0x40013800

08004664 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800466c:	4b11      	ldr	r3, [pc, #68]	; (80046b4 <_sbrk+0x50>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d102      	bne.n	800467a <_sbrk+0x16>
		heap_end = &end;
 8004674:	4b0f      	ldr	r3, [pc, #60]	; (80046b4 <_sbrk+0x50>)
 8004676:	4a10      	ldr	r2, [pc, #64]	; (80046b8 <_sbrk+0x54>)
 8004678:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800467a:	4b0e      	ldr	r3, [pc, #56]	; (80046b4 <_sbrk+0x50>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004680:	4b0c      	ldr	r3, [pc, #48]	; (80046b4 <_sbrk+0x50>)
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4413      	add	r3, r2
 8004688:	466a      	mov	r2, sp
 800468a:	4293      	cmp	r3, r2
 800468c:	d907      	bls.n	800469e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800468e:	f000 f92f 	bl	80048f0 <__errno>
 8004692:	4602      	mov	r2, r0
 8004694:	230c      	movs	r3, #12
 8004696:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004698:	f04f 33ff 	mov.w	r3, #4294967295
 800469c:	e006      	b.n	80046ac <_sbrk+0x48>
	}

	heap_end += incr;
 800469e:	4b05      	ldr	r3, [pc, #20]	; (80046b4 <_sbrk+0x50>)
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4413      	add	r3, r2
 80046a6:	4a03      	ldr	r2, [pc, #12]	; (80046b4 <_sbrk+0x50>)
 80046a8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80046aa:	68fb      	ldr	r3, [r7, #12]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	200006b4 	.word	0x200006b4
 80046b8:	200007b0 	.word	0x200007b0

080046bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80046bc:	b480      	push	{r7}
 80046be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80046c0:	4a17      	ldr	r2, [pc, #92]	; (8004720 <SystemInit+0x64>)
 80046c2:	4b17      	ldr	r3, [pc, #92]	; (8004720 <SystemInit+0x64>)
 80046c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80046cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80046d0:	4a14      	ldr	r2, [pc, #80]	; (8004724 <SystemInit+0x68>)
 80046d2:	4b14      	ldr	r3, [pc, #80]	; (8004724 <SystemInit+0x68>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f043 0301 	orr.w	r3, r3, #1
 80046da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80046dc:	4b11      	ldr	r3, [pc, #68]	; (8004724 <SystemInit+0x68>)
 80046de:	2200      	movs	r2, #0
 80046e0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80046e2:	4a10      	ldr	r2, [pc, #64]	; (8004724 <SystemInit+0x68>)
 80046e4:	4b0f      	ldr	r3, [pc, #60]	; (8004724 <SystemInit+0x68>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80046ec:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80046f0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80046f2:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <SystemInit+0x68>)
 80046f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80046f8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80046fa:	4a0a      	ldr	r2, [pc, #40]	; (8004724 <SystemInit+0x68>)
 80046fc:	4b09      	ldr	r3, [pc, #36]	; (8004724 <SystemInit+0x68>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004704:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004706:	4b07      	ldr	r3, [pc, #28]	; (8004724 <SystemInit+0x68>)
 8004708:	2200      	movs	r2, #0
 800470a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800470c:	4b04      	ldr	r3, [pc, #16]	; (8004720 <SystemInit+0x64>)
 800470e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004712:	609a      	str	r2, [r3, #8]
#endif
}
 8004714:	bf00      	nop
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	e000ed00 	.word	0xe000ed00
 8004724:	40021000 	.word	0x40021000

08004728 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8004728:	b480      	push	{r7}
 800472a:	b087      	sub	sp, #28
 800472c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U;
 800472e:	2300      	movs	r3, #0
 8004730:	60fb      	str	r3, [r7, #12]
 8004732:	2300      	movs	r3, #0
 8004734:	617b      	str	r3, [r7, #20]
 8004736:	2300      	movs	r3, #0
 8004738:	613b      	str	r3, [r7, #16]
 800473a:	2302      	movs	r3, #2
 800473c:	60bb      	str	r3, [r7, #8]
 800473e:	2300      	movs	r3, #0
 8004740:	607b      	str	r3, [r7, #4]
 8004742:	2302      	movs	r3, #2
 8004744:	603b      	str	r3, [r7, #0]

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
 8004746:	4b4f      	ldr	r3, [pc, #316]	; (8004884 <SystemCoreClockUpdate+0x15c>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0308 	and.w	r3, r3, #8
 800474e:	2b00      	cmp	r3, #0
 8004750:	d107      	bne.n	8004762 <SystemCoreClockUpdate+0x3a>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8004752:	4b4c      	ldr	r3, [pc, #304]	; (8004884 <SystemCoreClockUpdate+0x15c>)
 8004754:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004758:	0a1b      	lsrs	r3, r3, #8
 800475a:	f003 030f 	and.w	r3, r3, #15
 800475e:	617b      	str	r3, [r7, #20]
 8004760:	e005      	b.n	800476e <SystemCoreClockUpdate+0x46>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8004762:	4b48      	ldr	r3, [pc, #288]	; (8004884 <SystemCoreClockUpdate+0x15c>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	091b      	lsrs	r3, r3, #4
 8004768:	f003 030f 	and.w	r3, r3, #15
 800476c:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 800476e:	4a46      	ldr	r2, [pc, #280]	; (8004888 <SystemCoreClockUpdate+0x160>)
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004776:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004778:	4b42      	ldr	r3, [pc, #264]	; (8004884 <SystemCoreClockUpdate+0x15c>)
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f003 030c 	and.w	r3, r3, #12
 8004780:	2b0c      	cmp	r3, #12
 8004782:	d865      	bhi.n	8004850 <SystemCoreClockUpdate+0x128>
 8004784:	a201      	add	r2, pc, #4	; (adr r2, 800478c <SystemCoreClockUpdate+0x64>)
 8004786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800478a:	bf00      	nop
 800478c:	080047c1 	.word	0x080047c1
 8004790:	08004851 	.word	0x08004851
 8004794:	08004851 	.word	0x08004851
 8004798:	08004851 	.word	0x08004851
 800479c:	080047c9 	.word	0x080047c9
 80047a0:	08004851 	.word	0x08004851
 80047a4:	08004851 	.word	0x08004851
 80047a8:	08004851 	.word	0x08004851
 80047ac:	080047d1 	.word	0x080047d1
 80047b0:	08004851 	.word	0x08004851
 80047b4:	08004851 	.word	0x08004851
 80047b8:	08004851 	.word	0x08004851
 80047bc:	080047d9 	.word	0x080047d9
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 80047c0:	4a32      	ldr	r2, [pc, #200]	; (800488c <SystemCoreClockUpdate+0x164>)
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	6013      	str	r3, [r2, #0]
      break;
 80047c6:	e047      	b.n	8004858 <SystemCoreClockUpdate+0x130>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80047c8:	4b30      	ldr	r3, [pc, #192]	; (800488c <SystemCoreClockUpdate+0x164>)
 80047ca:	4a31      	ldr	r2, [pc, #196]	; (8004890 <SystemCoreClockUpdate+0x168>)
 80047cc:	601a      	str	r2, [r3, #0]
      break;
 80047ce:	e043      	b.n	8004858 <SystemCoreClockUpdate+0x130>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80047d0:	4b2e      	ldr	r3, [pc, #184]	; (800488c <SystemCoreClockUpdate+0x164>)
 80047d2:	4a30      	ldr	r2, [pc, #192]	; (8004894 <SystemCoreClockUpdate+0x16c>)
 80047d4:	601a      	str	r2, [r3, #0]
      break;
 80047d6:	e03f      	b.n	8004858 <SystemCoreClockUpdate+0x130>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80047d8:	4b2a      	ldr	r3, [pc, #168]	; (8004884 <SystemCoreClockUpdate+0x15c>)
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	f003 0303 	and.w	r3, r3, #3
 80047e0:	607b      	str	r3, [r7, #4]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 80047e2:	4b28      	ldr	r3, [pc, #160]	; (8004884 <SystemCoreClockUpdate+0x15c>)
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	091b      	lsrs	r3, r3, #4
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	3301      	adds	r3, #1
 80047ee:	603b      	str	r3, [r7, #0]

      switch (pllsource)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d002      	beq.n	80047fc <SystemCoreClockUpdate+0xd4>
 80047f6:	2b03      	cmp	r3, #3
 80047f8:	d006      	beq.n	8004808 <SystemCoreClockUpdate+0xe0>
 80047fa:	e00b      	b.n	8004814 <SystemCoreClockUpdate+0xec>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80047fc:	4a24      	ldr	r2, [pc, #144]	; (8004890 <SystemCoreClockUpdate+0x168>)
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	fbb2 f3f3 	udiv	r3, r2, r3
 8004804:	613b      	str	r3, [r7, #16]
          break;
 8004806:	e00b      	b.n	8004820 <SystemCoreClockUpdate+0xf8>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8004808:	4a22      	ldr	r2, [pc, #136]	; (8004894 <SystemCoreClockUpdate+0x16c>)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004810:	613b      	str	r3, [r7, #16]
          break;
 8004812:	e005      	b.n	8004820 <SystemCoreClockUpdate+0xf8>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	fbb2 f3f3 	udiv	r3, r2, r3
 800481c:	613b      	str	r3, [r7, #16]
          break;
 800481e:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8004820:	4b18      	ldr	r3, [pc, #96]	; (8004884 <SystemCoreClockUpdate+0x15c>)
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	0a1b      	lsrs	r3, r3, #8
 8004826:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	fb02 f303 	mul.w	r3, r2, r3
 8004830:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8004832:	4b14      	ldr	r3, [pc, #80]	; (8004884 <SystemCoreClockUpdate+0x15c>)
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	0e5b      	lsrs	r3, r3, #25
 8004838:	f003 0303 	and.w	r3, r3, #3
 800483c:	3301      	adds	r3, #1
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	60bb      	str	r3, [r7, #8]
      SystemCoreClock = pllvco/pllr;
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	fbb2 f3f3 	udiv	r3, r2, r3
 800484a:	4a10      	ldr	r2, [pc, #64]	; (800488c <SystemCoreClockUpdate+0x164>)
 800484c:	6013      	str	r3, [r2, #0]
      break;
 800484e:	e003      	b.n	8004858 <SystemCoreClockUpdate+0x130>

    default:
      SystemCoreClock = msirange;
 8004850:	4a0e      	ldr	r2, [pc, #56]	; (800488c <SystemCoreClockUpdate+0x164>)
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	6013      	str	r3, [r2, #0]
      break;
 8004856:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8004858:	4b0a      	ldr	r3, [pc, #40]	; (8004884 <SystemCoreClockUpdate+0x15c>)
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	091b      	lsrs	r3, r3, #4
 800485e:	f003 030f 	and.w	r3, r3, #15
 8004862:	4a0d      	ldr	r2, [pc, #52]	; (8004898 <SystemCoreClockUpdate+0x170>)
 8004864:	5cd3      	ldrb	r3, [r2, r3]
 8004866:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8004868:	4b08      	ldr	r3, [pc, #32]	; (800488c <SystemCoreClockUpdate+0x164>)
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	fa22 f303 	lsr.w	r3, r2, r3
 8004872:	4a06      	ldr	r2, [pc, #24]	; (800488c <SystemCoreClockUpdate+0x164>)
 8004874:	6013      	str	r3, [r2, #0]
}
 8004876:	bf00      	nop
 8004878:	371c      	adds	r7, #28
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	40021000 	.word	0x40021000
 8004888:	08007848 	.word	0x08007848
 800488c:	20000020 	.word	0x20000020
 8004890:	00f42400 	.word	0x00f42400
 8004894:	007a1200 	.word	0x007a1200
 8004898:	08007830 	.word	0x08007830

0800489c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800489c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80048d4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80048a0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80048a2:	e003      	b.n	80048ac <LoopCopyDataInit>

080048a4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80048a4:	4b0c      	ldr	r3, [pc, #48]	; (80048d8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80048a6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80048a8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80048aa:	3104      	adds	r1, #4

080048ac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80048ac:	480b      	ldr	r0, [pc, #44]	; (80048dc <LoopForever+0xa>)
	ldr	r3, =_edata
 80048ae:	4b0c      	ldr	r3, [pc, #48]	; (80048e0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80048b0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80048b2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80048b4:	d3f6      	bcc.n	80048a4 <CopyDataInit>
	ldr	r2, =_sbss
 80048b6:	4a0b      	ldr	r2, [pc, #44]	; (80048e4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80048b8:	e002      	b.n	80048c0 <LoopFillZerobss>

080048ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80048ba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80048bc:	f842 3b04 	str.w	r3, [r2], #4

080048c0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80048c0:	4b09      	ldr	r3, [pc, #36]	; (80048e8 <LoopForever+0x16>)
	cmp	r2, r3
 80048c2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80048c4:	d3f9      	bcc.n	80048ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80048c6:	f7ff fef9 	bl	80046bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80048ca:	f000 f817 	bl	80048fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80048ce:	f7ff fc89 	bl	80041e4 <main>

080048d2 <LoopForever>:

LoopForever:
    b LoopForever
 80048d2:	e7fe      	b.n	80048d2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80048d4:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 80048d8:	08007af8 	.word	0x08007af8
	ldr	r0, =_sdata
 80048dc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80048e0:	20000694 	.word	0x20000694
	ldr	r2, =_sbss
 80048e4:	20000694 	.word	0x20000694
	ldr	r3, = _ebss
 80048e8:	200007b0 	.word	0x200007b0

080048ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80048ec:	e7fe      	b.n	80048ec <ADC1_IRQHandler>
	...

080048f0 <__errno>:
 80048f0:	4b01      	ldr	r3, [pc, #4]	; (80048f8 <__errno+0x8>)
 80048f2:	6818      	ldr	r0, [r3, #0]
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	20000024 	.word	0x20000024

080048fc <__libc_init_array>:
 80048fc:	b570      	push	{r4, r5, r6, lr}
 80048fe:	4e0d      	ldr	r6, [pc, #52]	; (8004934 <__libc_init_array+0x38>)
 8004900:	4c0d      	ldr	r4, [pc, #52]	; (8004938 <__libc_init_array+0x3c>)
 8004902:	1ba4      	subs	r4, r4, r6
 8004904:	10a4      	asrs	r4, r4, #2
 8004906:	2500      	movs	r5, #0
 8004908:	42a5      	cmp	r5, r4
 800490a:	d109      	bne.n	8004920 <__libc_init_array+0x24>
 800490c:	4e0b      	ldr	r6, [pc, #44]	; (800493c <__libc_init_array+0x40>)
 800490e:	4c0c      	ldr	r4, [pc, #48]	; (8004940 <__libc_init_array+0x44>)
 8004910:	f002 ff06 	bl	8007720 <_init>
 8004914:	1ba4      	subs	r4, r4, r6
 8004916:	10a4      	asrs	r4, r4, #2
 8004918:	2500      	movs	r5, #0
 800491a:	42a5      	cmp	r5, r4
 800491c:	d105      	bne.n	800492a <__libc_init_array+0x2e>
 800491e:	bd70      	pop	{r4, r5, r6, pc}
 8004920:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004924:	4798      	blx	r3
 8004926:	3501      	adds	r5, #1
 8004928:	e7ee      	b.n	8004908 <__libc_init_array+0xc>
 800492a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800492e:	4798      	blx	r3
 8004930:	3501      	adds	r5, #1
 8004932:	e7f2      	b.n	800491a <__libc_init_array+0x1e>
 8004934:	08007af0 	.word	0x08007af0
 8004938:	08007af0 	.word	0x08007af0
 800493c:	08007af0 	.word	0x08007af0
 8004940:	08007af4 	.word	0x08007af4

08004944 <sprintf>:
 8004944:	b40e      	push	{r1, r2, r3}
 8004946:	b500      	push	{lr}
 8004948:	b09c      	sub	sp, #112	; 0x70
 800494a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800494e:	ab1d      	add	r3, sp, #116	; 0x74
 8004950:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004954:	9002      	str	r0, [sp, #8]
 8004956:	9006      	str	r0, [sp, #24]
 8004958:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800495c:	480a      	ldr	r0, [pc, #40]	; (8004988 <sprintf+0x44>)
 800495e:	9104      	str	r1, [sp, #16]
 8004960:	9107      	str	r1, [sp, #28]
 8004962:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004966:	f853 2b04 	ldr.w	r2, [r3], #4
 800496a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800496e:	6800      	ldr	r0, [r0, #0]
 8004970:	9301      	str	r3, [sp, #4]
 8004972:	a902      	add	r1, sp, #8
 8004974:	f000 f80c 	bl	8004990 <_svfprintf_r>
 8004978:	9b02      	ldr	r3, [sp, #8]
 800497a:	2200      	movs	r2, #0
 800497c:	701a      	strb	r2, [r3, #0]
 800497e:	b01c      	add	sp, #112	; 0x70
 8004980:	f85d eb04 	ldr.w	lr, [sp], #4
 8004984:	b003      	add	sp, #12
 8004986:	4770      	bx	lr
 8004988:	20000024 	.word	0x20000024
 800498c:	00000000 	.word	0x00000000

08004990 <_svfprintf_r>:
 8004990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004994:	b0bd      	sub	sp, #244	; 0xf4
 8004996:	468a      	mov	sl, r1
 8004998:	4615      	mov	r5, r2
 800499a:	461f      	mov	r7, r3
 800499c:	4683      	mov	fp, r0
 800499e:	f001 fe25 	bl	80065ec <_localeconv_r>
 80049a2:	6803      	ldr	r3, [r0, #0]
 80049a4:	930d      	str	r3, [sp, #52]	; 0x34
 80049a6:	4618      	mov	r0, r3
 80049a8:	f7fb fc12 	bl	80001d0 <strlen>
 80049ac:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80049b0:	9008      	str	r0, [sp, #32]
 80049b2:	061b      	lsls	r3, r3, #24
 80049b4:	d518      	bpl.n	80049e8 <_svfprintf_r+0x58>
 80049b6:	f8da 3010 	ldr.w	r3, [sl, #16]
 80049ba:	b9ab      	cbnz	r3, 80049e8 <_svfprintf_r+0x58>
 80049bc:	2140      	movs	r1, #64	; 0x40
 80049be:	4658      	mov	r0, fp
 80049c0:	f001 fe2a 	bl	8006618 <_malloc_r>
 80049c4:	f8ca 0000 	str.w	r0, [sl]
 80049c8:	f8ca 0010 	str.w	r0, [sl, #16]
 80049cc:	b948      	cbnz	r0, 80049e2 <_svfprintf_r+0x52>
 80049ce:	230c      	movs	r3, #12
 80049d0:	f8cb 3000 	str.w	r3, [fp]
 80049d4:	f04f 33ff 	mov.w	r3, #4294967295
 80049d8:	9309      	str	r3, [sp, #36]	; 0x24
 80049da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80049dc:	b03d      	add	sp, #244	; 0xf4
 80049de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049e2:	2340      	movs	r3, #64	; 0x40
 80049e4:	f8ca 3014 	str.w	r3, [sl, #20]
 80049e8:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8004c50 <_svfprintf_r+0x2c0>
 80049ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 80049f0:	2300      	movs	r3, #0
 80049f2:	ac2c      	add	r4, sp, #176	; 0xb0
 80049f4:	941f      	str	r4, [sp, #124]	; 0x7c
 80049f6:	9321      	str	r3, [sp, #132]	; 0x84
 80049f8:	9320      	str	r3, [sp, #128]	; 0x80
 80049fa:	9505      	str	r5, [sp, #20]
 80049fc:	9303      	str	r3, [sp, #12]
 80049fe:	9311      	str	r3, [sp, #68]	; 0x44
 8004a00:	9310      	str	r3, [sp, #64]	; 0x40
 8004a02:	9309      	str	r3, [sp, #36]	; 0x24
 8004a04:	9d05      	ldr	r5, [sp, #20]
 8004a06:	462b      	mov	r3, r5
 8004a08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a0c:	b112      	cbz	r2, 8004a14 <_svfprintf_r+0x84>
 8004a0e:	2a25      	cmp	r2, #37	; 0x25
 8004a10:	f040 8083 	bne.w	8004b1a <_svfprintf_r+0x18a>
 8004a14:	9b05      	ldr	r3, [sp, #20]
 8004a16:	1aee      	subs	r6, r5, r3
 8004a18:	d00d      	beq.n	8004a36 <_svfprintf_r+0xa6>
 8004a1a:	e884 0048 	stmia.w	r4, {r3, r6}
 8004a1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004a20:	4433      	add	r3, r6
 8004a22:	9321      	str	r3, [sp, #132]	; 0x84
 8004a24:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004a26:	3301      	adds	r3, #1
 8004a28:	2b07      	cmp	r3, #7
 8004a2a:	9320      	str	r3, [sp, #128]	; 0x80
 8004a2c:	dc77      	bgt.n	8004b1e <_svfprintf_r+0x18e>
 8004a2e:	3408      	adds	r4, #8
 8004a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a32:	4433      	add	r3, r6
 8004a34:	9309      	str	r3, [sp, #36]	; 0x24
 8004a36:	782b      	ldrb	r3, [r5, #0]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f000 8729 	beq.w	8005890 <_svfprintf_r+0xf00>
 8004a3e:	2300      	movs	r3, #0
 8004a40:	1c69      	adds	r1, r5, #1
 8004a42:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004a46:	461a      	mov	r2, r3
 8004a48:	f04f 39ff 	mov.w	r9, #4294967295
 8004a4c:	930a      	str	r3, [sp, #40]	; 0x28
 8004a4e:	461d      	mov	r5, r3
 8004a50:	200a      	movs	r0, #10
 8004a52:	1c4e      	adds	r6, r1, #1
 8004a54:	7809      	ldrb	r1, [r1, #0]
 8004a56:	9605      	str	r6, [sp, #20]
 8004a58:	9102      	str	r1, [sp, #8]
 8004a5a:	9902      	ldr	r1, [sp, #8]
 8004a5c:	3920      	subs	r1, #32
 8004a5e:	2958      	cmp	r1, #88	; 0x58
 8004a60:	f200 8418 	bhi.w	8005294 <_svfprintf_r+0x904>
 8004a64:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004a68:	041600a6 	.word	0x041600a6
 8004a6c:	00ab0416 	.word	0x00ab0416
 8004a70:	04160416 	.word	0x04160416
 8004a74:	04160416 	.word	0x04160416
 8004a78:	04160416 	.word	0x04160416
 8004a7c:	006500ae 	.word	0x006500ae
 8004a80:	00b70416 	.word	0x00b70416
 8004a84:	041600ba 	.word	0x041600ba
 8004a88:	00da00d7 	.word	0x00da00d7
 8004a8c:	00da00da 	.word	0x00da00da
 8004a90:	00da00da 	.word	0x00da00da
 8004a94:	00da00da 	.word	0x00da00da
 8004a98:	00da00da 	.word	0x00da00da
 8004a9c:	04160416 	.word	0x04160416
 8004aa0:	04160416 	.word	0x04160416
 8004aa4:	04160416 	.word	0x04160416
 8004aa8:	04160416 	.word	0x04160416
 8004aac:	04160416 	.word	0x04160416
 8004ab0:	012b0115 	.word	0x012b0115
 8004ab4:	012b0416 	.word	0x012b0416
 8004ab8:	04160416 	.word	0x04160416
 8004abc:	04160416 	.word	0x04160416
 8004ac0:	041600ed 	.word	0x041600ed
 8004ac4:	03400416 	.word	0x03400416
 8004ac8:	04160416 	.word	0x04160416
 8004acc:	04160416 	.word	0x04160416
 8004ad0:	03a80416 	.word	0x03a80416
 8004ad4:	04160416 	.word	0x04160416
 8004ad8:	04160086 	.word	0x04160086
 8004adc:	04160416 	.word	0x04160416
 8004ae0:	04160416 	.word	0x04160416
 8004ae4:	04160416 	.word	0x04160416
 8004ae8:	04160416 	.word	0x04160416
 8004aec:	01070416 	.word	0x01070416
 8004af0:	012b006b 	.word	0x012b006b
 8004af4:	012b012b 	.word	0x012b012b
 8004af8:	006b00f0 	.word	0x006b00f0
 8004afc:	04160416 	.word	0x04160416
 8004b00:	041600fa 	.word	0x041600fa
 8004b04:	03420322 	.word	0x03420322
 8004b08:	01010376 	.word	0x01010376
 8004b0c:	03870416 	.word	0x03870416
 8004b10:	03aa0416 	.word	0x03aa0416
 8004b14:	04160416 	.word	0x04160416
 8004b18:	03c2      	.short	0x03c2
 8004b1a:	461d      	mov	r5, r3
 8004b1c:	e773      	b.n	8004a06 <_svfprintf_r+0x76>
 8004b1e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004b20:	4651      	mov	r1, sl
 8004b22:	4658      	mov	r0, fp
 8004b24:	f002 fa7e 	bl	8007024 <__ssprint_r>
 8004b28:	2800      	cmp	r0, #0
 8004b2a:	f040 8692 	bne.w	8005852 <_svfprintf_r+0xec2>
 8004b2e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004b30:	e77e      	b.n	8004a30 <_svfprintf_r+0xa0>
 8004b32:	2301      	movs	r3, #1
 8004b34:	222b      	movs	r2, #43	; 0x2b
 8004b36:	9905      	ldr	r1, [sp, #20]
 8004b38:	e78b      	b.n	8004a52 <_svfprintf_r+0xc2>
 8004b3a:	460f      	mov	r7, r1
 8004b3c:	e7fb      	b.n	8004b36 <_svfprintf_r+0x1a6>
 8004b3e:	b10b      	cbz	r3, 8004b44 <_svfprintf_r+0x1b4>
 8004b40:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004b44:	06ae      	lsls	r6, r5, #26
 8004b46:	f140 80aa 	bpl.w	8004c9e <_svfprintf_r+0x30e>
 8004b4a:	3707      	adds	r7, #7
 8004b4c:	f027 0707 	bic.w	r7, r7, #7
 8004b50:	f107 0308 	add.w	r3, r7, #8
 8004b54:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004b58:	9304      	str	r3, [sp, #16]
 8004b5a:	2e00      	cmp	r6, #0
 8004b5c:	f177 0300 	sbcs.w	r3, r7, #0
 8004b60:	da06      	bge.n	8004b70 <_svfprintf_r+0x1e0>
 8004b62:	4276      	negs	r6, r6
 8004b64:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8004b68:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004b6c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004b70:	2301      	movs	r3, #1
 8004b72:	e2ca      	b.n	800510a <_svfprintf_r+0x77a>
 8004b74:	b10b      	cbz	r3, 8004b7a <_svfprintf_r+0x1ea>
 8004b76:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004b7a:	4b37      	ldr	r3, [pc, #220]	; (8004c58 <_svfprintf_r+0x2c8>)
 8004b7c:	9311      	str	r3, [sp, #68]	; 0x44
 8004b7e:	06ab      	lsls	r3, r5, #26
 8004b80:	f140 8339 	bpl.w	80051f6 <_svfprintf_r+0x866>
 8004b84:	3707      	adds	r7, #7
 8004b86:	f027 0707 	bic.w	r7, r7, #7
 8004b8a:	f107 0308 	add.w	r3, r7, #8
 8004b8e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004b92:	9304      	str	r3, [sp, #16]
 8004b94:	07e8      	lsls	r0, r5, #31
 8004b96:	d50b      	bpl.n	8004bb0 <_svfprintf_r+0x220>
 8004b98:	ea56 0307 	orrs.w	r3, r6, r7
 8004b9c:	d008      	beq.n	8004bb0 <_svfprintf_r+0x220>
 8004b9e:	2330      	movs	r3, #48	; 0x30
 8004ba0:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8004ba4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004ba8:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8004bac:	f045 0502 	orr.w	r5, r5, #2
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	e2a7      	b.n	8005104 <_svfprintf_r+0x774>
 8004bb4:	2a00      	cmp	r2, #0
 8004bb6:	d1be      	bne.n	8004b36 <_svfprintf_r+0x1a6>
 8004bb8:	2301      	movs	r3, #1
 8004bba:	2220      	movs	r2, #32
 8004bbc:	e7bb      	b.n	8004b36 <_svfprintf_r+0x1a6>
 8004bbe:	f045 0501 	orr.w	r5, r5, #1
 8004bc2:	e7b8      	b.n	8004b36 <_svfprintf_r+0x1a6>
 8004bc4:	683e      	ldr	r6, [r7, #0]
 8004bc6:	960a      	str	r6, [sp, #40]	; 0x28
 8004bc8:	2e00      	cmp	r6, #0
 8004bca:	f107 0104 	add.w	r1, r7, #4
 8004bce:	dab4      	bge.n	8004b3a <_svfprintf_r+0x1aa>
 8004bd0:	4276      	negs	r6, r6
 8004bd2:	960a      	str	r6, [sp, #40]	; 0x28
 8004bd4:	460f      	mov	r7, r1
 8004bd6:	f045 0504 	orr.w	r5, r5, #4
 8004bda:	e7ac      	b.n	8004b36 <_svfprintf_r+0x1a6>
 8004bdc:	9905      	ldr	r1, [sp, #20]
 8004bde:	1c4e      	adds	r6, r1, #1
 8004be0:	7809      	ldrb	r1, [r1, #0]
 8004be2:	9102      	str	r1, [sp, #8]
 8004be4:	292a      	cmp	r1, #42	; 0x2a
 8004be6:	d010      	beq.n	8004c0a <_svfprintf_r+0x27a>
 8004be8:	f04f 0900 	mov.w	r9, #0
 8004bec:	9605      	str	r6, [sp, #20]
 8004bee:	9902      	ldr	r1, [sp, #8]
 8004bf0:	3930      	subs	r1, #48	; 0x30
 8004bf2:	2909      	cmp	r1, #9
 8004bf4:	f63f af31 	bhi.w	8004a5a <_svfprintf_r+0xca>
 8004bf8:	fb00 1909 	mla	r9, r0, r9, r1
 8004bfc:	9905      	ldr	r1, [sp, #20]
 8004bfe:	460e      	mov	r6, r1
 8004c00:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004c04:	9102      	str	r1, [sp, #8]
 8004c06:	9605      	str	r6, [sp, #20]
 8004c08:	e7f1      	b.n	8004bee <_svfprintf_r+0x25e>
 8004c0a:	6839      	ldr	r1, [r7, #0]
 8004c0c:	9605      	str	r6, [sp, #20]
 8004c0e:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 8004c12:	3704      	adds	r7, #4
 8004c14:	e78f      	b.n	8004b36 <_svfprintf_r+0x1a6>
 8004c16:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004c1a:	e78c      	b.n	8004b36 <_svfprintf_r+0x1a6>
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	910a      	str	r1, [sp, #40]	; 0x28
 8004c20:	9902      	ldr	r1, [sp, #8]
 8004c22:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004c24:	3930      	subs	r1, #48	; 0x30
 8004c26:	fb00 1106 	mla	r1, r0, r6, r1
 8004c2a:	910a      	str	r1, [sp, #40]	; 0x28
 8004c2c:	9905      	ldr	r1, [sp, #20]
 8004c2e:	460e      	mov	r6, r1
 8004c30:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004c34:	9102      	str	r1, [sp, #8]
 8004c36:	9902      	ldr	r1, [sp, #8]
 8004c38:	9605      	str	r6, [sp, #20]
 8004c3a:	3930      	subs	r1, #48	; 0x30
 8004c3c:	2909      	cmp	r1, #9
 8004c3e:	d9ef      	bls.n	8004c20 <_svfprintf_r+0x290>
 8004c40:	e70b      	b.n	8004a5a <_svfprintf_r+0xca>
 8004c42:	f045 0508 	orr.w	r5, r5, #8
 8004c46:	e776      	b.n	8004b36 <_svfprintf_r+0x1a6>
 8004c48:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8004c4c:	e773      	b.n	8004b36 <_svfprintf_r+0x1a6>
 8004c4e:	bf00      	nop
	...
 8004c58:	08007888 	.word	0x08007888
 8004c5c:	9905      	ldr	r1, [sp, #20]
 8004c5e:	7809      	ldrb	r1, [r1, #0]
 8004c60:	296c      	cmp	r1, #108	; 0x6c
 8004c62:	d105      	bne.n	8004c70 <_svfprintf_r+0x2e0>
 8004c64:	9905      	ldr	r1, [sp, #20]
 8004c66:	3101      	adds	r1, #1
 8004c68:	9105      	str	r1, [sp, #20]
 8004c6a:	f045 0520 	orr.w	r5, r5, #32
 8004c6e:	e762      	b.n	8004b36 <_svfprintf_r+0x1a6>
 8004c70:	f045 0510 	orr.w	r5, r5, #16
 8004c74:	e75f      	b.n	8004b36 <_svfprintf_r+0x1a6>
 8004c76:	1d3b      	adds	r3, r7, #4
 8004c78:	9304      	str	r3, [sp, #16]
 8004c7a:	2600      	movs	r6, #0
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8004c82:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004c86:	f04f 0901 	mov.w	r9, #1
 8004c8a:	4637      	mov	r7, r6
 8004c8c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8004c90:	e11b      	b.n	8004eca <_svfprintf_r+0x53a>
 8004c92:	b10b      	cbz	r3, 8004c98 <_svfprintf_r+0x308>
 8004c94:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004c98:	f045 0510 	orr.w	r5, r5, #16
 8004c9c:	e752      	b.n	8004b44 <_svfprintf_r+0x1b4>
 8004c9e:	f015 0f10 	tst.w	r5, #16
 8004ca2:	f107 0304 	add.w	r3, r7, #4
 8004ca6:	d003      	beq.n	8004cb0 <_svfprintf_r+0x320>
 8004ca8:	683e      	ldr	r6, [r7, #0]
 8004caa:	9304      	str	r3, [sp, #16]
 8004cac:	17f7      	asrs	r7, r6, #31
 8004cae:	e754      	b.n	8004b5a <_svfprintf_r+0x1ca>
 8004cb0:	683e      	ldr	r6, [r7, #0]
 8004cb2:	9304      	str	r3, [sp, #16]
 8004cb4:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004cb8:	bf18      	it	ne
 8004cba:	b236      	sxthne	r6, r6
 8004cbc:	e7f6      	b.n	8004cac <_svfprintf_r+0x31c>
 8004cbe:	b10b      	cbz	r3, 8004cc4 <_svfprintf_r+0x334>
 8004cc0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004cc4:	3707      	adds	r7, #7
 8004cc6:	f027 0707 	bic.w	r7, r7, #7
 8004cca:	f107 0308 	add.w	r3, r7, #8
 8004cce:	9304      	str	r3, [sp, #16]
 8004cd0:	ed97 7b00 	vldr	d7, [r7]
 8004cd4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004cd8:	9b06      	ldr	r3, [sp, #24]
 8004cda:	9312      	str	r3, [sp, #72]	; 0x48
 8004cdc:	9b07      	ldr	r3, [sp, #28]
 8004cde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ce2:	9313      	str	r3, [sp, #76]	; 0x4c
 8004ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ce8:	4b4a      	ldr	r3, [pc, #296]	; (8004e14 <_svfprintf_r+0x484>)
 8004cea:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004cee:	f7fb ff19 	bl	8000b24 <__aeabi_dcmpun>
 8004cf2:	2800      	cmp	r0, #0
 8004cf4:	f040 85d5 	bne.w	80058a2 <_svfprintf_r+0xf12>
 8004cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8004cfc:	4b45      	ldr	r3, [pc, #276]	; (8004e14 <_svfprintf_r+0x484>)
 8004cfe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004d02:	f7fb fef1 	bl	8000ae8 <__aeabi_dcmple>
 8004d06:	2800      	cmp	r0, #0
 8004d08:	f040 85cb 	bne.w	80058a2 <_svfprintf_r+0xf12>
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	2300      	movs	r3, #0
 8004d10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d14:	f7fb fede 	bl	8000ad4 <__aeabi_dcmplt>
 8004d18:	b110      	cbz	r0, 8004d20 <_svfprintf_r+0x390>
 8004d1a:	232d      	movs	r3, #45	; 0x2d
 8004d1c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004d20:	4b3d      	ldr	r3, [pc, #244]	; (8004e18 <_svfprintf_r+0x488>)
 8004d22:	4a3e      	ldr	r2, [pc, #248]	; (8004e1c <_svfprintf_r+0x48c>)
 8004d24:	9902      	ldr	r1, [sp, #8]
 8004d26:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8004d2a:	2947      	cmp	r1, #71	; 0x47
 8004d2c:	bfcc      	ite	gt
 8004d2e:	4690      	movgt	r8, r2
 8004d30:	4698      	movle	r8, r3
 8004d32:	f04f 0903 	mov.w	r9, #3
 8004d36:	2600      	movs	r6, #0
 8004d38:	4637      	mov	r7, r6
 8004d3a:	e0c6      	b.n	8004eca <_svfprintf_r+0x53a>
 8004d3c:	f1b9 3fff 	cmp.w	r9, #4294967295
 8004d40:	d022      	beq.n	8004d88 <_svfprintf_r+0x3f8>
 8004d42:	9b02      	ldr	r3, [sp, #8]
 8004d44:	f023 0320 	bic.w	r3, r3, #32
 8004d48:	2b47      	cmp	r3, #71	; 0x47
 8004d4a:	d104      	bne.n	8004d56 <_svfprintf_r+0x3c6>
 8004d4c:	f1b9 0f00 	cmp.w	r9, #0
 8004d50:	bf08      	it	eq
 8004d52:	f04f 0901 	moveq.w	r9, #1
 8004d56:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8004d5a:	930c      	str	r3, [sp, #48]	; 0x30
 8004d5c:	9b07      	ldr	r3, [sp, #28]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	da15      	bge.n	8004d8e <_svfprintf_r+0x3fe>
 8004d62:	9b06      	ldr	r3, [sp, #24]
 8004d64:	930e      	str	r3, [sp, #56]	; 0x38
 8004d66:	9b07      	ldr	r3, [sp, #28]
 8004d68:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004d6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d6e:	232d      	movs	r3, #45	; 0x2d
 8004d70:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d72:	9b02      	ldr	r3, [sp, #8]
 8004d74:	f023 0720 	bic.w	r7, r3, #32
 8004d78:	2f46      	cmp	r7, #70	; 0x46
 8004d7a:	d00e      	beq.n	8004d9a <_svfprintf_r+0x40a>
 8004d7c:	2f45      	cmp	r7, #69	; 0x45
 8004d7e:	d146      	bne.n	8004e0e <_svfprintf_r+0x47e>
 8004d80:	f109 0601 	add.w	r6, r9, #1
 8004d84:	2102      	movs	r1, #2
 8004d86:	e00a      	b.n	8004d9e <_svfprintf_r+0x40e>
 8004d88:	f04f 0906 	mov.w	r9, #6
 8004d8c:	e7e3      	b.n	8004d56 <_svfprintf_r+0x3c6>
 8004d8e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004d92:	2300      	movs	r3, #0
 8004d94:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8004d98:	e7ea      	b.n	8004d70 <_svfprintf_r+0x3e0>
 8004d9a:	464e      	mov	r6, r9
 8004d9c:	2103      	movs	r1, #3
 8004d9e:	ab1d      	add	r3, sp, #116	; 0x74
 8004da0:	9301      	str	r3, [sp, #4]
 8004da2:	ab1a      	add	r3, sp, #104	; 0x68
 8004da4:	9300      	str	r3, [sp, #0]
 8004da6:	4632      	mov	r2, r6
 8004da8:	ab19      	add	r3, sp, #100	; 0x64
 8004daa:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8004dae:	4658      	mov	r0, fp
 8004db0:	f000 fe4e 	bl	8005a50 <_dtoa_r>
 8004db4:	2f47      	cmp	r7, #71	; 0x47
 8004db6:	4680      	mov	r8, r0
 8004db8:	d102      	bne.n	8004dc0 <_svfprintf_r+0x430>
 8004dba:	07e8      	lsls	r0, r5, #31
 8004dbc:	f140 857e 	bpl.w	80058bc <_svfprintf_r+0xf2c>
 8004dc0:	eb08 0306 	add.w	r3, r8, r6
 8004dc4:	2f46      	cmp	r7, #70	; 0x46
 8004dc6:	9303      	str	r3, [sp, #12]
 8004dc8:	d111      	bne.n	8004dee <_svfprintf_r+0x45e>
 8004dca:	f898 3000 	ldrb.w	r3, [r8]
 8004dce:	2b30      	cmp	r3, #48	; 0x30
 8004dd0:	d109      	bne.n	8004de6 <_svfprintf_r+0x456>
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004dda:	f7fb fe71 	bl	8000ac0 <__aeabi_dcmpeq>
 8004dde:	b910      	cbnz	r0, 8004de6 <_svfprintf_r+0x456>
 8004de0:	f1c6 0601 	rsb	r6, r6, #1
 8004de4:	9619      	str	r6, [sp, #100]	; 0x64
 8004de6:	9a03      	ldr	r2, [sp, #12]
 8004de8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004dea:	441a      	add	r2, r3
 8004dec:	9203      	str	r2, [sp, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	2300      	movs	r3, #0
 8004df2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004df6:	f7fb fe63 	bl	8000ac0 <__aeabi_dcmpeq>
 8004dfa:	b988      	cbnz	r0, 8004e20 <_svfprintf_r+0x490>
 8004dfc:	2230      	movs	r2, #48	; 0x30
 8004dfe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e00:	9903      	ldr	r1, [sp, #12]
 8004e02:	4299      	cmp	r1, r3
 8004e04:	d90e      	bls.n	8004e24 <_svfprintf_r+0x494>
 8004e06:	1c59      	adds	r1, r3, #1
 8004e08:	911d      	str	r1, [sp, #116]	; 0x74
 8004e0a:	701a      	strb	r2, [r3, #0]
 8004e0c:	e7f7      	b.n	8004dfe <_svfprintf_r+0x46e>
 8004e0e:	464e      	mov	r6, r9
 8004e10:	e7b8      	b.n	8004d84 <_svfprintf_r+0x3f4>
 8004e12:	bf00      	nop
 8004e14:	7fefffff 	.word	0x7fefffff
 8004e18:	08007878 	.word	0x08007878
 8004e1c:	0800787c 	.word	0x0800787c
 8004e20:	9b03      	ldr	r3, [sp, #12]
 8004e22:	931d      	str	r3, [sp, #116]	; 0x74
 8004e24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004e26:	2f47      	cmp	r7, #71	; 0x47
 8004e28:	eba3 0308 	sub.w	r3, r3, r8
 8004e2c:	9303      	str	r3, [sp, #12]
 8004e2e:	f040 80fa 	bne.w	8005026 <_svfprintf_r+0x696>
 8004e32:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e34:	1cd9      	adds	r1, r3, #3
 8004e36:	db02      	blt.n	8004e3e <_svfprintf_r+0x4ae>
 8004e38:	4599      	cmp	r9, r3
 8004e3a:	f280 8120 	bge.w	800507e <_svfprintf_r+0x6ee>
 8004e3e:	9b02      	ldr	r3, [sp, #8]
 8004e40:	3b02      	subs	r3, #2
 8004e42:	9302      	str	r3, [sp, #8]
 8004e44:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004e46:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8004e4a:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8004e4e:	1e53      	subs	r3, r2, #1
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	9319      	str	r3, [sp, #100]	; 0x64
 8004e54:	bfb6      	itet	lt
 8004e56:	f1c2 0301 	rsblt	r3, r2, #1
 8004e5a:	222b      	movge	r2, #43	; 0x2b
 8004e5c:	222d      	movlt	r2, #45	; 0x2d
 8004e5e:	2b09      	cmp	r3, #9
 8004e60:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8004e64:	f340 80fb 	ble.w	800505e <_svfprintf_r+0x6ce>
 8004e68:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8004e6c:	260a      	movs	r6, #10
 8004e6e:	fb93 f0f6 	sdiv	r0, r3, r6
 8004e72:	fb06 3310 	mls	r3, r6, r0, r3
 8004e76:	3330      	adds	r3, #48	; 0x30
 8004e78:	2809      	cmp	r0, #9
 8004e7a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004e7e:	f102 31ff 	add.w	r1, r2, #4294967295
 8004e82:	4603      	mov	r3, r0
 8004e84:	f300 80e4 	bgt.w	8005050 <_svfprintf_r+0x6c0>
 8004e88:	3330      	adds	r3, #48	; 0x30
 8004e8a:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004e8e:	3a02      	subs	r2, #2
 8004e90:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8004e94:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8004e98:	4282      	cmp	r2, r0
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	f0c0 80da 	bcc.w	8005054 <_svfprintf_r+0x6c4>
 8004ea0:	9a03      	ldr	r2, [sp, #12]
 8004ea2:	ab1b      	add	r3, sp, #108	; 0x6c
 8004ea4:	1acb      	subs	r3, r1, r3
 8004ea6:	2a01      	cmp	r2, #1
 8004ea8:	9310      	str	r3, [sp, #64]	; 0x40
 8004eaa:	eb03 0902 	add.w	r9, r3, r2
 8004eae:	dc02      	bgt.n	8004eb6 <_svfprintf_r+0x526>
 8004eb0:	f015 0701 	ands.w	r7, r5, #1
 8004eb4:	d002      	beq.n	8004ebc <_svfprintf_r+0x52c>
 8004eb6:	9b08      	ldr	r3, [sp, #32]
 8004eb8:	2700      	movs	r7, #0
 8004eba:	4499      	add	r9, r3
 8004ebc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ebe:	b113      	cbz	r3, 8004ec6 <_svfprintf_r+0x536>
 8004ec0:	232d      	movs	r3, #45	; 0x2d
 8004ec2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004ec6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004ec8:	2600      	movs	r6, #0
 8004eca:	454e      	cmp	r6, r9
 8004ecc:	4633      	mov	r3, r6
 8004ece:	bfb8      	it	lt
 8004ed0:	464b      	movlt	r3, r9
 8004ed2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ed4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8004ed8:	b113      	cbz	r3, 8004ee0 <_svfprintf_r+0x550>
 8004eda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004edc:	3301      	adds	r3, #1
 8004ede:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ee0:	f015 0302 	ands.w	r3, r5, #2
 8004ee4:	9314      	str	r3, [sp, #80]	; 0x50
 8004ee6:	bf1e      	ittt	ne
 8004ee8:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8004eea:	3302      	addne	r3, #2
 8004eec:	930b      	strne	r3, [sp, #44]	; 0x2c
 8004eee:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8004ef2:	9315      	str	r3, [sp, #84]	; 0x54
 8004ef4:	d118      	bne.n	8004f28 <_svfprintf_r+0x598>
 8004ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ef8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004efa:	1a9b      	subs	r3, r3, r2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	930c      	str	r3, [sp, #48]	; 0x30
 8004f00:	dd12      	ble.n	8004f28 <_svfprintf_r+0x598>
 8004f02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f04:	2b10      	cmp	r3, #16
 8004f06:	4ba9      	ldr	r3, [pc, #676]	; (80051ac <_svfprintf_r+0x81c>)
 8004f08:	6023      	str	r3, [r4, #0]
 8004f0a:	f300 81d5 	bgt.w	80052b8 <_svfprintf_r+0x928>
 8004f0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f10:	6063      	str	r3, [r4, #4]
 8004f12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004f14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f16:	4413      	add	r3, r2
 8004f18:	9321      	str	r3, [sp, #132]	; 0x84
 8004f1a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	2b07      	cmp	r3, #7
 8004f20:	9320      	str	r3, [sp, #128]	; 0x80
 8004f22:	f300 81e2 	bgt.w	80052ea <_svfprintf_r+0x95a>
 8004f26:	3408      	adds	r4, #8
 8004f28:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8004f2c:	b173      	cbz	r3, 8004f4c <_svfprintf_r+0x5bc>
 8004f2e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8004f32:	6023      	str	r3, [r4, #0]
 8004f34:	2301      	movs	r3, #1
 8004f36:	6063      	str	r3, [r4, #4]
 8004f38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	9321      	str	r3, [sp, #132]	; 0x84
 8004f3e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f40:	3301      	adds	r3, #1
 8004f42:	2b07      	cmp	r3, #7
 8004f44:	9320      	str	r3, [sp, #128]	; 0x80
 8004f46:	f300 81da 	bgt.w	80052fe <_svfprintf_r+0x96e>
 8004f4a:	3408      	adds	r4, #8
 8004f4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f4e:	b16b      	cbz	r3, 8004f6c <_svfprintf_r+0x5dc>
 8004f50:	ab18      	add	r3, sp, #96	; 0x60
 8004f52:	6023      	str	r3, [r4, #0]
 8004f54:	2302      	movs	r3, #2
 8004f56:	6063      	str	r3, [r4, #4]
 8004f58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f5a:	3302      	adds	r3, #2
 8004f5c:	9321      	str	r3, [sp, #132]	; 0x84
 8004f5e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f60:	3301      	adds	r3, #1
 8004f62:	2b07      	cmp	r3, #7
 8004f64:	9320      	str	r3, [sp, #128]	; 0x80
 8004f66:	f300 81d4 	bgt.w	8005312 <_svfprintf_r+0x982>
 8004f6a:	3408      	adds	r4, #8
 8004f6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004f6e:	2b80      	cmp	r3, #128	; 0x80
 8004f70:	d114      	bne.n	8004f9c <_svfprintf_r+0x60c>
 8004f72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004f76:	1a9b      	subs	r3, r3, r2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	dd0f      	ble.n	8004f9c <_svfprintf_r+0x60c>
 8004f7c:	4a8c      	ldr	r2, [pc, #560]	; (80051b0 <_svfprintf_r+0x820>)
 8004f7e:	6022      	str	r2, [r4, #0]
 8004f80:	2b10      	cmp	r3, #16
 8004f82:	f300 81d0 	bgt.w	8005326 <_svfprintf_r+0x996>
 8004f86:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004f88:	6063      	str	r3, [r4, #4]
 8004f8a:	4413      	add	r3, r2
 8004f8c:	9321      	str	r3, [sp, #132]	; 0x84
 8004f8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f90:	3301      	adds	r3, #1
 8004f92:	2b07      	cmp	r3, #7
 8004f94:	9320      	str	r3, [sp, #128]	; 0x80
 8004f96:	f300 81df 	bgt.w	8005358 <_svfprintf_r+0x9c8>
 8004f9a:	3408      	adds	r4, #8
 8004f9c:	eba6 0609 	sub.w	r6, r6, r9
 8004fa0:	2e00      	cmp	r6, #0
 8004fa2:	dd0f      	ble.n	8004fc4 <_svfprintf_r+0x634>
 8004fa4:	4b82      	ldr	r3, [pc, #520]	; (80051b0 <_svfprintf_r+0x820>)
 8004fa6:	6023      	str	r3, [r4, #0]
 8004fa8:	2e10      	cmp	r6, #16
 8004faa:	f300 81df 	bgt.w	800536c <_svfprintf_r+0x9dc>
 8004fae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004fb0:	9821      	ldr	r0, [sp, #132]	; 0x84
 8004fb2:	6066      	str	r6, [r4, #4]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	4406      	add	r6, r0
 8004fb8:	2b07      	cmp	r3, #7
 8004fba:	9621      	str	r6, [sp, #132]	; 0x84
 8004fbc:	9320      	str	r3, [sp, #128]	; 0x80
 8004fbe:	f300 81ec 	bgt.w	800539a <_svfprintf_r+0xa0a>
 8004fc2:	3408      	adds	r4, #8
 8004fc4:	05eb      	lsls	r3, r5, #23
 8004fc6:	f100 81f2 	bmi.w	80053ae <_svfprintf_r+0xa1e>
 8004fca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004fcc:	e884 0300 	stmia.w	r4, {r8, r9}
 8004fd0:	444b      	add	r3, r9
 8004fd2:	9321      	str	r3, [sp, #132]	; 0x84
 8004fd4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	2b07      	cmp	r3, #7
 8004fda:	9320      	str	r3, [sp, #128]	; 0x80
 8004fdc:	f340 8419 	ble.w	8005812 <_svfprintf_r+0xe82>
 8004fe0:	aa1f      	add	r2, sp, #124	; 0x7c
 8004fe2:	4651      	mov	r1, sl
 8004fe4:	4658      	mov	r0, fp
 8004fe6:	f002 f81d 	bl	8007024 <__ssprint_r>
 8004fea:	2800      	cmp	r0, #0
 8004fec:	f040 8431 	bne.w	8005852 <_svfprintf_r+0xec2>
 8004ff0:	ac2c      	add	r4, sp, #176	; 0xb0
 8004ff2:	076b      	lsls	r3, r5, #29
 8004ff4:	f100 8410 	bmi.w	8005818 <_svfprintf_r+0xe88>
 8004ff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ffa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ffc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ffe:	428a      	cmp	r2, r1
 8005000:	bfac      	ite	ge
 8005002:	189b      	addge	r3, r3, r2
 8005004:	185b      	addlt	r3, r3, r1
 8005006:	9309      	str	r3, [sp, #36]	; 0x24
 8005008:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800500a:	b13b      	cbz	r3, 800501c <_svfprintf_r+0x68c>
 800500c:	aa1f      	add	r2, sp, #124	; 0x7c
 800500e:	4651      	mov	r1, sl
 8005010:	4658      	mov	r0, fp
 8005012:	f002 f807 	bl	8007024 <__ssprint_r>
 8005016:	2800      	cmp	r0, #0
 8005018:	f040 841b 	bne.w	8005852 <_svfprintf_r+0xec2>
 800501c:	2300      	movs	r3, #0
 800501e:	9320      	str	r3, [sp, #128]	; 0x80
 8005020:	9f04      	ldr	r7, [sp, #16]
 8005022:	ac2c      	add	r4, sp, #176	; 0xb0
 8005024:	e4ee      	b.n	8004a04 <_svfprintf_r+0x74>
 8005026:	9b02      	ldr	r3, [sp, #8]
 8005028:	2b65      	cmp	r3, #101	; 0x65
 800502a:	f77f af0b 	ble.w	8004e44 <_svfprintf_r+0x4b4>
 800502e:	9b02      	ldr	r3, [sp, #8]
 8005030:	2b66      	cmp	r3, #102	; 0x66
 8005032:	d124      	bne.n	800507e <_svfprintf_r+0x6ee>
 8005034:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005036:	2b00      	cmp	r3, #0
 8005038:	dd19      	ble.n	800506e <_svfprintf_r+0x6de>
 800503a:	f1b9 0f00 	cmp.w	r9, #0
 800503e:	d101      	bne.n	8005044 <_svfprintf_r+0x6b4>
 8005040:	07ea      	lsls	r2, r5, #31
 8005042:	d502      	bpl.n	800504a <_svfprintf_r+0x6ba>
 8005044:	9a08      	ldr	r2, [sp, #32]
 8005046:	4413      	add	r3, r2
 8005048:	444b      	add	r3, r9
 800504a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800504c:	4699      	mov	r9, r3
 800504e:	e735      	b.n	8004ebc <_svfprintf_r+0x52c>
 8005050:	460a      	mov	r2, r1
 8005052:	e70c      	b.n	8004e6e <_svfprintf_r+0x4de>
 8005054:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005058:	f803 1b01 	strb.w	r1, [r3], #1
 800505c:	e71c      	b.n	8004e98 <_svfprintf_r+0x508>
 800505e:	2230      	movs	r2, #48	; 0x30
 8005060:	4413      	add	r3, r2
 8005062:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8005066:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800506a:	a91c      	add	r1, sp, #112	; 0x70
 800506c:	e718      	b.n	8004ea0 <_svfprintf_r+0x510>
 800506e:	f1b9 0f00 	cmp.w	r9, #0
 8005072:	d101      	bne.n	8005078 <_svfprintf_r+0x6e8>
 8005074:	07eb      	lsls	r3, r5, #31
 8005076:	d515      	bpl.n	80050a4 <_svfprintf_r+0x714>
 8005078:	9b08      	ldr	r3, [sp, #32]
 800507a:	3301      	adds	r3, #1
 800507c:	e7e4      	b.n	8005048 <_svfprintf_r+0x6b8>
 800507e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005080:	9b03      	ldr	r3, [sp, #12]
 8005082:	429a      	cmp	r2, r3
 8005084:	db06      	blt.n	8005094 <_svfprintf_r+0x704>
 8005086:	07ef      	lsls	r7, r5, #31
 8005088:	d50e      	bpl.n	80050a8 <_svfprintf_r+0x718>
 800508a:	9b08      	ldr	r3, [sp, #32]
 800508c:	4413      	add	r3, r2
 800508e:	2267      	movs	r2, #103	; 0x67
 8005090:	9202      	str	r2, [sp, #8]
 8005092:	e7da      	b.n	800504a <_svfprintf_r+0x6ba>
 8005094:	9b03      	ldr	r3, [sp, #12]
 8005096:	9908      	ldr	r1, [sp, #32]
 8005098:	2a00      	cmp	r2, #0
 800509a:	440b      	add	r3, r1
 800509c:	dcf7      	bgt.n	800508e <_svfprintf_r+0x6fe>
 800509e:	f1c2 0201 	rsb	r2, r2, #1
 80050a2:	e7f3      	b.n	800508c <_svfprintf_r+0x6fc>
 80050a4:	2301      	movs	r3, #1
 80050a6:	e7d0      	b.n	800504a <_svfprintf_r+0x6ba>
 80050a8:	4613      	mov	r3, r2
 80050aa:	e7f0      	b.n	800508e <_svfprintf_r+0x6fe>
 80050ac:	b10b      	cbz	r3, 80050b2 <_svfprintf_r+0x722>
 80050ae:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80050b2:	f015 0f20 	tst.w	r5, #32
 80050b6:	f107 0304 	add.w	r3, r7, #4
 80050ba:	d008      	beq.n	80050ce <_svfprintf_r+0x73e>
 80050bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	17ce      	asrs	r6, r1, #31
 80050c2:	4608      	mov	r0, r1
 80050c4:	4631      	mov	r1, r6
 80050c6:	e9c2 0100 	strd	r0, r1, [r2]
 80050ca:	461f      	mov	r7, r3
 80050cc:	e49a      	b.n	8004a04 <_svfprintf_r+0x74>
 80050ce:	06ee      	lsls	r6, r5, #27
 80050d0:	d503      	bpl.n	80050da <_svfprintf_r+0x74a>
 80050d2:	683a      	ldr	r2, [r7, #0]
 80050d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050d6:	6011      	str	r1, [r2, #0]
 80050d8:	e7f7      	b.n	80050ca <_svfprintf_r+0x73a>
 80050da:	0668      	lsls	r0, r5, #25
 80050dc:	d5f9      	bpl.n	80050d2 <_svfprintf_r+0x742>
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 80050e4:	8011      	strh	r1, [r2, #0]
 80050e6:	e7f0      	b.n	80050ca <_svfprintf_r+0x73a>
 80050e8:	f045 0510 	orr.w	r5, r5, #16
 80050ec:	f015 0320 	ands.w	r3, r5, #32
 80050f0:	d022      	beq.n	8005138 <_svfprintf_r+0x7a8>
 80050f2:	3707      	adds	r7, #7
 80050f4:	f027 0707 	bic.w	r7, r7, #7
 80050f8:	f107 0308 	add.w	r3, r7, #8
 80050fc:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005100:	9304      	str	r3, [sp, #16]
 8005102:	2300      	movs	r3, #0
 8005104:	2200      	movs	r2, #0
 8005106:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800510a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800510e:	f000 83db 	beq.w	80058c8 <_svfprintf_r+0xf38>
 8005112:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8005116:	920b      	str	r2, [sp, #44]	; 0x2c
 8005118:	ea56 0207 	orrs.w	r2, r6, r7
 800511c:	f040 83d9 	bne.w	80058d2 <_svfprintf_r+0xf42>
 8005120:	f1b9 0f00 	cmp.w	r9, #0
 8005124:	f000 80aa 	beq.w	800527c <_svfprintf_r+0x8ec>
 8005128:	2b01      	cmp	r3, #1
 800512a:	d076      	beq.n	800521a <_svfprintf_r+0x88a>
 800512c:	2b02      	cmp	r3, #2
 800512e:	f000 8091 	beq.w	8005254 <_svfprintf_r+0x8c4>
 8005132:	2600      	movs	r6, #0
 8005134:	2700      	movs	r7, #0
 8005136:	e3d2      	b.n	80058de <_svfprintf_r+0xf4e>
 8005138:	1d3a      	adds	r2, r7, #4
 800513a:	f015 0110 	ands.w	r1, r5, #16
 800513e:	9204      	str	r2, [sp, #16]
 8005140:	d002      	beq.n	8005148 <_svfprintf_r+0x7b8>
 8005142:	683e      	ldr	r6, [r7, #0]
 8005144:	2700      	movs	r7, #0
 8005146:	e7dd      	b.n	8005104 <_svfprintf_r+0x774>
 8005148:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800514c:	d0f9      	beq.n	8005142 <_svfprintf_r+0x7b2>
 800514e:	883e      	ldrh	r6, [r7, #0]
 8005150:	2700      	movs	r7, #0
 8005152:	e7d6      	b.n	8005102 <_svfprintf_r+0x772>
 8005154:	1d3b      	adds	r3, r7, #4
 8005156:	9304      	str	r3, [sp, #16]
 8005158:	2330      	movs	r3, #48	; 0x30
 800515a:	2278      	movs	r2, #120	; 0x78
 800515c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005160:	4b14      	ldr	r3, [pc, #80]	; (80051b4 <_svfprintf_r+0x824>)
 8005162:	683e      	ldr	r6, [r7, #0]
 8005164:	9311      	str	r3, [sp, #68]	; 0x44
 8005166:	2700      	movs	r7, #0
 8005168:	f045 0502 	orr.w	r5, r5, #2
 800516c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8005170:	2302      	movs	r3, #2
 8005172:	9202      	str	r2, [sp, #8]
 8005174:	e7c6      	b.n	8005104 <_svfprintf_r+0x774>
 8005176:	1d3b      	adds	r3, r7, #4
 8005178:	2600      	movs	r6, #0
 800517a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800517e:	9304      	str	r3, [sp, #16]
 8005180:	f8d7 8000 	ldr.w	r8, [r7]
 8005184:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005188:	d00a      	beq.n	80051a0 <_svfprintf_r+0x810>
 800518a:	464a      	mov	r2, r9
 800518c:	4631      	mov	r1, r6
 800518e:	4640      	mov	r0, r8
 8005190:	f7fb f826 	bl	80001e0 <memchr>
 8005194:	2800      	cmp	r0, #0
 8005196:	f000 808d 	beq.w	80052b4 <_svfprintf_r+0x924>
 800519a:	eba0 0908 	sub.w	r9, r0, r8
 800519e:	e5cb      	b.n	8004d38 <_svfprintf_r+0x3a8>
 80051a0:	4640      	mov	r0, r8
 80051a2:	f7fb f815 	bl	80001d0 <strlen>
 80051a6:	4681      	mov	r9, r0
 80051a8:	e5c6      	b.n	8004d38 <_svfprintf_r+0x3a8>
 80051aa:	bf00      	nop
 80051ac:	080078ac 	.word	0x080078ac
 80051b0:	080078bc 	.word	0x080078bc
 80051b4:	08007899 	.word	0x08007899
 80051b8:	f045 0510 	orr.w	r5, r5, #16
 80051bc:	06a9      	lsls	r1, r5, #26
 80051be:	d509      	bpl.n	80051d4 <_svfprintf_r+0x844>
 80051c0:	3707      	adds	r7, #7
 80051c2:	f027 0707 	bic.w	r7, r7, #7
 80051c6:	f107 0308 	add.w	r3, r7, #8
 80051ca:	e9d7 6700 	ldrd	r6, r7, [r7]
 80051ce:	9304      	str	r3, [sp, #16]
 80051d0:	2301      	movs	r3, #1
 80051d2:	e797      	b.n	8005104 <_svfprintf_r+0x774>
 80051d4:	1d3b      	adds	r3, r7, #4
 80051d6:	f015 0f10 	tst.w	r5, #16
 80051da:	9304      	str	r3, [sp, #16]
 80051dc:	d001      	beq.n	80051e2 <_svfprintf_r+0x852>
 80051de:	683e      	ldr	r6, [r7, #0]
 80051e0:	e002      	b.n	80051e8 <_svfprintf_r+0x858>
 80051e2:	066a      	lsls	r2, r5, #25
 80051e4:	d5fb      	bpl.n	80051de <_svfprintf_r+0x84e>
 80051e6:	883e      	ldrh	r6, [r7, #0]
 80051e8:	2700      	movs	r7, #0
 80051ea:	e7f1      	b.n	80051d0 <_svfprintf_r+0x840>
 80051ec:	b10b      	cbz	r3, 80051f2 <_svfprintf_r+0x862>
 80051ee:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80051f2:	4ba3      	ldr	r3, [pc, #652]	; (8005480 <_svfprintf_r+0xaf0>)
 80051f4:	e4c2      	b.n	8004b7c <_svfprintf_r+0x1ec>
 80051f6:	1d3b      	adds	r3, r7, #4
 80051f8:	f015 0f10 	tst.w	r5, #16
 80051fc:	9304      	str	r3, [sp, #16]
 80051fe:	d001      	beq.n	8005204 <_svfprintf_r+0x874>
 8005200:	683e      	ldr	r6, [r7, #0]
 8005202:	e002      	b.n	800520a <_svfprintf_r+0x87a>
 8005204:	066e      	lsls	r6, r5, #25
 8005206:	d5fb      	bpl.n	8005200 <_svfprintf_r+0x870>
 8005208:	883e      	ldrh	r6, [r7, #0]
 800520a:	2700      	movs	r7, #0
 800520c:	e4c2      	b.n	8004b94 <_svfprintf_r+0x204>
 800520e:	4643      	mov	r3, r8
 8005210:	e366      	b.n	80058e0 <_svfprintf_r+0xf50>
 8005212:	2f00      	cmp	r7, #0
 8005214:	bf08      	it	eq
 8005216:	2e0a      	cmpeq	r6, #10
 8005218:	d205      	bcs.n	8005226 <_svfprintf_r+0x896>
 800521a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800521e:	3630      	adds	r6, #48	; 0x30
 8005220:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8005224:	e377      	b.n	8005916 <_svfprintf_r+0xf86>
 8005226:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800522a:	4630      	mov	r0, r6
 800522c:	4639      	mov	r1, r7
 800522e:	220a      	movs	r2, #10
 8005230:	2300      	movs	r3, #0
 8005232:	f7fb fd05 	bl	8000c40 <__aeabi_uldivmod>
 8005236:	3230      	adds	r2, #48	; 0x30
 8005238:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800523c:	2300      	movs	r3, #0
 800523e:	4630      	mov	r0, r6
 8005240:	4639      	mov	r1, r7
 8005242:	220a      	movs	r2, #10
 8005244:	f7fb fcfc 	bl	8000c40 <__aeabi_uldivmod>
 8005248:	4606      	mov	r6, r0
 800524a:	460f      	mov	r7, r1
 800524c:	ea56 0307 	orrs.w	r3, r6, r7
 8005250:	d1eb      	bne.n	800522a <_svfprintf_r+0x89a>
 8005252:	e360      	b.n	8005916 <_svfprintf_r+0xf86>
 8005254:	2600      	movs	r6, #0
 8005256:	2700      	movs	r7, #0
 8005258:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800525c:	f006 030f 	and.w	r3, r6, #15
 8005260:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005262:	5cd3      	ldrb	r3, [r2, r3]
 8005264:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8005268:	0933      	lsrs	r3, r6, #4
 800526a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800526e:	093a      	lsrs	r2, r7, #4
 8005270:	461e      	mov	r6, r3
 8005272:	4617      	mov	r7, r2
 8005274:	ea56 0307 	orrs.w	r3, r6, r7
 8005278:	d1f0      	bne.n	800525c <_svfprintf_r+0x8cc>
 800527a:	e34c      	b.n	8005916 <_svfprintf_r+0xf86>
 800527c:	b93b      	cbnz	r3, 800528e <_svfprintf_r+0x8fe>
 800527e:	07ea      	lsls	r2, r5, #31
 8005280:	d505      	bpl.n	800528e <_svfprintf_r+0x8fe>
 8005282:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8005286:	2330      	movs	r3, #48	; 0x30
 8005288:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800528c:	e343      	b.n	8005916 <_svfprintf_r+0xf86>
 800528e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8005292:	e340      	b.n	8005916 <_svfprintf_r+0xf86>
 8005294:	b10b      	cbz	r3, 800529a <_svfprintf_r+0x90a>
 8005296:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800529a:	9b02      	ldr	r3, [sp, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	f000 82f7 	beq.w	8005890 <_svfprintf_r+0xf00>
 80052a2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80052a6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80052aa:	2600      	movs	r6, #0
 80052ac:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80052b0:	9704      	str	r7, [sp, #16]
 80052b2:	e4e8      	b.n	8004c86 <_svfprintf_r+0x2f6>
 80052b4:	4606      	mov	r6, r0
 80052b6:	e53f      	b.n	8004d38 <_svfprintf_r+0x3a8>
 80052b8:	2310      	movs	r3, #16
 80052ba:	6063      	str	r3, [r4, #4]
 80052bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80052be:	3310      	adds	r3, #16
 80052c0:	9321      	str	r3, [sp, #132]	; 0x84
 80052c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80052c4:	3301      	adds	r3, #1
 80052c6:	2b07      	cmp	r3, #7
 80052c8:	9320      	str	r3, [sp, #128]	; 0x80
 80052ca:	dc04      	bgt.n	80052d6 <_svfprintf_r+0x946>
 80052cc:	3408      	adds	r4, #8
 80052ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80052d0:	3b10      	subs	r3, #16
 80052d2:	930c      	str	r3, [sp, #48]	; 0x30
 80052d4:	e615      	b.n	8004f02 <_svfprintf_r+0x572>
 80052d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80052d8:	4651      	mov	r1, sl
 80052da:	4658      	mov	r0, fp
 80052dc:	f001 fea2 	bl	8007024 <__ssprint_r>
 80052e0:	2800      	cmp	r0, #0
 80052e2:	f040 82b6 	bne.w	8005852 <_svfprintf_r+0xec2>
 80052e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80052e8:	e7f1      	b.n	80052ce <_svfprintf_r+0x93e>
 80052ea:	aa1f      	add	r2, sp, #124	; 0x7c
 80052ec:	4651      	mov	r1, sl
 80052ee:	4658      	mov	r0, fp
 80052f0:	f001 fe98 	bl	8007024 <__ssprint_r>
 80052f4:	2800      	cmp	r0, #0
 80052f6:	f040 82ac 	bne.w	8005852 <_svfprintf_r+0xec2>
 80052fa:	ac2c      	add	r4, sp, #176	; 0xb0
 80052fc:	e614      	b.n	8004f28 <_svfprintf_r+0x598>
 80052fe:	aa1f      	add	r2, sp, #124	; 0x7c
 8005300:	4651      	mov	r1, sl
 8005302:	4658      	mov	r0, fp
 8005304:	f001 fe8e 	bl	8007024 <__ssprint_r>
 8005308:	2800      	cmp	r0, #0
 800530a:	f040 82a2 	bne.w	8005852 <_svfprintf_r+0xec2>
 800530e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005310:	e61c      	b.n	8004f4c <_svfprintf_r+0x5bc>
 8005312:	aa1f      	add	r2, sp, #124	; 0x7c
 8005314:	4651      	mov	r1, sl
 8005316:	4658      	mov	r0, fp
 8005318:	f001 fe84 	bl	8007024 <__ssprint_r>
 800531c:	2800      	cmp	r0, #0
 800531e:	f040 8298 	bne.w	8005852 <_svfprintf_r+0xec2>
 8005322:	ac2c      	add	r4, sp, #176	; 0xb0
 8005324:	e622      	b.n	8004f6c <_svfprintf_r+0x5dc>
 8005326:	2210      	movs	r2, #16
 8005328:	6062      	str	r2, [r4, #4]
 800532a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800532c:	3210      	adds	r2, #16
 800532e:	9221      	str	r2, [sp, #132]	; 0x84
 8005330:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005332:	3201      	adds	r2, #1
 8005334:	2a07      	cmp	r2, #7
 8005336:	9220      	str	r2, [sp, #128]	; 0x80
 8005338:	dc02      	bgt.n	8005340 <_svfprintf_r+0x9b0>
 800533a:	3408      	adds	r4, #8
 800533c:	3b10      	subs	r3, #16
 800533e:	e61d      	b.n	8004f7c <_svfprintf_r+0x5ec>
 8005340:	aa1f      	add	r2, sp, #124	; 0x7c
 8005342:	4651      	mov	r1, sl
 8005344:	4658      	mov	r0, fp
 8005346:	930c      	str	r3, [sp, #48]	; 0x30
 8005348:	f001 fe6c 	bl	8007024 <__ssprint_r>
 800534c:	2800      	cmp	r0, #0
 800534e:	f040 8280 	bne.w	8005852 <_svfprintf_r+0xec2>
 8005352:	ac2c      	add	r4, sp, #176	; 0xb0
 8005354:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005356:	e7f1      	b.n	800533c <_svfprintf_r+0x9ac>
 8005358:	aa1f      	add	r2, sp, #124	; 0x7c
 800535a:	4651      	mov	r1, sl
 800535c:	4658      	mov	r0, fp
 800535e:	f001 fe61 	bl	8007024 <__ssprint_r>
 8005362:	2800      	cmp	r0, #0
 8005364:	f040 8275 	bne.w	8005852 <_svfprintf_r+0xec2>
 8005368:	ac2c      	add	r4, sp, #176	; 0xb0
 800536a:	e617      	b.n	8004f9c <_svfprintf_r+0x60c>
 800536c:	2310      	movs	r3, #16
 800536e:	6063      	str	r3, [r4, #4]
 8005370:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005372:	3310      	adds	r3, #16
 8005374:	9321      	str	r3, [sp, #132]	; 0x84
 8005376:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005378:	3301      	adds	r3, #1
 800537a:	2b07      	cmp	r3, #7
 800537c:	9320      	str	r3, [sp, #128]	; 0x80
 800537e:	dc02      	bgt.n	8005386 <_svfprintf_r+0x9f6>
 8005380:	3408      	adds	r4, #8
 8005382:	3e10      	subs	r6, #16
 8005384:	e60e      	b.n	8004fa4 <_svfprintf_r+0x614>
 8005386:	aa1f      	add	r2, sp, #124	; 0x7c
 8005388:	4651      	mov	r1, sl
 800538a:	4658      	mov	r0, fp
 800538c:	f001 fe4a 	bl	8007024 <__ssprint_r>
 8005390:	2800      	cmp	r0, #0
 8005392:	f040 825e 	bne.w	8005852 <_svfprintf_r+0xec2>
 8005396:	ac2c      	add	r4, sp, #176	; 0xb0
 8005398:	e7f3      	b.n	8005382 <_svfprintf_r+0x9f2>
 800539a:	aa1f      	add	r2, sp, #124	; 0x7c
 800539c:	4651      	mov	r1, sl
 800539e:	4658      	mov	r0, fp
 80053a0:	f001 fe40 	bl	8007024 <__ssprint_r>
 80053a4:	2800      	cmp	r0, #0
 80053a6:	f040 8254 	bne.w	8005852 <_svfprintf_r+0xec2>
 80053aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80053ac:	e60a      	b.n	8004fc4 <_svfprintf_r+0x634>
 80053ae:	9b02      	ldr	r3, [sp, #8]
 80053b0:	2b65      	cmp	r3, #101	; 0x65
 80053b2:	f340 81a9 	ble.w	8005708 <_svfprintf_r+0xd78>
 80053b6:	2200      	movs	r2, #0
 80053b8:	2300      	movs	r3, #0
 80053ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053be:	f7fb fb7f 	bl	8000ac0 <__aeabi_dcmpeq>
 80053c2:	2800      	cmp	r0, #0
 80053c4:	d062      	beq.n	800548c <_svfprintf_r+0xafc>
 80053c6:	4b2f      	ldr	r3, [pc, #188]	; (8005484 <_svfprintf_r+0xaf4>)
 80053c8:	6023      	str	r3, [r4, #0]
 80053ca:	2301      	movs	r3, #1
 80053cc:	6063      	str	r3, [r4, #4]
 80053ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053d0:	3301      	adds	r3, #1
 80053d2:	9321      	str	r3, [sp, #132]	; 0x84
 80053d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80053d6:	3301      	adds	r3, #1
 80053d8:	2b07      	cmp	r3, #7
 80053da:	9320      	str	r3, [sp, #128]	; 0x80
 80053dc:	dc25      	bgt.n	800542a <_svfprintf_r+0xa9a>
 80053de:	3408      	adds	r4, #8
 80053e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80053e2:	9a03      	ldr	r2, [sp, #12]
 80053e4:	4293      	cmp	r3, r2
 80053e6:	db02      	blt.n	80053ee <_svfprintf_r+0xa5e>
 80053e8:	07ee      	lsls	r6, r5, #31
 80053ea:	f57f ae02 	bpl.w	8004ff2 <_svfprintf_r+0x662>
 80053ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053f0:	6023      	str	r3, [r4, #0]
 80053f2:	9b08      	ldr	r3, [sp, #32]
 80053f4:	6063      	str	r3, [r4, #4]
 80053f6:	9a08      	ldr	r2, [sp, #32]
 80053f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053fa:	4413      	add	r3, r2
 80053fc:	9321      	str	r3, [sp, #132]	; 0x84
 80053fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005400:	3301      	adds	r3, #1
 8005402:	2b07      	cmp	r3, #7
 8005404:	9320      	str	r3, [sp, #128]	; 0x80
 8005406:	dc1a      	bgt.n	800543e <_svfprintf_r+0xaae>
 8005408:	3408      	adds	r4, #8
 800540a:	9b03      	ldr	r3, [sp, #12]
 800540c:	1e5e      	subs	r6, r3, #1
 800540e:	2e00      	cmp	r6, #0
 8005410:	f77f adef 	ble.w	8004ff2 <_svfprintf_r+0x662>
 8005414:	4f1c      	ldr	r7, [pc, #112]	; (8005488 <_svfprintf_r+0xaf8>)
 8005416:	f04f 0810 	mov.w	r8, #16
 800541a:	2e10      	cmp	r6, #16
 800541c:	6027      	str	r7, [r4, #0]
 800541e:	dc18      	bgt.n	8005452 <_svfprintf_r+0xac2>
 8005420:	6066      	str	r6, [r4, #4]
 8005422:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005424:	441e      	add	r6, r3
 8005426:	9621      	str	r6, [sp, #132]	; 0x84
 8005428:	e5d4      	b.n	8004fd4 <_svfprintf_r+0x644>
 800542a:	aa1f      	add	r2, sp, #124	; 0x7c
 800542c:	4651      	mov	r1, sl
 800542e:	4658      	mov	r0, fp
 8005430:	f001 fdf8 	bl	8007024 <__ssprint_r>
 8005434:	2800      	cmp	r0, #0
 8005436:	f040 820c 	bne.w	8005852 <_svfprintf_r+0xec2>
 800543a:	ac2c      	add	r4, sp, #176	; 0xb0
 800543c:	e7d0      	b.n	80053e0 <_svfprintf_r+0xa50>
 800543e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005440:	4651      	mov	r1, sl
 8005442:	4658      	mov	r0, fp
 8005444:	f001 fdee 	bl	8007024 <__ssprint_r>
 8005448:	2800      	cmp	r0, #0
 800544a:	f040 8202 	bne.w	8005852 <_svfprintf_r+0xec2>
 800544e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005450:	e7db      	b.n	800540a <_svfprintf_r+0xa7a>
 8005452:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005454:	f8c4 8004 	str.w	r8, [r4, #4]
 8005458:	3310      	adds	r3, #16
 800545a:	9321      	str	r3, [sp, #132]	; 0x84
 800545c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800545e:	3301      	adds	r3, #1
 8005460:	2b07      	cmp	r3, #7
 8005462:	9320      	str	r3, [sp, #128]	; 0x80
 8005464:	dc02      	bgt.n	800546c <_svfprintf_r+0xadc>
 8005466:	3408      	adds	r4, #8
 8005468:	3e10      	subs	r6, #16
 800546a:	e7d6      	b.n	800541a <_svfprintf_r+0xa8a>
 800546c:	aa1f      	add	r2, sp, #124	; 0x7c
 800546e:	4651      	mov	r1, sl
 8005470:	4658      	mov	r0, fp
 8005472:	f001 fdd7 	bl	8007024 <__ssprint_r>
 8005476:	2800      	cmp	r0, #0
 8005478:	f040 81eb 	bne.w	8005852 <_svfprintf_r+0xec2>
 800547c:	ac2c      	add	r4, sp, #176	; 0xb0
 800547e:	e7f3      	b.n	8005468 <_svfprintf_r+0xad8>
 8005480:	08007899 	.word	0x08007899
 8005484:	080078aa 	.word	0x080078aa
 8005488:	080078bc 	.word	0x080078bc
 800548c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800548e:	2b00      	cmp	r3, #0
 8005490:	dc7a      	bgt.n	8005588 <_svfprintf_r+0xbf8>
 8005492:	4b9b      	ldr	r3, [pc, #620]	; (8005700 <_svfprintf_r+0xd70>)
 8005494:	6023      	str	r3, [r4, #0]
 8005496:	2301      	movs	r3, #1
 8005498:	6063      	str	r3, [r4, #4]
 800549a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800549c:	3301      	adds	r3, #1
 800549e:	9321      	str	r3, [sp, #132]	; 0x84
 80054a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80054a2:	3301      	adds	r3, #1
 80054a4:	2b07      	cmp	r3, #7
 80054a6:	9320      	str	r3, [sp, #128]	; 0x80
 80054a8:	dc44      	bgt.n	8005534 <_svfprintf_r+0xba4>
 80054aa:	3408      	adds	r4, #8
 80054ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80054ae:	b923      	cbnz	r3, 80054ba <_svfprintf_r+0xb2a>
 80054b0:	9b03      	ldr	r3, [sp, #12]
 80054b2:	b913      	cbnz	r3, 80054ba <_svfprintf_r+0xb2a>
 80054b4:	07e8      	lsls	r0, r5, #31
 80054b6:	f57f ad9c 	bpl.w	8004ff2 <_svfprintf_r+0x662>
 80054ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	9b08      	ldr	r3, [sp, #32]
 80054c0:	6063      	str	r3, [r4, #4]
 80054c2:	9a08      	ldr	r2, [sp, #32]
 80054c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80054c6:	4413      	add	r3, r2
 80054c8:	9321      	str	r3, [sp, #132]	; 0x84
 80054ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80054cc:	3301      	adds	r3, #1
 80054ce:	2b07      	cmp	r3, #7
 80054d0:	9320      	str	r3, [sp, #128]	; 0x80
 80054d2:	dc39      	bgt.n	8005548 <_svfprintf_r+0xbb8>
 80054d4:	f104 0308 	add.w	r3, r4, #8
 80054d8:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80054da:	2e00      	cmp	r6, #0
 80054dc:	da19      	bge.n	8005512 <_svfprintf_r+0xb82>
 80054de:	4f89      	ldr	r7, [pc, #548]	; (8005704 <_svfprintf_r+0xd74>)
 80054e0:	4276      	negs	r6, r6
 80054e2:	2410      	movs	r4, #16
 80054e4:	2e10      	cmp	r6, #16
 80054e6:	601f      	str	r7, [r3, #0]
 80054e8:	dc38      	bgt.n	800555c <_svfprintf_r+0xbcc>
 80054ea:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80054ec:	605e      	str	r6, [r3, #4]
 80054ee:	4416      	add	r6, r2
 80054f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80054f2:	9621      	str	r6, [sp, #132]	; 0x84
 80054f4:	3201      	adds	r2, #1
 80054f6:	2a07      	cmp	r2, #7
 80054f8:	f103 0308 	add.w	r3, r3, #8
 80054fc:	9220      	str	r2, [sp, #128]	; 0x80
 80054fe:	dd08      	ble.n	8005512 <_svfprintf_r+0xb82>
 8005500:	aa1f      	add	r2, sp, #124	; 0x7c
 8005502:	4651      	mov	r1, sl
 8005504:	4658      	mov	r0, fp
 8005506:	f001 fd8d 	bl	8007024 <__ssprint_r>
 800550a:	2800      	cmp	r0, #0
 800550c:	f040 81a1 	bne.w	8005852 <_svfprintf_r+0xec2>
 8005510:	ab2c      	add	r3, sp, #176	; 0xb0
 8005512:	9a03      	ldr	r2, [sp, #12]
 8005514:	605a      	str	r2, [r3, #4]
 8005516:	9903      	ldr	r1, [sp, #12]
 8005518:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800551a:	f8c3 8000 	str.w	r8, [r3]
 800551e:	440a      	add	r2, r1
 8005520:	9221      	str	r2, [sp, #132]	; 0x84
 8005522:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005524:	3201      	adds	r2, #1
 8005526:	2a07      	cmp	r2, #7
 8005528:	9220      	str	r2, [sp, #128]	; 0x80
 800552a:	f73f ad59 	bgt.w	8004fe0 <_svfprintf_r+0x650>
 800552e:	f103 0408 	add.w	r4, r3, #8
 8005532:	e55e      	b.n	8004ff2 <_svfprintf_r+0x662>
 8005534:	aa1f      	add	r2, sp, #124	; 0x7c
 8005536:	4651      	mov	r1, sl
 8005538:	4658      	mov	r0, fp
 800553a:	f001 fd73 	bl	8007024 <__ssprint_r>
 800553e:	2800      	cmp	r0, #0
 8005540:	f040 8187 	bne.w	8005852 <_svfprintf_r+0xec2>
 8005544:	ac2c      	add	r4, sp, #176	; 0xb0
 8005546:	e7b1      	b.n	80054ac <_svfprintf_r+0xb1c>
 8005548:	aa1f      	add	r2, sp, #124	; 0x7c
 800554a:	4651      	mov	r1, sl
 800554c:	4658      	mov	r0, fp
 800554e:	f001 fd69 	bl	8007024 <__ssprint_r>
 8005552:	2800      	cmp	r0, #0
 8005554:	f040 817d 	bne.w	8005852 <_svfprintf_r+0xec2>
 8005558:	ab2c      	add	r3, sp, #176	; 0xb0
 800555a:	e7bd      	b.n	80054d8 <_svfprintf_r+0xb48>
 800555c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800555e:	605c      	str	r4, [r3, #4]
 8005560:	3210      	adds	r2, #16
 8005562:	9221      	str	r2, [sp, #132]	; 0x84
 8005564:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005566:	3201      	adds	r2, #1
 8005568:	2a07      	cmp	r2, #7
 800556a:	9220      	str	r2, [sp, #128]	; 0x80
 800556c:	dc02      	bgt.n	8005574 <_svfprintf_r+0xbe4>
 800556e:	3308      	adds	r3, #8
 8005570:	3e10      	subs	r6, #16
 8005572:	e7b7      	b.n	80054e4 <_svfprintf_r+0xb54>
 8005574:	aa1f      	add	r2, sp, #124	; 0x7c
 8005576:	4651      	mov	r1, sl
 8005578:	4658      	mov	r0, fp
 800557a:	f001 fd53 	bl	8007024 <__ssprint_r>
 800557e:	2800      	cmp	r0, #0
 8005580:	f040 8167 	bne.w	8005852 <_svfprintf_r+0xec2>
 8005584:	ab2c      	add	r3, sp, #176	; 0xb0
 8005586:	e7f3      	b.n	8005570 <_svfprintf_r+0xbe0>
 8005588:	9b03      	ldr	r3, [sp, #12]
 800558a:	42bb      	cmp	r3, r7
 800558c:	bfa8      	it	ge
 800558e:	463b      	movge	r3, r7
 8005590:	2b00      	cmp	r3, #0
 8005592:	461e      	mov	r6, r3
 8005594:	dd0b      	ble.n	80055ae <_svfprintf_r+0xc1e>
 8005596:	6063      	str	r3, [r4, #4]
 8005598:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800559a:	f8c4 8000 	str.w	r8, [r4]
 800559e:	4433      	add	r3, r6
 80055a0:	9321      	str	r3, [sp, #132]	; 0x84
 80055a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80055a4:	3301      	adds	r3, #1
 80055a6:	2b07      	cmp	r3, #7
 80055a8:	9320      	str	r3, [sp, #128]	; 0x80
 80055aa:	dc5f      	bgt.n	800566c <_svfprintf_r+0xcdc>
 80055ac:	3408      	adds	r4, #8
 80055ae:	2e00      	cmp	r6, #0
 80055b0:	bfac      	ite	ge
 80055b2:	1bbe      	subge	r6, r7, r6
 80055b4:	463e      	movlt	r6, r7
 80055b6:	2e00      	cmp	r6, #0
 80055b8:	dd0f      	ble.n	80055da <_svfprintf_r+0xc4a>
 80055ba:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8005704 <_svfprintf_r+0xd74>
 80055be:	f8c4 9000 	str.w	r9, [r4]
 80055c2:	2e10      	cmp	r6, #16
 80055c4:	dc5c      	bgt.n	8005680 <_svfprintf_r+0xcf0>
 80055c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055c8:	6066      	str	r6, [r4, #4]
 80055ca:	441e      	add	r6, r3
 80055cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80055ce:	9621      	str	r6, [sp, #132]	; 0x84
 80055d0:	3301      	adds	r3, #1
 80055d2:	2b07      	cmp	r3, #7
 80055d4:	9320      	str	r3, [sp, #128]	; 0x80
 80055d6:	dc6a      	bgt.n	80056ae <_svfprintf_r+0xd1e>
 80055d8:	3408      	adds	r4, #8
 80055da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055dc:	9a03      	ldr	r2, [sp, #12]
 80055de:	4293      	cmp	r3, r2
 80055e0:	db01      	blt.n	80055e6 <_svfprintf_r+0xc56>
 80055e2:	07e9      	lsls	r1, r5, #31
 80055e4:	d50d      	bpl.n	8005602 <_svfprintf_r+0xc72>
 80055e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055e8:	6023      	str	r3, [r4, #0]
 80055ea:	9b08      	ldr	r3, [sp, #32]
 80055ec:	6063      	str	r3, [r4, #4]
 80055ee:	9a08      	ldr	r2, [sp, #32]
 80055f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055f2:	4413      	add	r3, r2
 80055f4:	9321      	str	r3, [sp, #132]	; 0x84
 80055f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80055f8:	3301      	adds	r3, #1
 80055fa:	2b07      	cmp	r3, #7
 80055fc:	9320      	str	r3, [sp, #128]	; 0x80
 80055fe:	dc60      	bgt.n	80056c2 <_svfprintf_r+0xd32>
 8005600:	3408      	adds	r4, #8
 8005602:	9b03      	ldr	r3, [sp, #12]
 8005604:	9a03      	ldr	r2, [sp, #12]
 8005606:	1bde      	subs	r6, r3, r7
 8005608:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	429e      	cmp	r6, r3
 800560e:	bfa8      	it	ge
 8005610:	461e      	movge	r6, r3
 8005612:	2e00      	cmp	r6, #0
 8005614:	dd0b      	ble.n	800562e <_svfprintf_r+0xc9e>
 8005616:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005618:	6066      	str	r6, [r4, #4]
 800561a:	4433      	add	r3, r6
 800561c:	9321      	str	r3, [sp, #132]	; 0x84
 800561e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005620:	3301      	adds	r3, #1
 8005622:	4447      	add	r7, r8
 8005624:	2b07      	cmp	r3, #7
 8005626:	6027      	str	r7, [r4, #0]
 8005628:	9320      	str	r3, [sp, #128]	; 0x80
 800562a:	dc54      	bgt.n	80056d6 <_svfprintf_r+0xd46>
 800562c:	3408      	adds	r4, #8
 800562e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005630:	9a03      	ldr	r2, [sp, #12]
 8005632:	2e00      	cmp	r6, #0
 8005634:	eba2 0303 	sub.w	r3, r2, r3
 8005638:	bfac      	ite	ge
 800563a:	1b9e      	subge	r6, r3, r6
 800563c:	461e      	movlt	r6, r3
 800563e:	2e00      	cmp	r6, #0
 8005640:	f77f acd7 	ble.w	8004ff2 <_svfprintf_r+0x662>
 8005644:	4f2f      	ldr	r7, [pc, #188]	; (8005704 <_svfprintf_r+0xd74>)
 8005646:	f04f 0810 	mov.w	r8, #16
 800564a:	2e10      	cmp	r6, #16
 800564c:	6027      	str	r7, [r4, #0]
 800564e:	f77f aee7 	ble.w	8005420 <_svfprintf_r+0xa90>
 8005652:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005654:	f8c4 8004 	str.w	r8, [r4, #4]
 8005658:	3310      	adds	r3, #16
 800565a:	9321      	str	r3, [sp, #132]	; 0x84
 800565c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800565e:	3301      	adds	r3, #1
 8005660:	2b07      	cmp	r3, #7
 8005662:	9320      	str	r3, [sp, #128]	; 0x80
 8005664:	dc41      	bgt.n	80056ea <_svfprintf_r+0xd5a>
 8005666:	3408      	adds	r4, #8
 8005668:	3e10      	subs	r6, #16
 800566a:	e7ee      	b.n	800564a <_svfprintf_r+0xcba>
 800566c:	aa1f      	add	r2, sp, #124	; 0x7c
 800566e:	4651      	mov	r1, sl
 8005670:	4658      	mov	r0, fp
 8005672:	f001 fcd7 	bl	8007024 <__ssprint_r>
 8005676:	2800      	cmp	r0, #0
 8005678:	f040 80eb 	bne.w	8005852 <_svfprintf_r+0xec2>
 800567c:	ac2c      	add	r4, sp, #176	; 0xb0
 800567e:	e796      	b.n	80055ae <_svfprintf_r+0xc1e>
 8005680:	2310      	movs	r3, #16
 8005682:	6063      	str	r3, [r4, #4]
 8005684:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005686:	3310      	adds	r3, #16
 8005688:	9321      	str	r3, [sp, #132]	; 0x84
 800568a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800568c:	3301      	adds	r3, #1
 800568e:	2b07      	cmp	r3, #7
 8005690:	9320      	str	r3, [sp, #128]	; 0x80
 8005692:	dc02      	bgt.n	800569a <_svfprintf_r+0xd0a>
 8005694:	3408      	adds	r4, #8
 8005696:	3e10      	subs	r6, #16
 8005698:	e791      	b.n	80055be <_svfprintf_r+0xc2e>
 800569a:	aa1f      	add	r2, sp, #124	; 0x7c
 800569c:	4651      	mov	r1, sl
 800569e:	4658      	mov	r0, fp
 80056a0:	f001 fcc0 	bl	8007024 <__ssprint_r>
 80056a4:	2800      	cmp	r0, #0
 80056a6:	f040 80d4 	bne.w	8005852 <_svfprintf_r+0xec2>
 80056aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80056ac:	e7f3      	b.n	8005696 <_svfprintf_r+0xd06>
 80056ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80056b0:	4651      	mov	r1, sl
 80056b2:	4658      	mov	r0, fp
 80056b4:	f001 fcb6 	bl	8007024 <__ssprint_r>
 80056b8:	2800      	cmp	r0, #0
 80056ba:	f040 80ca 	bne.w	8005852 <_svfprintf_r+0xec2>
 80056be:	ac2c      	add	r4, sp, #176	; 0xb0
 80056c0:	e78b      	b.n	80055da <_svfprintf_r+0xc4a>
 80056c2:	aa1f      	add	r2, sp, #124	; 0x7c
 80056c4:	4651      	mov	r1, sl
 80056c6:	4658      	mov	r0, fp
 80056c8:	f001 fcac 	bl	8007024 <__ssprint_r>
 80056cc:	2800      	cmp	r0, #0
 80056ce:	f040 80c0 	bne.w	8005852 <_svfprintf_r+0xec2>
 80056d2:	ac2c      	add	r4, sp, #176	; 0xb0
 80056d4:	e795      	b.n	8005602 <_svfprintf_r+0xc72>
 80056d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80056d8:	4651      	mov	r1, sl
 80056da:	4658      	mov	r0, fp
 80056dc:	f001 fca2 	bl	8007024 <__ssprint_r>
 80056e0:	2800      	cmp	r0, #0
 80056e2:	f040 80b6 	bne.w	8005852 <_svfprintf_r+0xec2>
 80056e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80056e8:	e7a1      	b.n	800562e <_svfprintf_r+0xc9e>
 80056ea:	aa1f      	add	r2, sp, #124	; 0x7c
 80056ec:	4651      	mov	r1, sl
 80056ee:	4658      	mov	r0, fp
 80056f0:	f001 fc98 	bl	8007024 <__ssprint_r>
 80056f4:	2800      	cmp	r0, #0
 80056f6:	f040 80ac 	bne.w	8005852 <_svfprintf_r+0xec2>
 80056fa:	ac2c      	add	r4, sp, #176	; 0xb0
 80056fc:	e7b4      	b.n	8005668 <_svfprintf_r+0xcd8>
 80056fe:	bf00      	nop
 8005700:	080078aa 	.word	0x080078aa
 8005704:	080078bc 	.word	0x080078bc
 8005708:	9b03      	ldr	r3, [sp, #12]
 800570a:	2b01      	cmp	r3, #1
 800570c:	dc01      	bgt.n	8005712 <_svfprintf_r+0xd82>
 800570e:	07ea      	lsls	r2, r5, #31
 8005710:	d576      	bpl.n	8005800 <_svfprintf_r+0xe70>
 8005712:	2301      	movs	r3, #1
 8005714:	6063      	str	r3, [r4, #4]
 8005716:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005718:	f8c4 8000 	str.w	r8, [r4]
 800571c:	3301      	adds	r3, #1
 800571e:	9321      	str	r3, [sp, #132]	; 0x84
 8005720:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005722:	3301      	adds	r3, #1
 8005724:	2b07      	cmp	r3, #7
 8005726:	9320      	str	r3, [sp, #128]	; 0x80
 8005728:	dc36      	bgt.n	8005798 <_svfprintf_r+0xe08>
 800572a:	3408      	adds	r4, #8
 800572c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800572e:	6023      	str	r3, [r4, #0]
 8005730:	9b08      	ldr	r3, [sp, #32]
 8005732:	6063      	str	r3, [r4, #4]
 8005734:	9a08      	ldr	r2, [sp, #32]
 8005736:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005738:	4413      	add	r3, r2
 800573a:	9321      	str	r3, [sp, #132]	; 0x84
 800573c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800573e:	3301      	adds	r3, #1
 8005740:	2b07      	cmp	r3, #7
 8005742:	9320      	str	r3, [sp, #128]	; 0x80
 8005744:	dc31      	bgt.n	80057aa <_svfprintf_r+0xe1a>
 8005746:	3408      	adds	r4, #8
 8005748:	2300      	movs	r3, #0
 800574a:	2200      	movs	r2, #0
 800574c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005750:	f7fb f9b6 	bl	8000ac0 <__aeabi_dcmpeq>
 8005754:	9b03      	ldr	r3, [sp, #12]
 8005756:	1e5e      	subs	r6, r3, #1
 8005758:	2800      	cmp	r0, #0
 800575a:	d12f      	bne.n	80057bc <_svfprintf_r+0xe2c>
 800575c:	f108 0301 	add.w	r3, r8, #1
 8005760:	e884 0048 	stmia.w	r4, {r3, r6}
 8005764:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005766:	9a03      	ldr	r2, [sp, #12]
 8005768:	3b01      	subs	r3, #1
 800576a:	4413      	add	r3, r2
 800576c:	9321      	str	r3, [sp, #132]	; 0x84
 800576e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005770:	3301      	adds	r3, #1
 8005772:	2b07      	cmp	r3, #7
 8005774:	9320      	str	r3, [sp, #128]	; 0x80
 8005776:	dd4a      	ble.n	800580e <_svfprintf_r+0xe7e>
 8005778:	aa1f      	add	r2, sp, #124	; 0x7c
 800577a:	4651      	mov	r1, sl
 800577c:	4658      	mov	r0, fp
 800577e:	f001 fc51 	bl	8007024 <__ssprint_r>
 8005782:	2800      	cmp	r0, #0
 8005784:	d165      	bne.n	8005852 <_svfprintf_r+0xec2>
 8005786:	ac2c      	add	r4, sp, #176	; 0xb0
 8005788:	ab1b      	add	r3, sp, #108	; 0x6c
 800578a:	6023      	str	r3, [r4, #0]
 800578c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800578e:	6063      	str	r3, [r4, #4]
 8005790:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005792:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005794:	4413      	add	r3, r2
 8005796:	e41c      	b.n	8004fd2 <_svfprintf_r+0x642>
 8005798:	aa1f      	add	r2, sp, #124	; 0x7c
 800579a:	4651      	mov	r1, sl
 800579c:	4658      	mov	r0, fp
 800579e:	f001 fc41 	bl	8007024 <__ssprint_r>
 80057a2:	2800      	cmp	r0, #0
 80057a4:	d155      	bne.n	8005852 <_svfprintf_r+0xec2>
 80057a6:	ac2c      	add	r4, sp, #176	; 0xb0
 80057a8:	e7c0      	b.n	800572c <_svfprintf_r+0xd9c>
 80057aa:	aa1f      	add	r2, sp, #124	; 0x7c
 80057ac:	4651      	mov	r1, sl
 80057ae:	4658      	mov	r0, fp
 80057b0:	f001 fc38 	bl	8007024 <__ssprint_r>
 80057b4:	2800      	cmp	r0, #0
 80057b6:	d14c      	bne.n	8005852 <_svfprintf_r+0xec2>
 80057b8:	ac2c      	add	r4, sp, #176	; 0xb0
 80057ba:	e7c5      	b.n	8005748 <_svfprintf_r+0xdb8>
 80057bc:	2e00      	cmp	r6, #0
 80057be:	dde3      	ble.n	8005788 <_svfprintf_r+0xdf8>
 80057c0:	4f59      	ldr	r7, [pc, #356]	; (8005928 <_svfprintf_r+0xf98>)
 80057c2:	f04f 0810 	mov.w	r8, #16
 80057c6:	2e10      	cmp	r6, #16
 80057c8:	6027      	str	r7, [r4, #0]
 80057ca:	dc04      	bgt.n	80057d6 <_svfprintf_r+0xe46>
 80057cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057ce:	6066      	str	r6, [r4, #4]
 80057d0:	441e      	add	r6, r3
 80057d2:	9621      	str	r6, [sp, #132]	; 0x84
 80057d4:	e7cb      	b.n	800576e <_svfprintf_r+0xdde>
 80057d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057d8:	f8c4 8004 	str.w	r8, [r4, #4]
 80057dc:	3310      	adds	r3, #16
 80057de:	9321      	str	r3, [sp, #132]	; 0x84
 80057e0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80057e2:	3301      	adds	r3, #1
 80057e4:	2b07      	cmp	r3, #7
 80057e6:	9320      	str	r3, [sp, #128]	; 0x80
 80057e8:	dc02      	bgt.n	80057f0 <_svfprintf_r+0xe60>
 80057ea:	3408      	adds	r4, #8
 80057ec:	3e10      	subs	r6, #16
 80057ee:	e7ea      	b.n	80057c6 <_svfprintf_r+0xe36>
 80057f0:	aa1f      	add	r2, sp, #124	; 0x7c
 80057f2:	4651      	mov	r1, sl
 80057f4:	4658      	mov	r0, fp
 80057f6:	f001 fc15 	bl	8007024 <__ssprint_r>
 80057fa:	bb50      	cbnz	r0, 8005852 <_svfprintf_r+0xec2>
 80057fc:	ac2c      	add	r4, sp, #176	; 0xb0
 80057fe:	e7f5      	b.n	80057ec <_svfprintf_r+0xe5c>
 8005800:	2301      	movs	r3, #1
 8005802:	6063      	str	r3, [r4, #4]
 8005804:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005806:	f8c4 8000 	str.w	r8, [r4]
 800580a:	3301      	adds	r3, #1
 800580c:	e7ae      	b.n	800576c <_svfprintf_r+0xddc>
 800580e:	3408      	adds	r4, #8
 8005810:	e7ba      	b.n	8005788 <_svfprintf_r+0xdf8>
 8005812:	3408      	adds	r4, #8
 8005814:	f7ff bbed 	b.w	8004ff2 <_svfprintf_r+0x662>
 8005818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800581a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800581c:	1a9d      	subs	r5, r3, r2
 800581e:	2d00      	cmp	r5, #0
 8005820:	f77f abea 	ble.w	8004ff8 <_svfprintf_r+0x668>
 8005824:	2610      	movs	r6, #16
 8005826:	4b41      	ldr	r3, [pc, #260]	; (800592c <_svfprintf_r+0xf9c>)
 8005828:	6023      	str	r3, [r4, #0]
 800582a:	2d10      	cmp	r5, #16
 800582c:	dc1b      	bgt.n	8005866 <_svfprintf_r+0xed6>
 800582e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005830:	6065      	str	r5, [r4, #4]
 8005832:	441d      	add	r5, r3
 8005834:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005836:	9521      	str	r5, [sp, #132]	; 0x84
 8005838:	3301      	adds	r3, #1
 800583a:	2b07      	cmp	r3, #7
 800583c:	9320      	str	r3, [sp, #128]	; 0x80
 800583e:	f77f abdb 	ble.w	8004ff8 <_svfprintf_r+0x668>
 8005842:	aa1f      	add	r2, sp, #124	; 0x7c
 8005844:	4651      	mov	r1, sl
 8005846:	4658      	mov	r0, fp
 8005848:	f001 fbec 	bl	8007024 <__ssprint_r>
 800584c:	2800      	cmp	r0, #0
 800584e:	f43f abd3 	beq.w	8004ff8 <_svfprintf_r+0x668>
 8005852:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005856:	f013 0f40 	tst.w	r3, #64	; 0x40
 800585a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800585c:	bf18      	it	ne
 800585e:	f04f 33ff 	movne.w	r3, #4294967295
 8005862:	f7ff b8b9 	b.w	80049d8 <_svfprintf_r+0x48>
 8005866:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005868:	6066      	str	r6, [r4, #4]
 800586a:	3310      	adds	r3, #16
 800586c:	9321      	str	r3, [sp, #132]	; 0x84
 800586e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005870:	3301      	adds	r3, #1
 8005872:	2b07      	cmp	r3, #7
 8005874:	9320      	str	r3, [sp, #128]	; 0x80
 8005876:	dc02      	bgt.n	800587e <_svfprintf_r+0xeee>
 8005878:	3408      	adds	r4, #8
 800587a:	3d10      	subs	r5, #16
 800587c:	e7d3      	b.n	8005826 <_svfprintf_r+0xe96>
 800587e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005880:	4651      	mov	r1, sl
 8005882:	4658      	mov	r0, fp
 8005884:	f001 fbce 	bl	8007024 <__ssprint_r>
 8005888:	2800      	cmp	r0, #0
 800588a:	d1e2      	bne.n	8005852 <_svfprintf_r+0xec2>
 800588c:	ac2c      	add	r4, sp, #176	; 0xb0
 800588e:	e7f4      	b.n	800587a <_svfprintf_r+0xeea>
 8005890:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005892:	2b00      	cmp	r3, #0
 8005894:	d0dd      	beq.n	8005852 <_svfprintf_r+0xec2>
 8005896:	aa1f      	add	r2, sp, #124	; 0x7c
 8005898:	4651      	mov	r1, sl
 800589a:	4658      	mov	r0, fp
 800589c:	f001 fbc2 	bl	8007024 <__ssprint_r>
 80058a0:	e7d7      	b.n	8005852 <_svfprintf_r+0xec2>
 80058a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058a6:	4610      	mov	r0, r2
 80058a8:	4619      	mov	r1, r3
 80058aa:	f7fb f93b 	bl	8000b24 <__aeabi_dcmpun>
 80058ae:	2800      	cmp	r0, #0
 80058b0:	f43f aa44 	beq.w	8004d3c <_svfprintf_r+0x3ac>
 80058b4:	4b1e      	ldr	r3, [pc, #120]	; (8005930 <_svfprintf_r+0xfa0>)
 80058b6:	4a1f      	ldr	r2, [pc, #124]	; (8005934 <_svfprintf_r+0xfa4>)
 80058b8:	f7ff ba34 	b.w	8004d24 <_svfprintf_r+0x394>
 80058bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80058be:	eba3 0308 	sub.w	r3, r3, r8
 80058c2:	9303      	str	r3, [sp, #12]
 80058c4:	f7ff bab5 	b.w	8004e32 <_svfprintf_r+0x4a2>
 80058c8:	ea56 0207 	orrs.w	r2, r6, r7
 80058cc:	950b      	str	r5, [sp, #44]	; 0x2c
 80058ce:	f43f ac2b 	beq.w	8005128 <_svfprintf_r+0x798>
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	f43f ac9d 	beq.w	8005212 <_svfprintf_r+0x882>
 80058d8:	2b02      	cmp	r3, #2
 80058da:	f43f acbd 	beq.w	8005258 <_svfprintf_r+0x8c8>
 80058de:	ab2c      	add	r3, sp, #176	; 0xb0
 80058e0:	08f1      	lsrs	r1, r6, #3
 80058e2:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80058e6:	08f8      	lsrs	r0, r7, #3
 80058e8:	f006 0207 	and.w	r2, r6, #7
 80058ec:	4607      	mov	r7, r0
 80058ee:	460e      	mov	r6, r1
 80058f0:	3230      	adds	r2, #48	; 0x30
 80058f2:	ea56 0107 	orrs.w	r1, r6, r7
 80058f6:	f103 38ff 	add.w	r8, r3, #4294967295
 80058fa:	f803 2c01 	strb.w	r2, [r3, #-1]
 80058fe:	f47f ac86 	bne.w	800520e <_svfprintf_r+0x87e>
 8005902:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005904:	07c9      	lsls	r1, r1, #31
 8005906:	d506      	bpl.n	8005916 <_svfprintf_r+0xf86>
 8005908:	2a30      	cmp	r2, #48	; 0x30
 800590a:	d004      	beq.n	8005916 <_svfprintf_r+0xf86>
 800590c:	2230      	movs	r2, #48	; 0x30
 800590e:	f808 2c01 	strb.w	r2, [r8, #-1]
 8005912:	f1a3 0802 	sub.w	r8, r3, #2
 8005916:	464e      	mov	r6, r9
 8005918:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800591c:	eba9 0908 	sub.w	r9, r9, r8
 8005920:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8005922:	2700      	movs	r7, #0
 8005924:	f7ff bad1 	b.w	8004eca <_svfprintf_r+0x53a>
 8005928:	080078bc 	.word	0x080078bc
 800592c:	080078ac 	.word	0x080078ac
 8005930:	08007880 	.word	0x08007880
 8005934:	08007884 	.word	0x08007884

08005938 <quorem>:
 8005938:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800593c:	6903      	ldr	r3, [r0, #16]
 800593e:	690c      	ldr	r4, [r1, #16]
 8005940:	429c      	cmp	r4, r3
 8005942:	4680      	mov	r8, r0
 8005944:	f300 8082 	bgt.w	8005a4c <quorem+0x114>
 8005948:	3c01      	subs	r4, #1
 800594a:	f101 0714 	add.w	r7, r1, #20
 800594e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8005952:	f100 0614 	add.w	r6, r0, #20
 8005956:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800595a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800595e:	eb06 030e 	add.w	r3, r6, lr
 8005962:	3501      	adds	r5, #1
 8005964:	eb07 090e 	add.w	r9, r7, lr
 8005968:	9301      	str	r3, [sp, #4]
 800596a:	fbb0 f5f5 	udiv	r5, r0, r5
 800596e:	b395      	cbz	r5, 80059d6 <quorem+0x9e>
 8005970:	f04f 0a00 	mov.w	sl, #0
 8005974:	4638      	mov	r0, r7
 8005976:	46b4      	mov	ip, r6
 8005978:	46d3      	mov	fp, sl
 800597a:	f850 2b04 	ldr.w	r2, [r0], #4
 800597e:	b293      	uxth	r3, r2
 8005980:	fb05 a303 	mla	r3, r5, r3, sl
 8005984:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005988:	b29b      	uxth	r3, r3
 800598a:	ebab 0303 	sub.w	r3, fp, r3
 800598e:	0c12      	lsrs	r2, r2, #16
 8005990:	f8bc b000 	ldrh.w	fp, [ip]
 8005994:	fb05 a202 	mla	r2, r5, r2, sl
 8005998:	fa13 f38b 	uxtah	r3, r3, fp
 800599c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80059a0:	fa1f fb82 	uxth.w	fp, r2
 80059a4:	f8dc 2000 	ldr.w	r2, [ip]
 80059a8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80059ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059b6:	4581      	cmp	r9, r0
 80059b8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80059bc:	f84c 3b04 	str.w	r3, [ip], #4
 80059c0:	d2db      	bcs.n	800597a <quorem+0x42>
 80059c2:	f856 300e 	ldr.w	r3, [r6, lr]
 80059c6:	b933      	cbnz	r3, 80059d6 <quorem+0x9e>
 80059c8:	9b01      	ldr	r3, [sp, #4]
 80059ca:	3b04      	subs	r3, #4
 80059cc:	429e      	cmp	r6, r3
 80059ce:	461a      	mov	r2, r3
 80059d0:	d330      	bcc.n	8005a34 <quorem+0xfc>
 80059d2:	f8c8 4010 	str.w	r4, [r8, #16]
 80059d6:	4640      	mov	r0, r8
 80059d8:	f001 fa4d 	bl	8006e76 <__mcmp>
 80059dc:	2800      	cmp	r0, #0
 80059de:	db25      	blt.n	8005a2c <quorem+0xf4>
 80059e0:	3501      	adds	r5, #1
 80059e2:	4630      	mov	r0, r6
 80059e4:	f04f 0e00 	mov.w	lr, #0
 80059e8:	f857 2b04 	ldr.w	r2, [r7], #4
 80059ec:	f8d0 c000 	ldr.w	ip, [r0]
 80059f0:	b293      	uxth	r3, r2
 80059f2:	ebae 0303 	sub.w	r3, lr, r3
 80059f6:	0c12      	lsrs	r2, r2, #16
 80059f8:	fa13 f38c 	uxtah	r3, r3, ip
 80059fc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005a00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a0a:	45b9      	cmp	r9, r7
 8005a0c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005a10:	f840 3b04 	str.w	r3, [r0], #4
 8005a14:	d2e8      	bcs.n	80059e8 <quorem+0xb0>
 8005a16:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005a1a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005a1e:	b92a      	cbnz	r2, 8005a2c <quorem+0xf4>
 8005a20:	3b04      	subs	r3, #4
 8005a22:	429e      	cmp	r6, r3
 8005a24:	461a      	mov	r2, r3
 8005a26:	d30b      	bcc.n	8005a40 <quorem+0x108>
 8005a28:	f8c8 4010 	str.w	r4, [r8, #16]
 8005a2c:	4628      	mov	r0, r5
 8005a2e:	b003      	add	sp, #12
 8005a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a34:	6812      	ldr	r2, [r2, #0]
 8005a36:	3b04      	subs	r3, #4
 8005a38:	2a00      	cmp	r2, #0
 8005a3a:	d1ca      	bne.n	80059d2 <quorem+0x9a>
 8005a3c:	3c01      	subs	r4, #1
 8005a3e:	e7c5      	b.n	80059cc <quorem+0x94>
 8005a40:	6812      	ldr	r2, [r2, #0]
 8005a42:	3b04      	subs	r3, #4
 8005a44:	2a00      	cmp	r2, #0
 8005a46:	d1ef      	bne.n	8005a28 <quorem+0xf0>
 8005a48:	3c01      	subs	r4, #1
 8005a4a:	e7ea      	b.n	8005a22 <quorem+0xea>
 8005a4c:	2000      	movs	r0, #0
 8005a4e:	e7ee      	b.n	8005a2e <quorem+0xf6>

08005a50 <_dtoa_r>:
 8005a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a54:	ec57 6b10 	vmov	r6, r7, d0
 8005a58:	b097      	sub	sp, #92	; 0x5c
 8005a5a:	e9cd 6700 	strd	r6, r7, [sp]
 8005a5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005a60:	9107      	str	r1, [sp, #28]
 8005a62:	4604      	mov	r4, r0
 8005a64:	920a      	str	r2, [sp, #40]	; 0x28
 8005a66:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a68:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005a6a:	b93e      	cbnz	r6, 8005a7c <_dtoa_r+0x2c>
 8005a6c:	2010      	movs	r0, #16
 8005a6e:	f000 fdcb 	bl	8006608 <malloc>
 8005a72:	6260      	str	r0, [r4, #36]	; 0x24
 8005a74:	6046      	str	r6, [r0, #4]
 8005a76:	6086      	str	r6, [r0, #8]
 8005a78:	6006      	str	r6, [r0, #0]
 8005a7a:	60c6      	str	r6, [r0, #12]
 8005a7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a7e:	6819      	ldr	r1, [r3, #0]
 8005a80:	b151      	cbz	r1, 8005a98 <_dtoa_r+0x48>
 8005a82:	685a      	ldr	r2, [r3, #4]
 8005a84:	604a      	str	r2, [r1, #4]
 8005a86:	2301      	movs	r3, #1
 8005a88:	4093      	lsls	r3, r2
 8005a8a:	608b      	str	r3, [r1, #8]
 8005a8c:	4620      	mov	r0, r4
 8005a8e:	f001 f81d 	bl	8006acc <_Bfree>
 8005a92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a94:	2200      	movs	r2, #0
 8005a96:	601a      	str	r2, [r3, #0]
 8005a98:	9b01      	ldr	r3, [sp, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	bfbf      	itttt	lt
 8005a9e:	2301      	movlt	r3, #1
 8005aa0:	602b      	strlt	r3, [r5, #0]
 8005aa2:	9b01      	ldrlt	r3, [sp, #4]
 8005aa4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005aa8:	bfb2      	itee	lt
 8005aaa:	9301      	strlt	r3, [sp, #4]
 8005aac:	2300      	movge	r3, #0
 8005aae:	602b      	strge	r3, [r5, #0]
 8005ab0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005ab4:	4ba8      	ldr	r3, [pc, #672]	; (8005d58 <_dtoa_r+0x308>)
 8005ab6:	ea33 0308 	bics.w	r3, r3, r8
 8005aba:	d11b      	bne.n	8005af4 <_dtoa_r+0xa4>
 8005abc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005abe:	f242 730f 	movw	r3, #9999	; 0x270f
 8005ac2:	6013      	str	r3, [r2, #0]
 8005ac4:	9b00      	ldr	r3, [sp, #0]
 8005ac6:	b923      	cbnz	r3, 8005ad2 <_dtoa_r+0x82>
 8005ac8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005acc:	2800      	cmp	r0, #0
 8005ace:	f000 8578 	beq.w	80065c2 <_dtoa_r+0xb72>
 8005ad2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ad4:	b953      	cbnz	r3, 8005aec <_dtoa_r+0x9c>
 8005ad6:	4ba1      	ldr	r3, [pc, #644]	; (8005d5c <_dtoa_r+0x30c>)
 8005ad8:	e021      	b.n	8005b1e <_dtoa_r+0xce>
 8005ada:	4ba1      	ldr	r3, [pc, #644]	; (8005d60 <_dtoa_r+0x310>)
 8005adc:	9302      	str	r3, [sp, #8]
 8005ade:	3308      	adds	r3, #8
 8005ae0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ae2:	6013      	str	r3, [r2, #0]
 8005ae4:	9802      	ldr	r0, [sp, #8]
 8005ae6:	b017      	add	sp, #92	; 0x5c
 8005ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aec:	4b9b      	ldr	r3, [pc, #620]	; (8005d5c <_dtoa_r+0x30c>)
 8005aee:	9302      	str	r3, [sp, #8]
 8005af0:	3303      	adds	r3, #3
 8005af2:	e7f5      	b.n	8005ae0 <_dtoa_r+0x90>
 8005af4:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005af8:	2200      	movs	r2, #0
 8005afa:	2300      	movs	r3, #0
 8005afc:	4630      	mov	r0, r6
 8005afe:	4639      	mov	r1, r7
 8005b00:	f7fa ffde 	bl	8000ac0 <__aeabi_dcmpeq>
 8005b04:	4681      	mov	r9, r0
 8005b06:	b160      	cbz	r0, 8005b22 <_dtoa_r+0xd2>
 8005b08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	6013      	str	r3, [r2, #0]
 8005b0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	f000 8553 	beq.w	80065bc <_dtoa_r+0xb6c>
 8005b16:	4b93      	ldr	r3, [pc, #588]	; (8005d64 <_dtoa_r+0x314>)
 8005b18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b1a:	6013      	str	r3, [r2, #0]
 8005b1c:	3b01      	subs	r3, #1
 8005b1e:	9302      	str	r3, [sp, #8]
 8005b20:	e7e0      	b.n	8005ae4 <_dtoa_r+0x94>
 8005b22:	aa14      	add	r2, sp, #80	; 0x50
 8005b24:	a915      	add	r1, sp, #84	; 0x54
 8005b26:	ec47 6b10 	vmov	d0, r6, r7
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	f001 fa1b 	bl	8006f66 <__d2b>
 8005b30:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005b34:	4682      	mov	sl, r0
 8005b36:	2d00      	cmp	r5, #0
 8005b38:	d07e      	beq.n	8005c38 <_dtoa_r+0x1e8>
 8005b3a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005b3e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005b42:	4630      	mov	r0, r6
 8005b44:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005b48:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b4c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8005b50:	2200      	movs	r2, #0
 8005b52:	4b85      	ldr	r3, [pc, #532]	; (8005d68 <_dtoa_r+0x318>)
 8005b54:	f7fa fb98 	bl	8000288 <__aeabi_dsub>
 8005b58:	a379      	add	r3, pc, #484	; (adr r3, 8005d40 <_dtoa_r+0x2f0>)
 8005b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5e:	f7fa fd47 	bl	80005f0 <__aeabi_dmul>
 8005b62:	a379      	add	r3, pc, #484	; (adr r3, 8005d48 <_dtoa_r+0x2f8>)
 8005b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b68:	f7fa fb90 	bl	800028c <__adddf3>
 8005b6c:	4606      	mov	r6, r0
 8005b6e:	4628      	mov	r0, r5
 8005b70:	460f      	mov	r7, r1
 8005b72:	f7fa fcd7 	bl	8000524 <__aeabi_i2d>
 8005b76:	a376      	add	r3, pc, #472	; (adr r3, 8005d50 <_dtoa_r+0x300>)
 8005b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7c:	f7fa fd38 	bl	80005f0 <__aeabi_dmul>
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
 8005b84:	4630      	mov	r0, r6
 8005b86:	4639      	mov	r1, r7
 8005b88:	f7fa fb80 	bl	800028c <__adddf3>
 8005b8c:	4606      	mov	r6, r0
 8005b8e:	460f      	mov	r7, r1
 8005b90:	f7fa ffde 	bl	8000b50 <__aeabi_d2iz>
 8005b94:	2200      	movs	r2, #0
 8005b96:	4683      	mov	fp, r0
 8005b98:	2300      	movs	r3, #0
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	4639      	mov	r1, r7
 8005b9e:	f7fa ff99 	bl	8000ad4 <__aeabi_dcmplt>
 8005ba2:	b158      	cbz	r0, 8005bbc <_dtoa_r+0x16c>
 8005ba4:	4658      	mov	r0, fp
 8005ba6:	f7fa fcbd 	bl	8000524 <__aeabi_i2d>
 8005baa:	4602      	mov	r2, r0
 8005bac:	460b      	mov	r3, r1
 8005bae:	4630      	mov	r0, r6
 8005bb0:	4639      	mov	r1, r7
 8005bb2:	f7fa ff85 	bl	8000ac0 <__aeabi_dcmpeq>
 8005bb6:	b908      	cbnz	r0, 8005bbc <_dtoa_r+0x16c>
 8005bb8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005bbc:	f1bb 0f16 	cmp.w	fp, #22
 8005bc0:	d859      	bhi.n	8005c76 <_dtoa_r+0x226>
 8005bc2:	496a      	ldr	r1, [pc, #424]	; (8005d6c <_dtoa_r+0x31c>)
 8005bc4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005bc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005bcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005bd0:	f7fa ff9e 	bl	8000b10 <__aeabi_dcmpgt>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	d050      	beq.n	8005c7a <_dtoa_r+0x22a>
 8005bd8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005bdc:	2300      	movs	r3, #0
 8005bde:	930e      	str	r3, [sp, #56]	; 0x38
 8005be0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005be2:	1b5d      	subs	r5, r3, r5
 8005be4:	1e6b      	subs	r3, r5, #1
 8005be6:	9306      	str	r3, [sp, #24]
 8005be8:	bf45      	ittet	mi
 8005bea:	f1c5 0301 	rsbmi	r3, r5, #1
 8005bee:	9305      	strmi	r3, [sp, #20]
 8005bf0:	2300      	movpl	r3, #0
 8005bf2:	2300      	movmi	r3, #0
 8005bf4:	bf4c      	ite	mi
 8005bf6:	9306      	strmi	r3, [sp, #24]
 8005bf8:	9305      	strpl	r3, [sp, #20]
 8005bfa:	f1bb 0f00 	cmp.w	fp, #0
 8005bfe:	db3e      	blt.n	8005c7e <_dtoa_r+0x22e>
 8005c00:	9b06      	ldr	r3, [sp, #24]
 8005c02:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005c06:	445b      	add	r3, fp
 8005c08:	9306      	str	r3, [sp, #24]
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	9308      	str	r3, [sp, #32]
 8005c0e:	9b07      	ldr	r3, [sp, #28]
 8005c10:	2b09      	cmp	r3, #9
 8005c12:	f200 80af 	bhi.w	8005d74 <_dtoa_r+0x324>
 8005c16:	2b05      	cmp	r3, #5
 8005c18:	bfc4      	itt	gt
 8005c1a:	3b04      	subgt	r3, #4
 8005c1c:	9307      	strgt	r3, [sp, #28]
 8005c1e:	9b07      	ldr	r3, [sp, #28]
 8005c20:	f1a3 0302 	sub.w	r3, r3, #2
 8005c24:	bfcc      	ite	gt
 8005c26:	2600      	movgt	r6, #0
 8005c28:	2601      	movle	r6, #1
 8005c2a:	2b03      	cmp	r3, #3
 8005c2c:	f200 80ae 	bhi.w	8005d8c <_dtoa_r+0x33c>
 8005c30:	e8df f003 	tbb	[pc, r3]
 8005c34:	772f8482 	.word	0x772f8482
 8005c38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c3a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005c3c:	441d      	add	r5, r3
 8005c3e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005c42:	2b20      	cmp	r3, #32
 8005c44:	dd11      	ble.n	8005c6a <_dtoa_r+0x21a>
 8005c46:	9a00      	ldr	r2, [sp, #0]
 8005c48:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005c4c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005c50:	fa22 f000 	lsr.w	r0, r2, r0
 8005c54:	fa08 f303 	lsl.w	r3, r8, r3
 8005c58:	4318      	orrs	r0, r3
 8005c5a:	f7fa fc53 	bl	8000504 <__aeabi_ui2d>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005c64:	3d01      	subs	r5, #1
 8005c66:	9312      	str	r3, [sp, #72]	; 0x48
 8005c68:	e772      	b.n	8005b50 <_dtoa_r+0x100>
 8005c6a:	f1c3 0020 	rsb	r0, r3, #32
 8005c6e:	9b00      	ldr	r3, [sp, #0]
 8005c70:	fa03 f000 	lsl.w	r0, r3, r0
 8005c74:	e7f1      	b.n	8005c5a <_dtoa_r+0x20a>
 8005c76:	2301      	movs	r3, #1
 8005c78:	e7b1      	b.n	8005bde <_dtoa_r+0x18e>
 8005c7a:	900e      	str	r0, [sp, #56]	; 0x38
 8005c7c:	e7b0      	b.n	8005be0 <_dtoa_r+0x190>
 8005c7e:	9b05      	ldr	r3, [sp, #20]
 8005c80:	eba3 030b 	sub.w	r3, r3, fp
 8005c84:	9305      	str	r3, [sp, #20]
 8005c86:	f1cb 0300 	rsb	r3, fp, #0
 8005c8a:	9308      	str	r3, [sp, #32]
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c90:	e7bd      	b.n	8005c0e <_dtoa_r+0x1be>
 8005c92:	2301      	movs	r3, #1
 8005c94:	9309      	str	r3, [sp, #36]	; 0x24
 8005c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	dd7a      	ble.n	8005d92 <_dtoa_r+0x342>
 8005c9c:	9304      	str	r3, [sp, #16]
 8005c9e:	9303      	str	r3, [sp, #12]
 8005ca0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	606a      	str	r2, [r5, #4]
 8005ca6:	2104      	movs	r1, #4
 8005ca8:	f101 0214 	add.w	r2, r1, #20
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d975      	bls.n	8005d9c <_dtoa_r+0x34c>
 8005cb0:	6869      	ldr	r1, [r5, #4]
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	f000 fed6 	bl	8006a64 <_Balloc>
 8005cb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cba:	6028      	str	r0, [r5, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	9302      	str	r3, [sp, #8]
 8005cc0:	9b03      	ldr	r3, [sp, #12]
 8005cc2:	2b0e      	cmp	r3, #14
 8005cc4:	f200 80e5 	bhi.w	8005e92 <_dtoa_r+0x442>
 8005cc8:	2e00      	cmp	r6, #0
 8005cca:	f000 80e2 	beq.w	8005e92 <_dtoa_r+0x442>
 8005cce:	ed9d 7b00 	vldr	d7, [sp]
 8005cd2:	f1bb 0f00 	cmp.w	fp, #0
 8005cd6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8005cda:	dd74      	ble.n	8005dc6 <_dtoa_r+0x376>
 8005cdc:	4a23      	ldr	r2, [pc, #140]	; (8005d6c <_dtoa_r+0x31c>)
 8005cde:	f00b 030f 	and.w	r3, fp, #15
 8005ce2:	ea4f 162b 	mov.w	r6, fp, asr #4
 8005ce6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005cea:	06f0      	lsls	r0, r6, #27
 8005cec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005cf0:	d559      	bpl.n	8005da6 <_dtoa_r+0x356>
 8005cf2:	4b1f      	ldr	r3, [pc, #124]	; (8005d70 <_dtoa_r+0x320>)
 8005cf4:	ec51 0b17 	vmov	r0, r1, d7
 8005cf8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005cfc:	f7fa fda2 	bl	8000844 <__aeabi_ddiv>
 8005d00:	e9cd 0100 	strd	r0, r1, [sp]
 8005d04:	f006 060f 	and.w	r6, r6, #15
 8005d08:	2503      	movs	r5, #3
 8005d0a:	4f19      	ldr	r7, [pc, #100]	; (8005d70 <_dtoa_r+0x320>)
 8005d0c:	2e00      	cmp	r6, #0
 8005d0e:	d14c      	bne.n	8005daa <_dtoa_r+0x35a>
 8005d10:	4642      	mov	r2, r8
 8005d12:	464b      	mov	r3, r9
 8005d14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d18:	f7fa fd94 	bl	8000844 <__aeabi_ddiv>
 8005d1c:	e9cd 0100 	strd	r0, r1, [sp]
 8005d20:	e06a      	b.n	8005df8 <_dtoa_r+0x3a8>
 8005d22:	2301      	movs	r3, #1
 8005d24:	9309      	str	r3, [sp, #36]	; 0x24
 8005d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d28:	445b      	add	r3, fp
 8005d2a:	9304      	str	r3, [sp, #16]
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	9303      	str	r3, [sp, #12]
 8005d32:	bfb8      	it	lt
 8005d34:	2301      	movlt	r3, #1
 8005d36:	e7b3      	b.n	8005ca0 <_dtoa_r+0x250>
 8005d38:	2300      	movs	r3, #0
 8005d3a:	e7ab      	b.n	8005c94 <_dtoa_r+0x244>
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	e7f1      	b.n	8005d24 <_dtoa_r+0x2d4>
 8005d40:	636f4361 	.word	0x636f4361
 8005d44:	3fd287a7 	.word	0x3fd287a7
 8005d48:	8b60c8b3 	.word	0x8b60c8b3
 8005d4c:	3fc68a28 	.word	0x3fc68a28
 8005d50:	509f79fb 	.word	0x509f79fb
 8005d54:	3fd34413 	.word	0x3fd34413
 8005d58:	7ff00000 	.word	0x7ff00000
 8005d5c:	080078d5 	.word	0x080078d5
 8005d60:	080078cc 	.word	0x080078cc
 8005d64:	080078ab 	.word	0x080078ab
 8005d68:	3ff80000 	.word	0x3ff80000
 8005d6c:	08007908 	.word	0x08007908
 8005d70:	080078e0 	.word	0x080078e0
 8005d74:	2601      	movs	r6, #1
 8005d76:	2300      	movs	r3, #0
 8005d78:	9307      	str	r3, [sp, #28]
 8005d7a:	9609      	str	r6, [sp, #36]	; 0x24
 8005d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8005d80:	9304      	str	r3, [sp, #16]
 8005d82:	9303      	str	r3, [sp, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	2312      	movs	r3, #18
 8005d88:	920a      	str	r2, [sp, #40]	; 0x28
 8005d8a:	e789      	b.n	8005ca0 <_dtoa_r+0x250>
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	9309      	str	r3, [sp, #36]	; 0x24
 8005d90:	e7f4      	b.n	8005d7c <_dtoa_r+0x32c>
 8005d92:	2301      	movs	r3, #1
 8005d94:	9304      	str	r3, [sp, #16]
 8005d96:	9303      	str	r3, [sp, #12]
 8005d98:	461a      	mov	r2, r3
 8005d9a:	e7f5      	b.n	8005d88 <_dtoa_r+0x338>
 8005d9c:	686a      	ldr	r2, [r5, #4]
 8005d9e:	3201      	adds	r2, #1
 8005da0:	606a      	str	r2, [r5, #4]
 8005da2:	0049      	lsls	r1, r1, #1
 8005da4:	e780      	b.n	8005ca8 <_dtoa_r+0x258>
 8005da6:	2502      	movs	r5, #2
 8005da8:	e7af      	b.n	8005d0a <_dtoa_r+0x2ba>
 8005daa:	07f1      	lsls	r1, r6, #31
 8005dac:	d508      	bpl.n	8005dc0 <_dtoa_r+0x370>
 8005dae:	4640      	mov	r0, r8
 8005db0:	4649      	mov	r1, r9
 8005db2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005db6:	f7fa fc1b 	bl	80005f0 <__aeabi_dmul>
 8005dba:	3501      	adds	r5, #1
 8005dbc:	4680      	mov	r8, r0
 8005dbe:	4689      	mov	r9, r1
 8005dc0:	1076      	asrs	r6, r6, #1
 8005dc2:	3708      	adds	r7, #8
 8005dc4:	e7a2      	b.n	8005d0c <_dtoa_r+0x2bc>
 8005dc6:	f000 809d 	beq.w	8005f04 <_dtoa_r+0x4b4>
 8005dca:	f1cb 0600 	rsb	r6, fp, #0
 8005dce:	4b9f      	ldr	r3, [pc, #636]	; (800604c <_dtoa_r+0x5fc>)
 8005dd0:	4f9f      	ldr	r7, [pc, #636]	; (8006050 <_dtoa_r+0x600>)
 8005dd2:	f006 020f 	and.w	r2, r6, #15
 8005dd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005de2:	f7fa fc05 	bl	80005f0 <__aeabi_dmul>
 8005de6:	e9cd 0100 	strd	r0, r1, [sp]
 8005dea:	1136      	asrs	r6, r6, #4
 8005dec:	2300      	movs	r3, #0
 8005dee:	2502      	movs	r5, #2
 8005df0:	2e00      	cmp	r6, #0
 8005df2:	d17c      	bne.n	8005eee <_dtoa_r+0x49e>
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d191      	bne.n	8005d1c <_dtoa_r+0x2cc>
 8005df8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 8084 	beq.w	8005f08 <_dtoa_r+0x4b8>
 8005e00:	e9dd 8900 	ldrd	r8, r9, [sp]
 8005e04:	2200      	movs	r2, #0
 8005e06:	4b93      	ldr	r3, [pc, #588]	; (8006054 <_dtoa_r+0x604>)
 8005e08:	4640      	mov	r0, r8
 8005e0a:	4649      	mov	r1, r9
 8005e0c:	f7fa fe62 	bl	8000ad4 <__aeabi_dcmplt>
 8005e10:	2800      	cmp	r0, #0
 8005e12:	d079      	beq.n	8005f08 <_dtoa_r+0x4b8>
 8005e14:	9b03      	ldr	r3, [sp, #12]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d076      	beq.n	8005f08 <_dtoa_r+0x4b8>
 8005e1a:	9b04      	ldr	r3, [sp, #16]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	dd34      	ble.n	8005e8a <_dtoa_r+0x43a>
 8005e20:	2200      	movs	r2, #0
 8005e22:	4b8d      	ldr	r3, [pc, #564]	; (8006058 <_dtoa_r+0x608>)
 8005e24:	4640      	mov	r0, r8
 8005e26:	4649      	mov	r1, r9
 8005e28:	f7fa fbe2 	bl	80005f0 <__aeabi_dmul>
 8005e2c:	e9cd 0100 	strd	r0, r1, [sp]
 8005e30:	9e04      	ldr	r6, [sp, #16]
 8005e32:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005e36:	3501      	adds	r5, #1
 8005e38:	4628      	mov	r0, r5
 8005e3a:	f7fa fb73 	bl	8000524 <__aeabi_i2d>
 8005e3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005e42:	f7fa fbd5 	bl	80005f0 <__aeabi_dmul>
 8005e46:	2200      	movs	r2, #0
 8005e48:	4b84      	ldr	r3, [pc, #528]	; (800605c <_dtoa_r+0x60c>)
 8005e4a:	f7fa fa1f 	bl	800028c <__adddf3>
 8005e4e:	4680      	mov	r8, r0
 8005e50:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005e54:	2e00      	cmp	r6, #0
 8005e56:	d15a      	bne.n	8005f0e <_dtoa_r+0x4be>
 8005e58:	2200      	movs	r2, #0
 8005e5a:	4b81      	ldr	r3, [pc, #516]	; (8006060 <_dtoa_r+0x610>)
 8005e5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e60:	f7fa fa12 	bl	8000288 <__aeabi_dsub>
 8005e64:	4642      	mov	r2, r8
 8005e66:	464b      	mov	r3, r9
 8005e68:	e9cd 0100 	strd	r0, r1, [sp]
 8005e6c:	f7fa fe50 	bl	8000b10 <__aeabi_dcmpgt>
 8005e70:	2800      	cmp	r0, #0
 8005e72:	f040 829b 	bne.w	80063ac <_dtoa_r+0x95c>
 8005e76:	4642      	mov	r2, r8
 8005e78:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005e7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e80:	f7fa fe28 	bl	8000ad4 <__aeabi_dcmplt>
 8005e84:	2800      	cmp	r0, #0
 8005e86:	f040 828f 	bne.w	80063a8 <_dtoa_r+0x958>
 8005e8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005e8e:	e9cd 2300 	strd	r2, r3, [sp]
 8005e92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f2c0 8150 	blt.w	800613a <_dtoa_r+0x6ea>
 8005e9a:	f1bb 0f0e 	cmp.w	fp, #14
 8005e9e:	f300 814c 	bgt.w	800613a <_dtoa_r+0x6ea>
 8005ea2:	4b6a      	ldr	r3, [pc, #424]	; (800604c <_dtoa_r+0x5fc>)
 8005ea4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005ea8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f280 80da 	bge.w	8006068 <_dtoa_r+0x618>
 8005eb4:	9b03      	ldr	r3, [sp, #12]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f300 80d6 	bgt.w	8006068 <_dtoa_r+0x618>
 8005ebc:	f040 8273 	bne.w	80063a6 <_dtoa_r+0x956>
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	4b67      	ldr	r3, [pc, #412]	; (8006060 <_dtoa_r+0x610>)
 8005ec4:	4640      	mov	r0, r8
 8005ec6:	4649      	mov	r1, r9
 8005ec8:	f7fa fb92 	bl	80005f0 <__aeabi_dmul>
 8005ecc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ed0:	f7fa fe14 	bl	8000afc <__aeabi_dcmpge>
 8005ed4:	9e03      	ldr	r6, [sp, #12]
 8005ed6:	4637      	mov	r7, r6
 8005ed8:	2800      	cmp	r0, #0
 8005eda:	f040 824a 	bne.w	8006372 <_dtoa_r+0x922>
 8005ede:	9b02      	ldr	r3, [sp, #8]
 8005ee0:	9a02      	ldr	r2, [sp, #8]
 8005ee2:	1c5d      	adds	r5, r3, #1
 8005ee4:	2331      	movs	r3, #49	; 0x31
 8005ee6:	7013      	strb	r3, [r2, #0]
 8005ee8:	f10b 0b01 	add.w	fp, fp, #1
 8005eec:	e245      	b.n	800637a <_dtoa_r+0x92a>
 8005eee:	07f2      	lsls	r2, r6, #31
 8005ef0:	d505      	bpl.n	8005efe <_dtoa_r+0x4ae>
 8005ef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ef6:	f7fa fb7b 	bl	80005f0 <__aeabi_dmul>
 8005efa:	3501      	adds	r5, #1
 8005efc:	2301      	movs	r3, #1
 8005efe:	1076      	asrs	r6, r6, #1
 8005f00:	3708      	adds	r7, #8
 8005f02:	e775      	b.n	8005df0 <_dtoa_r+0x3a0>
 8005f04:	2502      	movs	r5, #2
 8005f06:	e777      	b.n	8005df8 <_dtoa_r+0x3a8>
 8005f08:	465f      	mov	r7, fp
 8005f0a:	9e03      	ldr	r6, [sp, #12]
 8005f0c:	e794      	b.n	8005e38 <_dtoa_r+0x3e8>
 8005f0e:	9a02      	ldr	r2, [sp, #8]
 8005f10:	4b4e      	ldr	r3, [pc, #312]	; (800604c <_dtoa_r+0x5fc>)
 8005f12:	4432      	add	r2, r6
 8005f14:	9213      	str	r2, [sp, #76]	; 0x4c
 8005f16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f18:	1e71      	subs	r1, r6, #1
 8005f1a:	2a00      	cmp	r2, #0
 8005f1c:	d048      	beq.n	8005fb0 <_dtoa_r+0x560>
 8005f1e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f26:	2000      	movs	r0, #0
 8005f28:	494e      	ldr	r1, [pc, #312]	; (8006064 <_dtoa_r+0x614>)
 8005f2a:	f7fa fc8b 	bl	8000844 <__aeabi_ddiv>
 8005f2e:	4642      	mov	r2, r8
 8005f30:	464b      	mov	r3, r9
 8005f32:	f7fa f9a9 	bl	8000288 <__aeabi_dsub>
 8005f36:	9d02      	ldr	r5, [sp, #8]
 8005f38:	4680      	mov	r8, r0
 8005f3a:	4689      	mov	r9, r1
 8005f3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005f40:	f7fa fe06 	bl	8000b50 <__aeabi_d2iz>
 8005f44:	4606      	mov	r6, r0
 8005f46:	f7fa faed 	bl	8000524 <__aeabi_i2d>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005f52:	f7fa f999 	bl	8000288 <__aeabi_dsub>
 8005f56:	3630      	adds	r6, #48	; 0x30
 8005f58:	f805 6b01 	strb.w	r6, [r5], #1
 8005f5c:	4642      	mov	r2, r8
 8005f5e:	464b      	mov	r3, r9
 8005f60:	e9cd 0100 	strd	r0, r1, [sp]
 8005f64:	f7fa fdb6 	bl	8000ad4 <__aeabi_dcmplt>
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	d165      	bne.n	8006038 <_dtoa_r+0x5e8>
 8005f6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f70:	2000      	movs	r0, #0
 8005f72:	4938      	ldr	r1, [pc, #224]	; (8006054 <_dtoa_r+0x604>)
 8005f74:	f7fa f988 	bl	8000288 <__aeabi_dsub>
 8005f78:	4642      	mov	r2, r8
 8005f7a:	464b      	mov	r3, r9
 8005f7c:	f7fa fdaa 	bl	8000ad4 <__aeabi_dcmplt>
 8005f80:	2800      	cmp	r0, #0
 8005f82:	f040 80ba 	bne.w	80060fa <_dtoa_r+0x6aa>
 8005f86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f88:	429d      	cmp	r5, r3
 8005f8a:	f43f af7e 	beq.w	8005e8a <_dtoa_r+0x43a>
 8005f8e:	2200      	movs	r2, #0
 8005f90:	4b31      	ldr	r3, [pc, #196]	; (8006058 <_dtoa_r+0x608>)
 8005f92:	4640      	mov	r0, r8
 8005f94:	4649      	mov	r1, r9
 8005f96:	f7fa fb2b 	bl	80005f0 <__aeabi_dmul>
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	4680      	mov	r8, r0
 8005f9e:	4689      	mov	r9, r1
 8005fa0:	4b2d      	ldr	r3, [pc, #180]	; (8006058 <_dtoa_r+0x608>)
 8005fa2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005fa6:	f7fa fb23 	bl	80005f0 <__aeabi_dmul>
 8005faa:	e9cd 0100 	strd	r0, r1, [sp]
 8005fae:	e7c5      	b.n	8005f3c <_dtoa_r+0x4ec>
 8005fb0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8005fb4:	4642      	mov	r2, r8
 8005fb6:	464b      	mov	r3, r9
 8005fb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005fbc:	f7fa fb18 	bl	80005f0 <__aeabi_dmul>
 8005fc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005fc4:	9d02      	ldr	r5, [sp, #8]
 8005fc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005fca:	f7fa fdc1 	bl	8000b50 <__aeabi_d2iz>
 8005fce:	4606      	mov	r6, r0
 8005fd0:	f7fa faa8 	bl	8000524 <__aeabi_i2d>
 8005fd4:	3630      	adds	r6, #48	; 0x30
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	460b      	mov	r3, r1
 8005fda:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005fde:	f7fa f953 	bl	8000288 <__aeabi_dsub>
 8005fe2:	f805 6b01 	strb.w	r6, [r5], #1
 8005fe6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005fe8:	42ab      	cmp	r3, r5
 8005fea:	4680      	mov	r8, r0
 8005fec:	4689      	mov	r9, r1
 8005fee:	f04f 0200 	mov.w	r2, #0
 8005ff2:	d125      	bne.n	8006040 <_dtoa_r+0x5f0>
 8005ff4:	4b1b      	ldr	r3, [pc, #108]	; (8006064 <_dtoa_r+0x614>)
 8005ff6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ffa:	f7fa f947 	bl	800028c <__adddf3>
 8005ffe:	4602      	mov	r2, r0
 8006000:	460b      	mov	r3, r1
 8006002:	4640      	mov	r0, r8
 8006004:	4649      	mov	r1, r9
 8006006:	f7fa fd83 	bl	8000b10 <__aeabi_dcmpgt>
 800600a:	2800      	cmp	r0, #0
 800600c:	d175      	bne.n	80060fa <_dtoa_r+0x6aa>
 800600e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006012:	2000      	movs	r0, #0
 8006014:	4913      	ldr	r1, [pc, #76]	; (8006064 <_dtoa_r+0x614>)
 8006016:	f7fa f937 	bl	8000288 <__aeabi_dsub>
 800601a:	4602      	mov	r2, r0
 800601c:	460b      	mov	r3, r1
 800601e:	4640      	mov	r0, r8
 8006020:	4649      	mov	r1, r9
 8006022:	f7fa fd57 	bl	8000ad4 <__aeabi_dcmplt>
 8006026:	2800      	cmp	r0, #0
 8006028:	f43f af2f 	beq.w	8005e8a <_dtoa_r+0x43a>
 800602c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006030:	2b30      	cmp	r3, #48	; 0x30
 8006032:	f105 32ff 	add.w	r2, r5, #4294967295
 8006036:	d001      	beq.n	800603c <_dtoa_r+0x5ec>
 8006038:	46bb      	mov	fp, r7
 800603a:	e04d      	b.n	80060d8 <_dtoa_r+0x688>
 800603c:	4615      	mov	r5, r2
 800603e:	e7f5      	b.n	800602c <_dtoa_r+0x5dc>
 8006040:	4b05      	ldr	r3, [pc, #20]	; (8006058 <_dtoa_r+0x608>)
 8006042:	f7fa fad5 	bl	80005f0 <__aeabi_dmul>
 8006046:	e9cd 0100 	strd	r0, r1, [sp]
 800604a:	e7bc      	b.n	8005fc6 <_dtoa_r+0x576>
 800604c:	08007908 	.word	0x08007908
 8006050:	080078e0 	.word	0x080078e0
 8006054:	3ff00000 	.word	0x3ff00000
 8006058:	40240000 	.word	0x40240000
 800605c:	401c0000 	.word	0x401c0000
 8006060:	40140000 	.word	0x40140000
 8006064:	3fe00000 	.word	0x3fe00000
 8006068:	e9dd 6700 	ldrd	r6, r7, [sp]
 800606c:	9d02      	ldr	r5, [sp, #8]
 800606e:	4642      	mov	r2, r8
 8006070:	464b      	mov	r3, r9
 8006072:	4630      	mov	r0, r6
 8006074:	4639      	mov	r1, r7
 8006076:	f7fa fbe5 	bl	8000844 <__aeabi_ddiv>
 800607a:	f7fa fd69 	bl	8000b50 <__aeabi_d2iz>
 800607e:	9000      	str	r0, [sp, #0]
 8006080:	f7fa fa50 	bl	8000524 <__aeabi_i2d>
 8006084:	4642      	mov	r2, r8
 8006086:	464b      	mov	r3, r9
 8006088:	f7fa fab2 	bl	80005f0 <__aeabi_dmul>
 800608c:	4602      	mov	r2, r0
 800608e:	460b      	mov	r3, r1
 8006090:	4630      	mov	r0, r6
 8006092:	4639      	mov	r1, r7
 8006094:	f7fa f8f8 	bl	8000288 <__aeabi_dsub>
 8006098:	9e00      	ldr	r6, [sp, #0]
 800609a:	9f03      	ldr	r7, [sp, #12]
 800609c:	3630      	adds	r6, #48	; 0x30
 800609e:	f805 6b01 	strb.w	r6, [r5], #1
 80060a2:	9e02      	ldr	r6, [sp, #8]
 80060a4:	1bae      	subs	r6, r5, r6
 80060a6:	42b7      	cmp	r7, r6
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	d138      	bne.n	8006120 <_dtoa_r+0x6d0>
 80060ae:	f7fa f8ed 	bl	800028c <__adddf3>
 80060b2:	4606      	mov	r6, r0
 80060b4:	460f      	mov	r7, r1
 80060b6:	4602      	mov	r2, r0
 80060b8:	460b      	mov	r3, r1
 80060ba:	4640      	mov	r0, r8
 80060bc:	4649      	mov	r1, r9
 80060be:	f7fa fd09 	bl	8000ad4 <__aeabi_dcmplt>
 80060c2:	b9c8      	cbnz	r0, 80060f8 <_dtoa_r+0x6a8>
 80060c4:	4632      	mov	r2, r6
 80060c6:	463b      	mov	r3, r7
 80060c8:	4640      	mov	r0, r8
 80060ca:	4649      	mov	r1, r9
 80060cc:	f7fa fcf8 	bl	8000ac0 <__aeabi_dcmpeq>
 80060d0:	b110      	cbz	r0, 80060d8 <_dtoa_r+0x688>
 80060d2:	9b00      	ldr	r3, [sp, #0]
 80060d4:	07db      	lsls	r3, r3, #31
 80060d6:	d40f      	bmi.n	80060f8 <_dtoa_r+0x6a8>
 80060d8:	4651      	mov	r1, sl
 80060da:	4620      	mov	r0, r4
 80060dc:	f000 fcf6 	bl	8006acc <_Bfree>
 80060e0:	2300      	movs	r3, #0
 80060e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80060e4:	702b      	strb	r3, [r5, #0]
 80060e6:	f10b 0301 	add.w	r3, fp, #1
 80060ea:	6013      	str	r3, [r2, #0]
 80060ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	f43f acf8 	beq.w	8005ae4 <_dtoa_r+0x94>
 80060f4:	601d      	str	r5, [r3, #0]
 80060f6:	e4f5      	b.n	8005ae4 <_dtoa_r+0x94>
 80060f8:	465f      	mov	r7, fp
 80060fa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80060fe:	2a39      	cmp	r2, #57	; 0x39
 8006100:	f105 33ff 	add.w	r3, r5, #4294967295
 8006104:	d106      	bne.n	8006114 <_dtoa_r+0x6c4>
 8006106:	9a02      	ldr	r2, [sp, #8]
 8006108:	429a      	cmp	r2, r3
 800610a:	d107      	bne.n	800611c <_dtoa_r+0x6cc>
 800610c:	2330      	movs	r3, #48	; 0x30
 800610e:	7013      	strb	r3, [r2, #0]
 8006110:	3701      	adds	r7, #1
 8006112:	4613      	mov	r3, r2
 8006114:	781a      	ldrb	r2, [r3, #0]
 8006116:	3201      	adds	r2, #1
 8006118:	701a      	strb	r2, [r3, #0]
 800611a:	e78d      	b.n	8006038 <_dtoa_r+0x5e8>
 800611c:	461d      	mov	r5, r3
 800611e:	e7ec      	b.n	80060fa <_dtoa_r+0x6aa>
 8006120:	2200      	movs	r2, #0
 8006122:	4ba4      	ldr	r3, [pc, #656]	; (80063b4 <_dtoa_r+0x964>)
 8006124:	f7fa fa64 	bl	80005f0 <__aeabi_dmul>
 8006128:	2200      	movs	r2, #0
 800612a:	2300      	movs	r3, #0
 800612c:	4606      	mov	r6, r0
 800612e:	460f      	mov	r7, r1
 8006130:	f7fa fcc6 	bl	8000ac0 <__aeabi_dcmpeq>
 8006134:	2800      	cmp	r0, #0
 8006136:	d09a      	beq.n	800606e <_dtoa_r+0x61e>
 8006138:	e7ce      	b.n	80060d8 <_dtoa_r+0x688>
 800613a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800613c:	2a00      	cmp	r2, #0
 800613e:	f000 80cd 	beq.w	80062dc <_dtoa_r+0x88c>
 8006142:	9a07      	ldr	r2, [sp, #28]
 8006144:	2a01      	cmp	r2, #1
 8006146:	f300 80af 	bgt.w	80062a8 <_dtoa_r+0x858>
 800614a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800614c:	2a00      	cmp	r2, #0
 800614e:	f000 80a7 	beq.w	80062a0 <_dtoa_r+0x850>
 8006152:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006156:	9e08      	ldr	r6, [sp, #32]
 8006158:	9d05      	ldr	r5, [sp, #20]
 800615a:	9a05      	ldr	r2, [sp, #20]
 800615c:	441a      	add	r2, r3
 800615e:	9205      	str	r2, [sp, #20]
 8006160:	9a06      	ldr	r2, [sp, #24]
 8006162:	2101      	movs	r1, #1
 8006164:	441a      	add	r2, r3
 8006166:	4620      	mov	r0, r4
 8006168:	9206      	str	r2, [sp, #24]
 800616a:	f000 fd4f 	bl	8006c0c <__i2b>
 800616e:	4607      	mov	r7, r0
 8006170:	2d00      	cmp	r5, #0
 8006172:	dd0c      	ble.n	800618e <_dtoa_r+0x73e>
 8006174:	9b06      	ldr	r3, [sp, #24]
 8006176:	2b00      	cmp	r3, #0
 8006178:	dd09      	ble.n	800618e <_dtoa_r+0x73e>
 800617a:	42ab      	cmp	r3, r5
 800617c:	9a05      	ldr	r2, [sp, #20]
 800617e:	bfa8      	it	ge
 8006180:	462b      	movge	r3, r5
 8006182:	1ad2      	subs	r2, r2, r3
 8006184:	9205      	str	r2, [sp, #20]
 8006186:	9a06      	ldr	r2, [sp, #24]
 8006188:	1aed      	subs	r5, r5, r3
 800618a:	1ad3      	subs	r3, r2, r3
 800618c:	9306      	str	r3, [sp, #24]
 800618e:	9b08      	ldr	r3, [sp, #32]
 8006190:	b1f3      	cbz	r3, 80061d0 <_dtoa_r+0x780>
 8006192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006194:	2b00      	cmp	r3, #0
 8006196:	f000 80a5 	beq.w	80062e4 <_dtoa_r+0x894>
 800619a:	2e00      	cmp	r6, #0
 800619c:	dd10      	ble.n	80061c0 <_dtoa_r+0x770>
 800619e:	4639      	mov	r1, r7
 80061a0:	4632      	mov	r2, r6
 80061a2:	4620      	mov	r0, r4
 80061a4:	f000 fdc8 	bl	8006d38 <__pow5mult>
 80061a8:	4652      	mov	r2, sl
 80061aa:	4601      	mov	r1, r0
 80061ac:	4607      	mov	r7, r0
 80061ae:	4620      	mov	r0, r4
 80061b0:	f000 fd35 	bl	8006c1e <__multiply>
 80061b4:	4651      	mov	r1, sl
 80061b6:	4680      	mov	r8, r0
 80061b8:	4620      	mov	r0, r4
 80061ba:	f000 fc87 	bl	8006acc <_Bfree>
 80061be:	46c2      	mov	sl, r8
 80061c0:	9b08      	ldr	r3, [sp, #32]
 80061c2:	1b9a      	subs	r2, r3, r6
 80061c4:	d004      	beq.n	80061d0 <_dtoa_r+0x780>
 80061c6:	4651      	mov	r1, sl
 80061c8:	4620      	mov	r0, r4
 80061ca:	f000 fdb5 	bl	8006d38 <__pow5mult>
 80061ce:	4682      	mov	sl, r0
 80061d0:	2101      	movs	r1, #1
 80061d2:	4620      	mov	r0, r4
 80061d4:	f000 fd1a 	bl	8006c0c <__i2b>
 80061d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061da:	2b00      	cmp	r3, #0
 80061dc:	4606      	mov	r6, r0
 80061de:	f340 8083 	ble.w	80062e8 <_dtoa_r+0x898>
 80061e2:	461a      	mov	r2, r3
 80061e4:	4601      	mov	r1, r0
 80061e6:	4620      	mov	r0, r4
 80061e8:	f000 fda6 	bl	8006d38 <__pow5mult>
 80061ec:	9b07      	ldr	r3, [sp, #28]
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	4606      	mov	r6, r0
 80061f2:	dd7c      	ble.n	80062ee <_dtoa_r+0x89e>
 80061f4:	f04f 0800 	mov.w	r8, #0
 80061f8:	6933      	ldr	r3, [r6, #16]
 80061fa:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80061fe:	6918      	ldr	r0, [r3, #16]
 8006200:	f000 fcb6 	bl	8006b70 <__hi0bits>
 8006204:	f1c0 0020 	rsb	r0, r0, #32
 8006208:	9b06      	ldr	r3, [sp, #24]
 800620a:	4418      	add	r0, r3
 800620c:	f010 001f 	ands.w	r0, r0, #31
 8006210:	f000 8096 	beq.w	8006340 <_dtoa_r+0x8f0>
 8006214:	f1c0 0320 	rsb	r3, r0, #32
 8006218:	2b04      	cmp	r3, #4
 800621a:	f340 8087 	ble.w	800632c <_dtoa_r+0x8dc>
 800621e:	9b05      	ldr	r3, [sp, #20]
 8006220:	f1c0 001c 	rsb	r0, r0, #28
 8006224:	4403      	add	r3, r0
 8006226:	9305      	str	r3, [sp, #20]
 8006228:	9b06      	ldr	r3, [sp, #24]
 800622a:	4405      	add	r5, r0
 800622c:	4403      	add	r3, r0
 800622e:	9306      	str	r3, [sp, #24]
 8006230:	9b05      	ldr	r3, [sp, #20]
 8006232:	2b00      	cmp	r3, #0
 8006234:	dd05      	ble.n	8006242 <_dtoa_r+0x7f2>
 8006236:	4651      	mov	r1, sl
 8006238:	461a      	mov	r2, r3
 800623a:	4620      	mov	r0, r4
 800623c:	f000 fdca 	bl	8006dd4 <__lshift>
 8006240:	4682      	mov	sl, r0
 8006242:	9b06      	ldr	r3, [sp, #24]
 8006244:	2b00      	cmp	r3, #0
 8006246:	dd05      	ble.n	8006254 <_dtoa_r+0x804>
 8006248:	4631      	mov	r1, r6
 800624a:	461a      	mov	r2, r3
 800624c:	4620      	mov	r0, r4
 800624e:	f000 fdc1 	bl	8006dd4 <__lshift>
 8006252:	4606      	mov	r6, r0
 8006254:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006256:	2b00      	cmp	r3, #0
 8006258:	d074      	beq.n	8006344 <_dtoa_r+0x8f4>
 800625a:	4631      	mov	r1, r6
 800625c:	4650      	mov	r0, sl
 800625e:	f000 fe0a 	bl	8006e76 <__mcmp>
 8006262:	2800      	cmp	r0, #0
 8006264:	da6e      	bge.n	8006344 <_dtoa_r+0x8f4>
 8006266:	2300      	movs	r3, #0
 8006268:	4651      	mov	r1, sl
 800626a:	220a      	movs	r2, #10
 800626c:	4620      	mov	r0, r4
 800626e:	f000 fc44 	bl	8006afa <__multadd>
 8006272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006274:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006278:	4682      	mov	sl, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 81a8 	beq.w	80065d0 <_dtoa_r+0xb80>
 8006280:	2300      	movs	r3, #0
 8006282:	4639      	mov	r1, r7
 8006284:	220a      	movs	r2, #10
 8006286:	4620      	mov	r0, r4
 8006288:	f000 fc37 	bl	8006afa <__multadd>
 800628c:	9b04      	ldr	r3, [sp, #16]
 800628e:	2b00      	cmp	r3, #0
 8006290:	4607      	mov	r7, r0
 8006292:	f300 80c8 	bgt.w	8006426 <_dtoa_r+0x9d6>
 8006296:	9b07      	ldr	r3, [sp, #28]
 8006298:	2b02      	cmp	r3, #2
 800629a:	f340 80c4 	ble.w	8006426 <_dtoa_r+0x9d6>
 800629e:	e059      	b.n	8006354 <_dtoa_r+0x904>
 80062a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80062a2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80062a6:	e756      	b.n	8006156 <_dtoa_r+0x706>
 80062a8:	9b03      	ldr	r3, [sp, #12]
 80062aa:	1e5e      	subs	r6, r3, #1
 80062ac:	9b08      	ldr	r3, [sp, #32]
 80062ae:	42b3      	cmp	r3, r6
 80062b0:	bfbf      	itttt	lt
 80062b2:	9b08      	ldrlt	r3, [sp, #32]
 80062b4:	9608      	strlt	r6, [sp, #32]
 80062b6:	1af2      	sublt	r2, r6, r3
 80062b8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80062ba:	bfb6      	itet	lt
 80062bc:	189b      	addlt	r3, r3, r2
 80062be:	1b9e      	subge	r6, r3, r6
 80062c0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80062c2:	9b03      	ldr	r3, [sp, #12]
 80062c4:	bfb8      	it	lt
 80062c6:	2600      	movlt	r6, #0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	bfb9      	ittee	lt
 80062cc:	9b05      	ldrlt	r3, [sp, #20]
 80062ce:	9a03      	ldrlt	r2, [sp, #12]
 80062d0:	9d05      	ldrge	r5, [sp, #20]
 80062d2:	9b03      	ldrge	r3, [sp, #12]
 80062d4:	bfbc      	itt	lt
 80062d6:	1a9d      	sublt	r5, r3, r2
 80062d8:	2300      	movlt	r3, #0
 80062da:	e73e      	b.n	800615a <_dtoa_r+0x70a>
 80062dc:	9e08      	ldr	r6, [sp, #32]
 80062de:	9d05      	ldr	r5, [sp, #20]
 80062e0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80062e2:	e745      	b.n	8006170 <_dtoa_r+0x720>
 80062e4:	9a08      	ldr	r2, [sp, #32]
 80062e6:	e76e      	b.n	80061c6 <_dtoa_r+0x776>
 80062e8:	9b07      	ldr	r3, [sp, #28]
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	dc19      	bgt.n	8006322 <_dtoa_r+0x8d2>
 80062ee:	9b00      	ldr	r3, [sp, #0]
 80062f0:	b9bb      	cbnz	r3, 8006322 <_dtoa_r+0x8d2>
 80062f2:	9b01      	ldr	r3, [sp, #4]
 80062f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062f8:	b99b      	cbnz	r3, 8006322 <_dtoa_r+0x8d2>
 80062fa:	9b01      	ldr	r3, [sp, #4]
 80062fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006300:	0d1b      	lsrs	r3, r3, #20
 8006302:	051b      	lsls	r3, r3, #20
 8006304:	b183      	cbz	r3, 8006328 <_dtoa_r+0x8d8>
 8006306:	9b05      	ldr	r3, [sp, #20]
 8006308:	3301      	adds	r3, #1
 800630a:	9305      	str	r3, [sp, #20]
 800630c:	9b06      	ldr	r3, [sp, #24]
 800630e:	3301      	adds	r3, #1
 8006310:	9306      	str	r3, [sp, #24]
 8006312:	f04f 0801 	mov.w	r8, #1
 8006316:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006318:	2b00      	cmp	r3, #0
 800631a:	f47f af6d 	bne.w	80061f8 <_dtoa_r+0x7a8>
 800631e:	2001      	movs	r0, #1
 8006320:	e772      	b.n	8006208 <_dtoa_r+0x7b8>
 8006322:	f04f 0800 	mov.w	r8, #0
 8006326:	e7f6      	b.n	8006316 <_dtoa_r+0x8c6>
 8006328:	4698      	mov	r8, r3
 800632a:	e7f4      	b.n	8006316 <_dtoa_r+0x8c6>
 800632c:	d080      	beq.n	8006230 <_dtoa_r+0x7e0>
 800632e:	9a05      	ldr	r2, [sp, #20]
 8006330:	331c      	adds	r3, #28
 8006332:	441a      	add	r2, r3
 8006334:	9205      	str	r2, [sp, #20]
 8006336:	9a06      	ldr	r2, [sp, #24]
 8006338:	441a      	add	r2, r3
 800633a:	441d      	add	r5, r3
 800633c:	4613      	mov	r3, r2
 800633e:	e776      	b.n	800622e <_dtoa_r+0x7de>
 8006340:	4603      	mov	r3, r0
 8006342:	e7f4      	b.n	800632e <_dtoa_r+0x8de>
 8006344:	9b03      	ldr	r3, [sp, #12]
 8006346:	2b00      	cmp	r3, #0
 8006348:	dc36      	bgt.n	80063b8 <_dtoa_r+0x968>
 800634a:	9b07      	ldr	r3, [sp, #28]
 800634c:	2b02      	cmp	r3, #2
 800634e:	dd33      	ble.n	80063b8 <_dtoa_r+0x968>
 8006350:	9b03      	ldr	r3, [sp, #12]
 8006352:	9304      	str	r3, [sp, #16]
 8006354:	9b04      	ldr	r3, [sp, #16]
 8006356:	b963      	cbnz	r3, 8006372 <_dtoa_r+0x922>
 8006358:	4631      	mov	r1, r6
 800635a:	2205      	movs	r2, #5
 800635c:	4620      	mov	r0, r4
 800635e:	f000 fbcc 	bl	8006afa <__multadd>
 8006362:	4601      	mov	r1, r0
 8006364:	4606      	mov	r6, r0
 8006366:	4650      	mov	r0, sl
 8006368:	f000 fd85 	bl	8006e76 <__mcmp>
 800636c:	2800      	cmp	r0, #0
 800636e:	f73f adb6 	bgt.w	8005ede <_dtoa_r+0x48e>
 8006372:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006374:	9d02      	ldr	r5, [sp, #8]
 8006376:	ea6f 0b03 	mvn.w	fp, r3
 800637a:	2300      	movs	r3, #0
 800637c:	9303      	str	r3, [sp, #12]
 800637e:	4631      	mov	r1, r6
 8006380:	4620      	mov	r0, r4
 8006382:	f000 fba3 	bl	8006acc <_Bfree>
 8006386:	2f00      	cmp	r7, #0
 8006388:	f43f aea6 	beq.w	80060d8 <_dtoa_r+0x688>
 800638c:	9b03      	ldr	r3, [sp, #12]
 800638e:	b12b      	cbz	r3, 800639c <_dtoa_r+0x94c>
 8006390:	42bb      	cmp	r3, r7
 8006392:	d003      	beq.n	800639c <_dtoa_r+0x94c>
 8006394:	4619      	mov	r1, r3
 8006396:	4620      	mov	r0, r4
 8006398:	f000 fb98 	bl	8006acc <_Bfree>
 800639c:	4639      	mov	r1, r7
 800639e:	4620      	mov	r0, r4
 80063a0:	f000 fb94 	bl	8006acc <_Bfree>
 80063a4:	e698      	b.n	80060d8 <_dtoa_r+0x688>
 80063a6:	2600      	movs	r6, #0
 80063a8:	4637      	mov	r7, r6
 80063aa:	e7e2      	b.n	8006372 <_dtoa_r+0x922>
 80063ac:	46bb      	mov	fp, r7
 80063ae:	4637      	mov	r7, r6
 80063b0:	e595      	b.n	8005ede <_dtoa_r+0x48e>
 80063b2:	bf00      	nop
 80063b4:	40240000 	.word	0x40240000
 80063b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063ba:	bb93      	cbnz	r3, 8006422 <_dtoa_r+0x9d2>
 80063bc:	9b03      	ldr	r3, [sp, #12]
 80063be:	9304      	str	r3, [sp, #16]
 80063c0:	9d02      	ldr	r5, [sp, #8]
 80063c2:	4631      	mov	r1, r6
 80063c4:	4650      	mov	r0, sl
 80063c6:	f7ff fab7 	bl	8005938 <quorem>
 80063ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80063ce:	f805 9b01 	strb.w	r9, [r5], #1
 80063d2:	9b02      	ldr	r3, [sp, #8]
 80063d4:	9a04      	ldr	r2, [sp, #16]
 80063d6:	1aeb      	subs	r3, r5, r3
 80063d8:	429a      	cmp	r2, r3
 80063da:	f300 80dc 	bgt.w	8006596 <_dtoa_r+0xb46>
 80063de:	9b02      	ldr	r3, [sp, #8]
 80063e0:	2a01      	cmp	r2, #1
 80063e2:	bfac      	ite	ge
 80063e4:	189b      	addge	r3, r3, r2
 80063e6:	3301      	addlt	r3, #1
 80063e8:	4698      	mov	r8, r3
 80063ea:	2300      	movs	r3, #0
 80063ec:	9303      	str	r3, [sp, #12]
 80063ee:	4651      	mov	r1, sl
 80063f0:	2201      	movs	r2, #1
 80063f2:	4620      	mov	r0, r4
 80063f4:	f000 fcee 	bl	8006dd4 <__lshift>
 80063f8:	4631      	mov	r1, r6
 80063fa:	4682      	mov	sl, r0
 80063fc:	f000 fd3b 	bl	8006e76 <__mcmp>
 8006400:	2800      	cmp	r0, #0
 8006402:	f300 808d 	bgt.w	8006520 <_dtoa_r+0xad0>
 8006406:	d103      	bne.n	8006410 <_dtoa_r+0x9c0>
 8006408:	f019 0f01 	tst.w	r9, #1
 800640c:	f040 8088 	bne.w	8006520 <_dtoa_r+0xad0>
 8006410:	4645      	mov	r5, r8
 8006412:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006416:	2b30      	cmp	r3, #48	; 0x30
 8006418:	f105 32ff 	add.w	r2, r5, #4294967295
 800641c:	d1af      	bne.n	800637e <_dtoa_r+0x92e>
 800641e:	4615      	mov	r5, r2
 8006420:	e7f7      	b.n	8006412 <_dtoa_r+0x9c2>
 8006422:	9b03      	ldr	r3, [sp, #12]
 8006424:	9304      	str	r3, [sp, #16]
 8006426:	2d00      	cmp	r5, #0
 8006428:	dd05      	ble.n	8006436 <_dtoa_r+0x9e6>
 800642a:	4639      	mov	r1, r7
 800642c:	462a      	mov	r2, r5
 800642e:	4620      	mov	r0, r4
 8006430:	f000 fcd0 	bl	8006dd4 <__lshift>
 8006434:	4607      	mov	r7, r0
 8006436:	f1b8 0f00 	cmp.w	r8, #0
 800643a:	d04c      	beq.n	80064d6 <_dtoa_r+0xa86>
 800643c:	6879      	ldr	r1, [r7, #4]
 800643e:	4620      	mov	r0, r4
 8006440:	f000 fb10 	bl	8006a64 <_Balloc>
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	3202      	adds	r2, #2
 8006448:	4605      	mov	r5, r0
 800644a:	0092      	lsls	r2, r2, #2
 800644c:	f107 010c 	add.w	r1, r7, #12
 8006450:	300c      	adds	r0, #12
 8006452:	f000 faef 	bl	8006a34 <memcpy>
 8006456:	2201      	movs	r2, #1
 8006458:	4629      	mov	r1, r5
 800645a:	4620      	mov	r0, r4
 800645c:	f000 fcba 	bl	8006dd4 <__lshift>
 8006460:	9b00      	ldr	r3, [sp, #0]
 8006462:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006466:	9703      	str	r7, [sp, #12]
 8006468:	f003 0301 	and.w	r3, r3, #1
 800646c:	4607      	mov	r7, r0
 800646e:	9305      	str	r3, [sp, #20]
 8006470:	4631      	mov	r1, r6
 8006472:	4650      	mov	r0, sl
 8006474:	f7ff fa60 	bl	8005938 <quorem>
 8006478:	9903      	ldr	r1, [sp, #12]
 800647a:	4605      	mov	r5, r0
 800647c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006480:	4650      	mov	r0, sl
 8006482:	f000 fcf8 	bl	8006e76 <__mcmp>
 8006486:	463a      	mov	r2, r7
 8006488:	9000      	str	r0, [sp, #0]
 800648a:	4631      	mov	r1, r6
 800648c:	4620      	mov	r0, r4
 800648e:	f000 fd0c 	bl	8006eaa <__mdiff>
 8006492:	68c3      	ldr	r3, [r0, #12]
 8006494:	4602      	mov	r2, r0
 8006496:	bb03      	cbnz	r3, 80064da <_dtoa_r+0xa8a>
 8006498:	4601      	mov	r1, r0
 800649a:	9006      	str	r0, [sp, #24]
 800649c:	4650      	mov	r0, sl
 800649e:	f000 fcea 	bl	8006e76 <__mcmp>
 80064a2:	9a06      	ldr	r2, [sp, #24]
 80064a4:	4603      	mov	r3, r0
 80064a6:	4611      	mov	r1, r2
 80064a8:	4620      	mov	r0, r4
 80064aa:	9306      	str	r3, [sp, #24]
 80064ac:	f000 fb0e 	bl	8006acc <_Bfree>
 80064b0:	9b06      	ldr	r3, [sp, #24]
 80064b2:	b9a3      	cbnz	r3, 80064de <_dtoa_r+0xa8e>
 80064b4:	9a07      	ldr	r2, [sp, #28]
 80064b6:	b992      	cbnz	r2, 80064de <_dtoa_r+0xa8e>
 80064b8:	9a05      	ldr	r2, [sp, #20]
 80064ba:	b982      	cbnz	r2, 80064de <_dtoa_r+0xa8e>
 80064bc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80064c0:	d029      	beq.n	8006516 <_dtoa_r+0xac6>
 80064c2:	9b00      	ldr	r3, [sp, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	dd01      	ble.n	80064cc <_dtoa_r+0xa7c>
 80064c8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 80064cc:	f108 0501 	add.w	r5, r8, #1
 80064d0:	f888 9000 	strb.w	r9, [r8]
 80064d4:	e753      	b.n	800637e <_dtoa_r+0x92e>
 80064d6:	4638      	mov	r0, r7
 80064d8:	e7c2      	b.n	8006460 <_dtoa_r+0xa10>
 80064da:	2301      	movs	r3, #1
 80064dc:	e7e3      	b.n	80064a6 <_dtoa_r+0xa56>
 80064de:	9a00      	ldr	r2, [sp, #0]
 80064e0:	2a00      	cmp	r2, #0
 80064e2:	db04      	blt.n	80064ee <_dtoa_r+0xa9e>
 80064e4:	d125      	bne.n	8006532 <_dtoa_r+0xae2>
 80064e6:	9a07      	ldr	r2, [sp, #28]
 80064e8:	bb1a      	cbnz	r2, 8006532 <_dtoa_r+0xae2>
 80064ea:	9a05      	ldr	r2, [sp, #20]
 80064ec:	bb0a      	cbnz	r2, 8006532 <_dtoa_r+0xae2>
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	ddec      	ble.n	80064cc <_dtoa_r+0xa7c>
 80064f2:	4651      	mov	r1, sl
 80064f4:	2201      	movs	r2, #1
 80064f6:	4620      	mov	r0, r4
 80064f8:	f000 fc6c 	bl	8006dd4 <__lshift>
 80064fc:	4631      	mov	r1, r6
 80064fe:	4682      	mov	sl, r0
 8006500:	f000 fcb9 	bl	8006e76 <__mcmp>
 8006504:	2800      	cmp	r0, #0
 8006506:	dc03      	bgt.n	8006510 <_dtoa_r+0xac0>
 8006508:	d1e0      	bne.n	80064cc <_dtoa_r+0xa7c>
 800650a:	f019 0f01 	tst.w	r9, #1
 800650e:	d0dd      	beq.n	80064cc <_dtoa_r+0xa7c>
 8006510:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006514:	d1d8      	bne.n	80064c8 <_dtoa_r+0xa78>
 8006516:	2339      	movs	r3, #57	; 0x39
 8006518:	f888 3000 	strb.w	r3, [r8]
 800651c:	f108 0801 	add.w	r8, r8, #1
 8006520:	4645      	mov	r5, r8
 8006522:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006526:	2b39      	cmp	r3, #57	; 0x39
 8006528:	f105 32ff 	add.w	r2, r5, #4294967295
 800652c:	d03b      	beq.n	80065a6 <_dtoa_r+0xb56>
 800652e:	3301      	adds	r3, #1
 8006530:	e040      	b.n	80065b4 <_dtoa_r+0xb64>
 8006532:	2b00      	cmp	r3, #0
 8006534:	f108 0501 	add.w	r5, r8, #1
 8006538:	dd05      	ble.n	8006546 <_dtoa_r+0xaf6>
 800653a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800653e:	d0ea      	beq.n	8006516 <_dtoa_r+0xac6>
 8006540:	f109 0901 	add.w	r9, r9, #1
 8006544:	e7c4      	b.n	80064d0 <_dtoa_r+0xa80>
 8006546:	9b02      	ldr	r3, [sp, #8]
 8006548:	9a04      	ldr	r2, [sp, #16]
 800654a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800654e:	1aeb      	subs	r3, r5, r3
 8006550:	4293      	cmp	r3, r2
 8006552:	46a8      	mov	r8, r5
 8006554:	f43f af4b 	beq.w	80063ee <_dtoa_r+0x99e>
 8006558:	4651      	mov	r1, sl
 800655a:	2300      	movs	r3, #0
 800655c:	220a      	movs	r2, #10
 800655e:	4620      	mov	r0, r4
 8006560:	f000 facb 	bl	8006afa <__multadd>
 8006564:	9b03      	ldr	r3, [sp, #12]
 8006566:	9903      	ldr	r1, [sp, #12]
 8006568:	42bb      	cmp	r3, r7
 800656a:	4682      	mov	sl, r0
 800656c:	f04f 0300 	mov.w	r3, #0
 8006570:	f04f 020a 	mov.w	r2, #10
 8006574:	4620      	mov	r0, r4
 8006576:	d104      	bne.n	8006582 <_dtoa_r+0xb32>
 8006578:	f000 fabf 	bl	8006afa <__multadd>
 800657c:	9003      	str	r0, [sp, #12]
 800657e:	4607      	mov	r7, r0
 8006580:	e776      	b.n	8006470 <_dtoa_r+0xa20>
 8006582:	f000 faba 	bl	8006afa <__multadd>
 8006586:	2300      	movs	r3, #0
 8006588:	9003      	str	r0, [sp, #12]
 800658a:	220a      	movs	r2, #10
 800658c:	4639      	mov	r1, r7
 800658e:	4620      	mov	r0, r4
 8006590:	f000 fab3 	bl	8006afa <__multadd>
 8006594:	e7f3      	b.n	800657e <_dtoa_r+0xb2e>
 8006596:	4651      	mov	r1, sl
 8006598:	2300      	movs	r3, #0
 800659a:	220a      	movs	r2, #10
 800659c:	4620      	mov	r0, r4
 800659e:	f000 faac 	bl	8006afa <__multadd>
 80065a2:	4682      	mov	sl, r0
 80065a4:	e70d      	b.n	80063c2 <_dtoa_r+0x972>
 80065a6:	9b02      	ldr	r3, [sp, #8]
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d105      	bne.n	80065b8 <_dtoa_r+0xb68>
 80065ac:	9a02      	ldr	r2, [sp, #8]
 80065ae:	f10b 0b01 	add.w	fp, fp, #1
 80065b2:	2331      	movs	r3, #49	; 0x31
 80065b4:	7013      	strb	r3, [r2, #0]
 80065b6:	e6e2      	b.n	800637e <_dtoa_r+0x92e>
 80065b8:	4615      	mov	r5, r2
 80065ba:	e7b2      	b.n	8006522 <_dtoa_r+0xad2>
 80065bc:	4b09      	ldr	r3, [pc, #36]	; (80065e4 <_dtoa_r+0xb94>)
 80065be:	f7ff baae 	b.w	8005b1e <_dtoa_r+0xce>
 80065c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f47f aa88 	bne.w	8005ada <_dtoa_r+0x8a>
 80065ca:	4b07      	ldr	r3, [pc, #28]	; (80065e8 <_dtoa_r+0xb98>)
 80065cc:	f7ff baa7 	b.w	8005b1e <_dtoa_r+0xce>
 80065d0:	9b04      	ldr	r3, [sp, #16]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f73f aef4 	bgt.w	80063c0 <_dtoa_r+0x970>
 80065d8:	9b07      	ldr	r3, [sp, #28]
 80065da:	2b02      	cmp	r3, #2
 80065dc:	f77f aef0 	ble.w	80063c0 <_dtoa_r+0x970>
 80065e0:	e6b8      	b.n	8006354 <_dtoa_r+0x904>
 80065e2:	bf00      	nop
 80065e4:	080078aa 	.word	0x080078aa
 80065e8:	080078cc 	.word	0x080078cc

080065ec <_localeconv_r>:
 80065ec:	4b04      	ldr	r3, [pc, #16]	; (8006600 <_localeconv_r+0x14>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	6a18      	ldr	r0, [r3, #32]
 80065f2:	4b04      	ldr	r3, [pc, #16]	; (8006604 <_localeconv_r+0x18>)
 80065f4:	2800      	cmp	r0, #0
 80065f6:	bf08      	it	eq
 80065f8:	4618      	moveq	r0, r3
 80065fa:	30f0      	adds	r0, #240	; 0xf0
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop
 8006600:	20000024 	.word	0x20000024
 8006604:	20000528 	.word	0x20000528

08006608 <malloc>:
 8006608:	4b02      	ldr	r3, [pc, #8]	; (8006614 <malloc+0xc>)
 800660a:	4601      	mov	r1, r0
 800660c:	6818      	ldr	r0, [r3, #0]
 800660e:	f000 b803 	b.w	8006618 <_malloc_r>
 8006612:	bf00      	nop
 8006614:	20000024 	.word	0x20000024

08006618 <_malloc_r>:
 8006618:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800661c:	f101 040b 	add.w	r4, r1, #11
 8006620:	2c16      	cmp	r4, #22
 8006622:	4681      	mov	r9, r0
 8006624:	d907      	bls.n	8006636 <_malloc_r+0x1e>
 8006626:	f034 0407 	bics.w	r4, r4, #7
 800662a:	d505      	bpl.n	8006638 <_malloc_r+0x20>
 800662c:	230c      	movs	r3, #12
 800662e:	f8c9 3000 	str.w	r3, [r9]
 8006632:	2600      	movs	r6, #0
 8006634:	e131      	b.n	800689a <_malloc_r+0x282>
 8006636:	2410      	movs	r4, #16
 8006638:	428c      	cmp	r4, r1
 800663a:	d3f7      	bcc.n	800662c <_malloc_r+0x14>
 800663c:	4648      	mov	r0, r9
 800663e:	f000 fa05 	bl	8006a4c <__malloc_lock>
 8006642:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006646:	4d9c      	ldr	r5, [pc, #624]	; (80068b8 <_malloc_r+0x2a0>)
 8006648:	d236      	bcs.n	80066b8 <_malloc_r+0xa0>
 800664a:	f104 0208 	add.w	r2, r4, #8
 800664e:	442a      	add	r2, r5
 8006650:	f1a2 0108 	sub.w	r1, r2, #8
 8006654:	6856      	ldr	r6, [r2, #4]
 8006656:	428e      	cmp	r6, r1
 8006658:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800665c:	d102      	bne.n	8006664 <_malloc_r+0x4c>
 800665e:	68d6      	ldr	r6, [r2, #12]
 8006660:	42b2      	cmp	r2, r6
 8006662:	d010      	beq.n	8006686 <_malloc_r+0x6e>
 8006664:	6873      	ldr	r3, [r6, #4]
 8006666:	68f2      	ldr	r2, [r6, #12]
 8006668:	68b1      	ldr	r1, [r6, #8]
 800666a:	f023 0303 	bic.w	r3, r3, #3
 800666e:	60ca      	str	r2, [r1, #12]
 8006670:	4433      	add	r3, r6
 8006672:	6091      	str	r1, [r2, #8]
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	f042 0201 	orr.w	r2, r2, #1
 800667a:	605a      	str	r2, [r3, #4]
 800667c:	4648      	mov	r0, r9
 800667e:	f000 f9eb 	bl	8006a58 <__malloc_unlock>
 8006682:	3608      	adds	r6, #8
 8006684:	e109      	b.n	800689a <_malloc_r+0x282>
 8006686:	3302      	adds	r3, #2
 8006688:	4a8c      	ldr	r2, [pc, #560]	; (80068bc <_malloc_r+0x2a4>)
 800668a:	692e      	ldr	r6, [r5, #16]
 800668c:	4296      	cmp	r6, r2
 800668e:	4611      	mov	r1, r2
 8006690:	d06d      	beq.n	800676e <_malloc_r+0x156>
 8006692:	6870      	ldr	r0, [r6, #4]
 8006694:	f020 0003 	bic.w	r0, r0, #3
 8006698:	1b07      	subs	r7, r0, r4
 800669a:	2f0f      	cmp	r7, #15
 800669c:	dd47      	ble.n	800672e <_malloc_r+0x116>
 800669e:	1933      	adds	r3, r6, r4
 80066a0:	f044 0401 	orr.w	r4, r4, #1
 80066a4:	6074      	str	r4, [r6, #4]
 80066a6:	616b      	str	r3, [r5, #20]
 80066a8:	612b      	str	r3, [r5, #16]
 80066aa:	60da      	str	r2, [r3, #12]
 80066ac:	609a      	str	r2, [r3, #8]
 80066ae:	f047 0201 	orr.w	r2, r7, #1
 80066b2:	605a      	str	r2, [r3, #4]
 80066b4:	5037      	str	r7, [r6, r0]
 80066b6:	e7e1      	b.n	800667c <_malloc_r+0x64>
 80066b8:	0a63      	lsrs	r3, r4, #9
 80066ba:	d02a      	beq.n	8006712 <_malloc_r+0xfa>
 80066bc:	2b04      	cmp	r3, #4
 80066be:	d812      	bhi.n	80066e6 <_malloc_r+0xce>
 80066c0:	09a3      	lsrs	r3, r4, #6
 80066c2:	3338      	adds	r3, #56	; 0x38
 80066c4:	1c5a      	adds	r2, r3, #1
 80066c6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80066ca:	f1a2 0008 	sub.w	r0, r2, #8
 80066ce:	6856      	ldr	r6, [r2, #4]
 80066d0:	4286      	cmp	r6, r0
 80066d2:	d006      	beq.n	80066e2 <_malloc_r+0xca>
 80066d4:	6872      	ldr	r2, [r6, #4]
 80066d6:	f022 0203 	bic.w	r2, r2, #3
 80066da:	1b11      	subs	r1, r2, r4
 80066dc:	290f      	cmp	r1, #15
 80066de:	dd1c      	ble.n	800671a <_malloc_r+0x102>
 80066e0:	3b01      	subs	r3, #1
 80066e2:	3301      	adds	r3, #1
 80066e4:	e7d0      	b.n	8006688 <_malloc_r+0x70>
 80066e6:	2b14      	cmp	r3, #20
 80066e8:	d801      	bhi.n	80066ee <_malloc_r+0xd6>
 80066ea:	335b      	adds	r3, #91	; 0x5b
 80066ec:	e7ea      	b.n	80066c4 <_malloc_r+0xac>
 80066ee:	2b54      	cmp	r3, #84	; 0x54
 80066f0:	d802      	bhi.n	80066f8 <_malloc_r+0xe0>
 80066f2:	0b23      	lsrs	r3, r4, #12
 80066f4:	336e      	adds	r3, #110	; 0x6e
 80066f6:	e7e5      	b.n	80066c4 <_malloc_r+0xac>
 80066f8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80066fc:	d802      	bhi.n	8006704 <_malloc_r+0xec>
 80066fe:	0be3      	lsrs	r3, r4, #15
 8006700:	3377      	adds	r3, #119	; 0x77
 8006702:	e7df      	b.n	80066c4 <_malloc_r+0xac>
 8006704:	f240 5254 	movw	r2, #1364	; 0x554
 8006708:	4293      	cmp	r3, r2
 800670a:	d804      	bhi.n	8006716 <_malloc_r+0xfe>
 800670c:	0ca3      	lsrs	r3, r4, #18
 800670e:	337c      	adds	r3, #124	; 0x7c
 8006710:	e7d8      	b.n	80066c4 <_malloc_r+0xac>
 8006712:	233f      	movs	r3, #63	; 0x3f
 8006714:	e7d6      	b.n	80066c4 <_malloc_r+0xac>
 8006716:	237e      	movs	r3, #126	; 0x7e
 8006718:	e7d4      	b.n	80066c4 <_malloc_r+0xac>
 800671a:	2900      	cmp	r1, #0
 800671c:	68f1      	ldr	r1, [r6, #12]
 800671e:	db04      	blt.n	800672a <_malloc_r+0x112>
 8006720:	68b3      	ldr	r3, [r6, #8]
 8006722:	60d9      	str	r1, [r3, #12]
 8006724:	608b      	str	r3, [r1, #8]
 8006726:	18b3      	adds	r3, r6, r2
 8006728:	e7a4      	b.n	8006674 <_malloc_r+0x5c>
 800672a:	460e      	mov	r6, r1
 800672c:	e7d0      	b.n	80066d0 <_malloc_r+0xb8>
 800672e:	2f00      	cmp	r7, #0
 8006730:	616a      	str	r2, [r5, #20]
 8006732:	612a      	str	r2, [r5, #16]
 8006734:	db05      	blt.n	8006742 <_malloc_r+0x12a>
 8006736:	4430      	add	r0, r6
 8006738:	6843      	ldr	r3, [r0, #4]
 800673a:	f043 0301 	orr.w	r3, r3, #1
 800673e:	6043      	str	r3, [r0, #4]
 8006740:	e79c      	b.n	800667c <_malloc_r+0x64>
 8006742:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006746:	d244      	bcs.n	80067d2 <_malloc_r+0x1ba>
 8006748:	08c0      	lsrs	r0, r0, #3
 800674a:	1087      	asrs	r7, r0, #2
 800674c:	2201      	movs	r2, #1
 800674e:	fa02 f707 	lsl.w	r7, r2, r7
 8006752:	686a      	ldr	r2, [r5, #4]
 8006754:	3001      	adds	r0, #1
 8006756:	433a      	orrs	r2, r7
 8006758:	606a      	str	r2, [r5, #4]
 800675a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800675e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8006762:	60b7      	str	r7, [r6, #8]
 8006764:	3a08      	subs	r2, #8
 8006766:	60f2      	str	r2, [r6, #12]
 8006768:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800676c:	60fe      	str	r6, [r7, #12]
 800676e:	2001      	movs	r0, #1
 8006770:	109a      	asrs	r2, r3, #2
 8006772:	fa00 f202 	lsl.w	r2, r0, r2
 8006776:	6868      	ldr	r0, [r5, #4]
 8006778:	4282      	cmp	r2, r0
 800677a:	f200 80a1 	bhi.w	80068c0 <_malloc_r+0x2a8>
 800677e:	4202      	tst	r2, r0
 8006780:	d106      	bne.n	8006790 <_malloc_r+0x178>
 8006782:	f023 0303 	bic.w	r3, r3, #3
 8006786:	0052      	lsls	r2, r2, #1
 8006788:	4202      	tst	r2, r0
 800678a:	f103 0304 	add.w	r3, r3, #4
 800678e:	d0fa      	beq.n	8006786 <_malloc_r+0x16e>
 8006790:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8006794:	46e0      	mov	r8, ip
 8006796:	469e      	mov	lr, r3
 8006798:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800679c:	4546      	cmp	r6, r8
 800679e:	d153      	bne.n	8006848 <_malloc_r+0x230>
 80067a0:	f10e 0e01 	add.w	lr, lr, #1
 80067a4:	f01e 0f03 	tst.w	lr, #3
 80067a8:	f108 0808 	add.w	r8, r8, #8
 80067ac:	d1f4      	bne.n	8006798 <_malloc_r+0x180>
 80067ae:	0798      	lsls	r0, r3, #30
 80067b0:	d179      	bne.n	80068a6 <_malloc_r+0x28e>
 80067b2:	686b      	ldr	r3, [r5, #4]
 80067b4:	ea23 0302 	bic.w	r3, r3, r2
 80067b8:	606b      	str	r3, [r5, #4]
 80067ba:	6868      	ldr	r0, [r5, #4]
 80067bc:	0052      	lsls	r2, r2, #1
 80067be:	4282      	cmp	r2, r0
 80067c0:	d87e      	bhi.n	80068c0 <_malloc_r+0x2a8>
 80067c2:	2a00      	cmp	r2, #0
 80067c4:	d07c      	beq.n	80068c0 <_malloc_r+0x2a8>
 80067c6:	4673      	mov	r3, lr
 80067c8:	4202      	tst	r2, r0
 80067ca:	d1e1      	bne.n	8006790 <_malloc_r+0x178>
 80067cc:	3304      	adds	r3, #4
 80067ce:	0052      	lsls	r2, r2, #1
 80067d0:	e7fa      	b.n	80067c8 <_malloc_r+0x1b0>
 80067d2:	0a42      	lsrs	r2, r0, #9
 80067d4:	2a04      	cmp	r2, #4
 80067d6:	d815      	bhi.n	8006804 <_malloc_r+0x1ec>
 80067d8:	0982      	lsrs	r2, r0, #6
 80067da:	3238      	adds	r2, #56	; 0x38
 80067dc:	1c57      	adds	r7, r2, #1
 80067de:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80067e2:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80067e6:	45be      	cmp	lr, r7
 80067e8:	d126      	bne.n	8006838 <_malloc_r+0x220>
 80067ea:	2001      	movs	r0, #1
 80067ec:	1092      	asrs	r2, r2, #2
 80067ee:	fa00 f202 	lsl.w	r2, r0, r2
 80067f2:	6868      	ldr	r0, [r5, #4]
 80067f4:	4310      	orrs	r0, r2
 80067f6:	6068      	str	r0, [r5, #4]
 80067f8:	f8c6 e00c 	str.w	lr, [r6, #12]
 80067fc:	60b7      	str	r7, [r6, #8]
 80067fe:	f8ce 6008 	str.w	r6, [lr, #8]
 8006802:	e7b3      	b.n	800676c <_malloc_r+0x154>
 8006804:	2a14      	cmp	r2, #20
 8006806:	d801      	bhi.n	800680c <_malloc_r+0x1f4>
 8006808:	325b      	adds	r2, #91	; 0x5b
 800680a:	e7e7      	b.n	80067dc <_malloc_r+0x1c4>
 800680c:	2a54      	cmp	r2, #84	; 0x54
 800680e:	d802      	bhi.n	8006816 <_malloc_r+0x1fe>
 8006810:	0b02      	lsrs	r2, r0, #12
 8006812:	326e      	adds	r2, #110	; 0x6e
 8006814:	e7e2      	b.n	80067dc <_malloc_r+0x1c4>
 8006816:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800681a:	d802      	bhi.n	8006822 <_malloc_r+0x20a>
 800681c:	0bc2      	lsrs	r2, r0, #15
 800681e:	3277      	adds	r2, #119	; 0x77
 8006820:	e7dc      	b.n	80067dc <_malloc_r+0x1c4>
 8006822:	f240 5754 	movw	r7, #1364	; 0x554
 8006826:	42ba      	cmp	r2, r7
 8006828:	bf9a      	itte	ls
 800682a:	0c82      	lsrls	r2, r0, #18
 800682c:	327c      	addls	r2, #124	; 0x7c
 800682e:	227e      	movhi	r2, #126	; 0x7e
 8006830:	e7d4      	b.n	80067dc <_malloc_r+0x1c4>
 8006832:	68bf      	ldr	r7, [r7, #8]
 8006834:	45be      	cmp	lr, r7
 8006836:	d004      	beq.n	8006842 <_malloc_r+0x22a>
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	f022 0203 	bic.w	r2, r2, #3
 800683e:	4290      	cmp	r0, r2
 8006840:	d3f7      	bcc.n	8006832 <_malloc_r+0x21a>
 8006842:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8006846:	e7d7      	b.n	80067f8 <_malloc_r+0x1e0>
 8006848:	6870      	ldr	r0, [r6, #4]
 800684a:	68f7      	ldr	r7, [r6, #12]
 800684c:	f020 0003 	bic.w	r0, r0, #3
 8006850:	eba0 0a04 	sub.w	sl, r0, r4
 8006854:	f1ba 0f0f 	cmp.w	sl, #15
 8006858:	dd10      	ble.n	800687c <_malloc_r+0x264>
 800685a:	68b2      	ldr	r2, [r6, #8]
 800685c:	1933      	adds	r3, r6, r4
 800685e:	f044 0401 	orr.w	r4, r4, #1
 8006862:	6074      	str	r4, [r6, #4]
 8006864:	60d7      	str	r7, [r2, #12]
 8006866:	60ba      	str	r2, [r7, #8]
 8006868:	f04a 0201 	orr.w	r2, sl, #1
 800686c:	616b      	str	r3, [r5, #20]
 800686e:	612b      	str	r3, [r5, #16]
 8006870:	60d9      	str	r1, [r3, #12]
 8006872:	6099      	str	r1, [r3, #8]
 8006874:	605a      	str	r2, [r3, #4]
 8006876:	f846 a000 	str.w	sl, [r6, r0]
 800687a:	e6ff      	b.n	800667c <_malloc_r+0x64>
 800687c:	f1ba 0f00 	cmp.w	sl, #0
 8006880:	db0f      	blt.n	80068a2 <_malloc_r+0x28a>
 8006882:	4430      	add	r0, r6
 8006884:	6843      	ldr	r3, [r0, #4]
 8006886:	f043 0301 	orr.w	r3, r3, #1
 800688a:	6043      	str	r3, [r0, #4]
 800688c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8006890:	4648      	mov	r0, r9
 8006892:	60df      	str	r7, [r3, #12]
 8006894:	60bb      	str	r3, [r7, #8]
 8006896:	f000 f8df 	bl	8006a58 <__malloc_unlock>
 800689a:	4630      	mov	r0, r6
 800689c:	b003      	add	sp, #12
 800689e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a2:	463e      	mov	r6, r7
 80068a4:	e77a      	b.n	800679c <_malloc_r+0x184>
 80068a6:	f85c 0908 	ldr.w	r0, [ip], #-8
 80068aa:	4584      	cmp	ip, r0
 80068ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80068b0:	f43f af7d 	beq.w	80067ae <_malloc_r+0x196>
 80068b4:	e781      	b.n	80067ba <_malloc_r+0x1a2>
 80068b6:	bf00      	nop
 80068b8:	20000118 	.word	0x20000118
 80068bc:	20000120 	.word	0x20000120
 80068c0:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80068c4:	f8db 6004 	ldr.w	r6, [fp, #4]
 80068c8:	f026 0603 	bic.w	r6, r6, #3
 80068cc:	42b4      	cmp	r4, r6
 80068ce:	d803      	bhi.n	80068d8 <_malloc_r+0x2c0>
 80068d0:	1b33      	subs	r3, r6, r4
 80068d2:	2b0f      	cmp	r3, #15
 80068d4:	f300 8096 	bgt.w	8006a04 <_malloc_r+0x3ec>
 80068d8:	4a4f      	ldr	r2, [pc, #316]	; (8006a18 <_malloc_r+0x400>)
 80068da:	6817      	ldr	r7, [r2, #0]
 80068dc:	4a4f      	ldr	r2, [pc, #316]	; (8006a1c <_malloc_r+0x404>)
 80068de:	6811      	ldr	r1, [r2, #0]
 80068e0:	3710      	adds	r7, #16
 80068e2:	3101      	adds	r1, #1
 80068e4:	eb0b 0306 	add.w	r3, fp, r6
 80068e8:	4427      	add	r7, r4
 80068ea:	d005      	beq.n	80068f8 <_malloc_r+0x2e0>
 80068ec:	494c      	ldr	r1, [pc, #304]	; (8006a20 <_malloc_r+0x408>)
 80068ee:	3901      	subs	r1, #1
 80068f0:	440f      	add	r7, r1
 80068f2:	3101      	adds	r1, #1
 80068f4:	4249      	negs	r1, r1
 80068f6:	400f      	ands	r7, r1
 80068f8:	4639      	mov	r1, r7
 80068fa:	4648      	mov	r0, r9
 80068fc:	9201      	str	r2, [sp, #4]
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	f000 fb80 	bl	8007004 <_sbrk_r>
 8006904:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006908:	4680      	mov	r8, r0
 800690a:	d056      	beq.n	80069ba <_malloc_r+0x3a2>
 800690c:	9b00      	ldr	r3, [sp, #0]
 800690e:	9a01      	ldr	r2, [sp, #4]
 8006910:	4283      	cmp	r3, r0
 8006912:	d901      	bls.n	8006918 <_malloc_r+0x300>
 8006914:	45ab      	cmp	fp, r5
 8006916:	d150      	bne.n	80069ba <_malloc_r+0x3a2>
 8006918:	4842      	ldr	r0, [pc, #264]	; (8006a24 <_malloc_r+0x40c>)
 800691a:	6801      	ldr	r1, [r0, #0]
 800691c:	4543      	cmp	r3, r8
 800691e:	eb07 0e01 	add.w	lr, r7, r1
 8006922:	f8c0 e000 	str.w	lr, [r0]
 8006926:	4940      	ldr	r1, [pc, #256]	; (8006a28 <_malloc_r+0x410>)
 8006928:	4682      	mov	sl, r0
 800692a:	d113      	bne.n	8006954 <_malloc_r+0x33c>
 800692c:	420b      	tst	r3, r1
 800692e:	d111      	bne.n	8006954 <_malloc_r+0x33c>
 8006930:	68ab      	ldr	r3, [r5, #8]
 8006932:	443e      	add	r6, r7
 8006934:	f046 0601 	orr.w	r6, r6, #1
 8006938:	605e      	str	r6, [r3, #4]
 800693a:	4a3c      	ldr	r2, [pc, #240]	; (8006a2c <_malloc_r+0x414>)
 800693c:	f8da 3000 	ldr.w	r3, [sl]
 8006940:	6811      	ldr	r1, [r2, #0]
 8006942:	428b      	cmp	r3, r1
 8006944:	bf88      	it	hi
 8006946:	6013      	strhi	r3, [r2, #0]
 8006948:	4a39      	ldr	r2, [pc, #228]	; (8006a30 <_malloc_r+0x418>)
 800694a:	6811      	ldr	r1, [r2, #0]
 800694c:	428b      	cmp	r3, r1
 800694e:	bf88      	it	hi
 8006950:	6013      	strhi	r3, [r2, #0]
 8006952:	e032      	b.n	80069ba <_malloc_r+0x3a2>
 8006954:	6810      	ldr	r0, [r2, #0]
 8006956:	3001      	adds	r0, #1
 8006958:	bf1b      	ittet	ne
 800695a:	eba8 0303 	subne.w	r3, r8, r3
 800695e:	4473      	addne	r3, lr
 8006960:	f8c2 8000 	streq.w	r8, [r2]
 8006964:	f8ca 3000 	strne.w	r3, [sl]
 8006968:	f018 0007 	ands.w	r0, r8, #7
 800696c:	bf1c      	itt	ne
 800696e:	f1c0 0008 	rsbne	r0, r0, #8
 8006972:	4480      	addne	r8, r0
 8006974:	4b2a      	ldr	r3, [pc, #168]	; (8006a20 <_malloc_r+0x408>)
 8006976:	4447      	add	r7, r8
 8006978:	4418      	add	r0, r3
 800697a:	400f      	ands	r7, r1
 800697c:	1bc7      	subs	r7, r0, r7
 800697e:	4639      	mov	r1, r7
 8006980:	4648      	mov	r0, r9
 8006982:	f000 fb3f 	bl	8007004 <_sbrk_r>
 8006986:	1c43      	adds	r3, r0, #1
 8006988:	bf08      	it	eq
 800698a:	4640      	moveq	r0, r8
 800698c:	f8da 3000 	ldr.w	r3, [sl]
 8006990:	f8c5 8008 	str.w	r8, [r5, #8]
 8006994:	bf08      	it	eq
 8006996:	2700      	moveq	r7, #0
 8006998:	eba0 0008 	sub.w	r0, r0, r8
 800699c:	443b      	add	r3, r7
 800699e:	4407      	add	r7, r0
 80069a0:	f047 0701 	orr.w	r7, r7, #1
 80069a4:	45ab      	cmp	fp, r5
 80069a6:	f8ca 3000 	str.w	r3, [sl]
 80069aa:	f8c8 7004 	str.w	r7, [r8, #4]
 80069ae:	d0c4      	beq.n	800693a <_malloc_r+0x322>
 80069b0:	2e0f      	cmp	r6, #15
 80069b2:	d810      	bhi.n	80069d6 <_malloc_r+0x3be>
 80069b4:	2301      	movs	r3, #1
 80069b6:	f8c8 3004 	str.w	r3, [r8, #4]
 80069ba:	68ab      	ldr	r3, [r5, #8]
 80069bc:	685a      	ldr	r2, [r3, #4]
 80069be:	f022 0203 	bic.w	r2, r2, #3
 80069c2:	4294      	cmp	r4, r2
 80069c4:	eba2 0304 	sub.w	r3, r2, r4
 80069c8:	d801      	bhi.n	80069ce <_malloc_r+0x3b6>
 80069ca:	2b0f      	cmp	r3, #15
 80069cc:	dc1a      	bgt.n	8006a04 <_malloc_r+0x3ec>
 80069ce:	4648      	mov	r0, r9
 80069d0:	f000 f842 	bl	8006a58 <__malloc_unlock>
 80069d4:	e62d      	b.n	8006632 <_malloc_r+0x1a>
 80069d6:	f8db 3004 	ldr.w	r3, [fp, #4]
 80069da:	3e0c      	subs	r6, #12
 80069dc:	f026 0607 	bic.w	r6, r6, #7
 80069e0:	f003 0301 	and.w	r3, r3, #1
 80069e4:	4333      	orrs	r3, r6
 80069e6:	f8cb 3004 	str.w	r3, [fp, #4]
 80069ea:	eb0b 0306 	add.w	r3, fp, r6
 80069ee:	2205      	movs	r2, #5
 80069f0:	2e0f      	cmp	r6, #15
 80069f2:	605a      	str	r2, [r3, #4]
 80069f4:	609a      	str	r2, [r3, #8]
 80069f6:	d9a0      	bls.n	800693a <_malloc_r+0x322>
 80069f8:	f10b 0108 	add.w	r1, fp, #8
 80069fc:	4648      	mov	r0, r9
 80069fe:	f000 fc0f 	bl	8007220 <_free_r>
 8006a02:	e79a      	b.n	800693a <_malloc_r+0x322>
 8006a04:	68ae      	ldr	r6, [r5, #8]
 8006a06:	f044 0201 	orr.w	r2, r4, #1
 8006a0a:	4434      	add	r4, r6
 8006a0c:	f043 0301 	orr.w	r3, r3, #1
 8006a10:	6072      	str	r2, [r6, #4]
 8006a12:	60ac      	str	r4, [r5, #8]
 8006a14:	6063      	str	r3, [r4, #4]
 8006a16:	e631      	b.n	800667c <_malloc_r+0x64>
 8006a18:	200006e8 	.word	0x200006e8
 8006a1c:	20000520 	.word	0x20000520
 8006a20:	00000080 	.word	0x00000080
 8006a24:	200006b8 	.word	0x200006b8
 8006a28:	0000007f 	.word	0x0000007f
 8006a2c:	200006e0 	.word	0x200006e0
 8006a30:	200006e4 	.word	0x200006e4

08006a34 <memcpy>:
 8006a34:	b510      	push	{r4, lr}
 8006a36:	1e43      	subs	r3, r0, #1
 8006a38:	440a      	add	r2, r1
 8006a3a:	4291      	cmp	r1, r2
 8006a3c:	d100      	bne.n	8006a40 <memcpy+0xc>
 8006a3e:	bd10      	pop	{r4, pc}
 8006a40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a48:	e7f7      	b.n	8006a3a <memcpy+0x6>
	...

08006a4c <__malloc_lock>:
 8006a4c:	4801      	ldr	r0, [pc, #4]	; (8006a54 <__malloc_lock+0x8>)
 8006a4e:	f000 bca3 	b.w	8007398 <__retarget_lock_acquire_recursive>
 8006a52:	bf00      	nop
 8006a54:	200007a6 	.word	0x200007a6

08006a58 <__malloc_unlock>:
 8006a58:	4801      	ldr	r0, [pc, #4]	; (8006a60 <__malloc_unlock+0x8>)
 8006a5a:	f000 bc9e 	b.w	800739a <__retarget_lock_release_recursive>
 8006a5e:	bf00      	nop
 8006a60:	200007a6 	.word	0x200007a6

08006a64 <_Balloc>:
 8006a64:	b570      	push	{r4, r5, r6, lr}
 8006a66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006a68:	4604      	mov	r4, r0
 8006a6a:	460e      	mov	r6, r1
 8006a6c:	b93d      	cbnz	r5, 8006a7e <_Balloc+0x1a>
 8006a6e:	2010      	movs	r0, #16
 8006a70:	f7ff fdca 	bl	8006608 <malloc>
 8006a74:	6260      	str	r0, [r4, #36]	; 0x24
 8006a76:	6045      	str	r5, [r0, #4]
 8006a78:	6085      	str	r5, [r0, #8]
 8006a7a:	6005      	str	r5, [r0, #0]
 8006a7c:	60c5      	str	r5, [r0, #12]
 8006a7e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006a80:	68eb      	ldr	r3, [r5, #12]
 8006a82:	b183      	cbz	r3, 8006aa6 <_Balloc+0x42>
 8006a84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006a8c:	b9b8      	cbnz	r0, 8006abe <_Balloc+0x5a>
 8006a8e:	2101      	movs	r1, #1
 8006a90:	fa01 f506 	lsl.w	r5, r1, r6
 8006a94:	1d6a      	adds	r2, r5, #5
 8006a96:	0092      	lsls	r2, r2, #2
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f000 fb3d 	bl	8007118 <_calloc_r>
 8006a9e:	b160      	cbz	r0, 8006aba <_Balloc+0x56>
 8006aa0:	6046      	str	r6, [r0, #4]
 8006aa2:	6085      	str	r5, [r0, #8]
 8006aa4:	e00e      	b.n	8006ac4 <_Balloc+0x60>
 8006aa6:	2221      	movs	r2, #33	; 0x21
 8006aa8:	2104      	movs	r1, #4
 8006aaa:	4620      	mov	r0, r4
 8006aac:	f000 fb34 	bl	8007118 <_calloc_r>
 8006ab0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ab2:	60e8      	str	r0, [r5, #12]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1e4      	bne.n	8006a84 <_Balloc+0x20>
 8006aba:	2000      	movs	r0, #0
 8006abc:	bd70      	pop	{r4, r5, r6, pc}
 8006abe:	6802      	ldr	r2, [r0, #0]
 8006ac0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	6103      	str	r3, [r0, #16]
 8006ac8:	60c3      	str	r3, [r0, #12]
 8006aca:	bd70      	pop	{r4, r5, r6, pc}

08006acc <_Bfree>:
 8006acc:	b570      	push	{r4, r5, r6, lr}
 8006ace:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006ad0:	4606      	mov	r6, r0
 8006ad2:	460d      	mov	r5, r1
 8006ad4:	b93c      	cbnz	r4, 8006ae6 <_Bfree+0x1a>
 8006ad6:	2010      	movs	r0, #16
 8006ad8:	f7ff fd96 	bl	8006608 <malloc>
 8006adc:	6270      	str	r0, [r6, #36]	; 0x24
 8006ade:	6044      	str	r4, [r0, #4]
 8006ae0:	6084      	str	r4, [r0, #8]
 8006ae2:	6004      	str	r4, [r0, #0]
 8006ae4:	60c4      	str	r4, [r0, #12]
 8006ae6:	b13d      	cbz	r5, 8006af8 <_Bfree+0x2c>
 8006ae8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006aea:	686a      	ldr	r2, [r5, #4]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006af2:	6029      	str	r1, [r5, #0]
 8006af4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006af8:	bd70      	pop	{r4, r5, r6, pc}

08006afa <__multadd>:
 8006afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006afe:	690d      	ldr	r5, [r1, #16]
 8006b00:	461f      	mov	r7, r3
 8006b02:	4606      	mov	r6, r0
 8006b04:	460c      	mov	r4, r1
 8006b06:	f101 0e14 	add.w	lr, r1, #20
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	f8de 0000 	ldr.w	r0, [lr]
 8006b10:	b281      	uxth	r1, r0
 8006b12:	fb02 7101 	mla	r1, r2, r1, r7
 8006b16:	0c0f      	lsrs	r7, r1, #16
 8006b18:	0c00      	lsrs	r0, r0, #16
 8006b1a:	fb02 7000 	mla	r0, r2, r0, r7
 8006b1e:	b289      	uxth	r1, r1
 8006b20:	3301      	adds	r3, #1
 8006b22:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006b26:	429d      	cmp	r5, r3
 8006b28:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006b2c:	f84e 1b04 	str.w	r1, [lr], #4
 8006b30:	dcec      	bgt.n	8006b0c <__multadd+0x12>
 8006b32:	b1d7      	cbz	r7, 8006b6a <__multadd+0x70>
 8006b34:	68a3      	ldr	r3, [r4, #8]
 8006b36:	429d      	cmp	r5, r3
 8006b38:	db12      	blt.n	8006b60 <__multadd+0x66>
 8006b3a:	6861      	ldr	r1, [r4, #4]
 8006b3c:	4630      	mov	r0, r6
 8006b3e:	3101      	adds	r1, #1
 8006b40:	f7ff ff90 	bl	8006a64 <_Balloc>
 8006b44:	6922      	ldr	r2, [r4, #16]
 8006b46:	3202      	adds	r2, #2
 8006b48:	f104 010c 	add.w	r1, r4, #12
 8006b4c:	4680      	mov	r8, r0
 8006b4e:	0092      	lsls	r2, r2, #2
 8006b50:	300c      	adds	r0, #12
 8006b52:	f7ff ff6f 	bl	8006a34 <memcpy>
 8006b56:	4621      	mov	r1, r4
 8006b58:	4630      	mov	r0, r6
 8006b5a:	f7ff ffb7 	bl	8006acc <_Bfree>
 8006b5e:	4644      	mov	r4, r8
 8006b60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b64:	3501      	adds	r5, #1
 8006b66:	615f      	str	r7, [r3, #20]
 8006b68:	6125      	str	r5, [r4, #16]
 8006b6a:	4620      	mov	r0, r4
 8006b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006b70 <__hi0bits>:
 8006b70:	0c02      	lsrs	r2, r0, #16
 8006b72:	0412      	lsls	r2, r2, #16
 8006b74:	4603      	mov	r3, r0
 8006b76:	b9b2      	cbnz	r2, 8006ba6 <__hi0bits+0x36>
 8006b78:	0403      	lsls	r3, r0, #16
 8006b7a:	2010      	movs	r0, #16
 8006b7c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006b80:	bf04      	itt	eq
 8006b82:	021b      	lsleq	r3, r3, #8
 8006b84:	3008      	addeq	r0, #8
 8006b86:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006b8a:	bf04      	itt	eq
 8006b8c:	011b      	lsleq	r3, r3, #4
 8006b8e:	3004      	addeq	r0, #4
 8006b90:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006b94:	bf04      	itt	eq
 8006b96:	009b      	lsleq	r3, r3, #2
 8006b98:	3002      	addeq	r0, #2
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	db06      	blt.n	8006bac <__hi0bits+0x3c>
 8006b9e:	005b      	lsls	r3, r3, #1
 8006ba0:	d503      	bpl.n	8006baa <__hi0bits+0x3a>
 8006ba2:	3001      	adds	r0, #1
 8006ba4:	4770      	bx	lr
 8006ba6:	2000      	movs	r0, #0
 8006ba8:	e7e8      	b.n	8006b7c <__hi0bits+0xc>
 8006baa:	2020      	movs	r0, #32
 8006bac:	4770      	bx	lr

08006bae <__lo0bits>:
 8006bae:	6803      	ldr	r3, [r0, #0]
 8006bb0:	f013 0207 	ands.w	r2, r3, #7
 8006bb4:	4601      	mov	r1, r0
 8006bb6:	d00b      	beq.n	8006bd0 <__lo0bits+0x22>
 8006bb8:	07da      	lsls	r2, r3, #31
 8006bba:	d423      	bmi.n	8006c04 <__lo0bits+0x56>
 8006bbc:	0798      	lsls	r0, r3, #30
 8006bbe:	bf49      	itett	mi
 8006bc0:	085b      	lsrmi	r3, r3, #1
 8006bc2:	089b      	lsrpl	r3, r3, #2
 8006bc4:	2001      	movmi	r0, #1
 8006bc6:	600b      	strmi	r3, [r1, #0]
 8006bc8:	bf5c      	itt	pl
 8006bca:	600b      	strpl	r3, [r1, #0]
 8006bcc:	2002      	movpl	r0, #2
 8006bce:	4770      	bx	lr
 8006bd0:	b298      	uxth	r0, r3
 8006bd2:	b9a8      	cbnz	r0, 8006c00 <__lo0bits+0x52>
 8006bd4:	0c1b      	lsrs	r3, r3, #16
 8006bd6:	2010      	movs	r0, #16
 8006bd8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006bdc:	bf04      	itt	eq
 8006bde:	0a1b      	lsreq	r3, r3, #8
 8006be0:	3008      	addeq	r0, #8
 8006be2:	071a      	lsls	r2, r3, #28
 8006be4:	bf04      	itt	eq
 8006be6:	091b      	lsreq	r3, r3, #4
 8006be8:	3004      	addeq	r0, #4
 8006bea:	079a      	lsls	r2, r3, #30
 8006bec:	bf04      	itt	eq
 8006bee:	089b      	lsreq	r3, r3, #2
 8006bf0:	3002      	addeq	r0, #2
 8006bf2:	07da      	lsls	r2, r3, #31
 8006bf4:	d402      	bmi.n	8006bfc <__lo0bits+0x4e>
 8006bf6:	085b      	lsrs	r3, r3, #1
 8006bf8:	d006      	beq.n	8006c08 <__lo0bits+0x5a>
 8006bfa:	3001      	adds	r0, #1
 8006bfc:	600b      	str	r3, [r1, #0]
 8006bfe:	4770      	bx	lr
 8006c00:	4610      	mov	r0, r2
 8006c02:	e7e9      	b.n	8006bd8 <__lo0bits+0x2a>
 8006c04:	2000      	movs	r0, #0
 8006c06:	4770      	bx	lr
 8006c08:	2020      	movs	r0, #32
 8006c0a:	4770      	bx	lr

08006c0c <__i2b>:
 8006c0c:	b510      	push	{r4, lr}
 8006c0e:	460c      	mov	r4, r1
 8006c10:	2101      	movs	r1, #1
 8006c12:	f7ff ff27 	bl	8006a64 <_Balloc>
 8006c16:	2201      	movs	r2, #1
 8006c18:	6144      	str	r4, [r0, #20]
 8006c1a:	6102      	str	r2, [r0, #16]
 8006c1c:	bd10      	pop	{r4, pc}

08006c1e <__multiply>:
 8006c1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c22:	4614      	mov	r4, r2
 8006c24:	690a      	ldr	r2, [r1, #16]
 8006c26:	6923      	ldr	r3, [r4, #16]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	bfb8      	it	lt
 8006c2c:	460b      	movlt	r3, r1
 8006c2e:	4689      	mov	r9, r1
 8006c30:	bfbc      	itt	lt
 8006c32:	46a1      	movlt	r9, r4
 8006c34:	461c      	movlt	r4, r3
 8006c36:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c3a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006c3e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006c42:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006c46:	eb07 060a 	add.w	r6, r7, sl
 8006c4a:	429e      	cmp	r6, r3
 8006c4c:	bfc8      	it	gt
 8006c4e:	3101      	addgt	r1, #1
 8006c50:	f7ff ff08 	bl	8006a64 <_Balloc>
 8006c54:	f100 0514 	add.w	r5, r0, #20
 8006c58:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006c5c:	462b      	mov	r3, r5
 8006c5e:	2200      	movs	r2, #0
 8006c60:	4543      	cmp	r3, r8
 8006c62:	d316      	bcc.n	8006c92 <__multiply+0x74>
 8006c64:	f104 0214 	add.w	r2, r4, #20
 8006c68:	f109 0114 	add.w	r1, r9, #20
 8006c6c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8006c70:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006c74:	9301      	str	r3, [sp, #4]
 8006c76:	9c01      	ldr	r4, [sp, #4]
 8006c78:	4294      	cmp	r4, r2
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	d80c      	bhi.n	8006c98 <__multiply+0x7a>
 8006c7e:	2e00      	cmp	r6, #0
 8006c80:	dd03      	ble.n	8006c8a <__multiply+0x6c>
 8006c82:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d054      	beq.n	8006d34 <__multiply+0x116>
 8006c8a:	6106      	str	r6, [r0, #16]
 8006c8c:	b003      	add	sp, #12
 8006c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c92:	f843 2b04 	str.w	r2, [r3], #4
 8006c96:	e7e3      	b.n	8006c60 <__multiply+0x42>
 8006c98:	f8b3 a000 	ldrh.w	sl, [r3]
 8006c9c:	3204      	adds	r2, #4
 8006c9e:	f1ba 0f00 	cmp.w	sl, #0
 8006ca2:	d020      	beq.n	8006ce6 <__multiply+0xc8>
 8006ca4:	46ae      	mov	lr, r5
 8006ca6:	4689      	mov	r9, r1
 8006ca8:	f04f 0c00 	mov.w	ip, #0
 8006cac:	f859 4b04 	ldr.w	r4, [r9], #4
 8006cb0:	f8be b000 	ldrh.w	fp, [lr]
 8006cb4:	b2a3      	uxth	r3, r4
 8006cb6:	fb0a b303 	mla	r3, sl, r3, fp
 8006cba:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8006cbe:	f8de 4000 	ldr.w	r4, [lr]
 8006cc2:	4463      	add	r3, ip
 8006cc4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006cc8:	fb0a c40b 	mla	r4, sl, fp, ip
 8006ccc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006cd6:	454f      	cmp	r7, r9
 8006cd8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006cdc:	f84e 3b04 	str.w	r3, [lr], #4
 8006ce0:	d8e4      	bhi.n	8006cac <__multiply+0x8e>
 8006ce2:	f8ce c000 	str.w	ip, [lr]
 8006ce6:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8006cea:	f1b9 0f00 	cmp.w	r9, #0
 8006cee:	d01f      	beq.n	8006d30 <__multiply+0x112>
 8006cf0:	682b      	ldr	r3, [r5, #0]
 8006cf2:	46ae      	mov	lr, r5
 8006cf4:	468c      	mov	ip, r1
 8006cf6:	f04f 0a00 	mov.w	sl, #0
 8006cfa:	f8bc 4000 	ldrh.w	r4, [ip]
 8006cfe:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006d02:	fb09 b404 	mla	r4, r9, r4, fp
 8006d06:	44a2      	add	sl, r4
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8006d0e:	f84e 3b04 	str.w	r3, [lr], #4
 8006d12:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006d16:	f8be 4000 	ldrh.w	r4, [lr]
 8006d1a:	0c1b      	lsrs	r3, r3, #16
 8006d1c:	fb09 4303 	mla	r3, r9, r3, r4
 8006d20:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8006d24:	4567      	cmp	r7, ip
 8006d26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d2a:	d8e6      	bhi.n	8006cfa <__multiply+0xdc>
 8006d2c:	f8ce 3000 	str.w	r3, [lr]
 8006d30:	3504      	adds	r5, #4
 8006d32:	e7a0      	b.n	8006c76 <__multiply+0x58>
 8006d34:	3e01      	subs	r6, #1
 8006d36:	e7a2      	b.n	8006c7e <__multiply+0x60>

08006d38 <__pow5mult>:
 8006d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d3c:	4615      	mov	r5, r2
 8006d3e:	f012 0203 	ands.w	r2, r2, #3
 8006d42:	4606      	mov	r6, r0
 8006d44:	460f      	mov	r7, r1
 8006d46:	d007      	beq.n	8006d58 <__pow5mult+0x20>
 8006d48:	3a01      	subs	r2, #1
 8006d4a:	4c21      	ldr	r4, [pc, #132]	; (8006dd0 <__pow5mult+0x98>)
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d52:	f7ff fed2 	bl	8006afa <__multadd>
 8006d56:	4607      	mov	r7, r0
 8006d58:	10ad      	asrs	r5, r5, #2
 8006d5a:	d035      	beq.n	8006dc8 <__pow5mult+0x90>
 8006d5c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d5e:	b93c      	cbnz	r4, 8006d70 <__pow5mult+0x38>
 8006d60:	2010      	movs	r0, #16
 8006d62:	f7ff fc51 	bl	8006608 <malloc>
 8006d66:	6270      	str	r0, [r6, #36]	; 0x24
 8006d68:	6044      	str	r4, [r0, #4]
 8006d6a:	6084      	str	r4, [r0, #8]
 8006d6c:	6004      	str	r4, [r0, #0]
 8006d6e:	60c4      	str	r4, [r0, #12]
 8006d70:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006d74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d78:	b94c      	cbnz	r4, 8006d8e <__pow5mult+0x56>
 8006d7a:	f240 2171 	movw	r1, #625	; 0x271
 8006d7e:	4630      	mov	r0, r6
 8006d80:	f7ff ff44 	bl	8006c0c <__i2b>
 8006d84:	2300      	movs	r3, #0
 8006d86:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d8a:	4604      	mov	r4, r0
 8006d8c:	6003      	str	r3, [r0, #0]
 8006d8e:	f04f 0800 	mov.w	r8, #0
 8006d92:	07eb      	lsls	r3, r5, #31
 8006d94:	d50a      	bpl.n	8006dac <__pow5mult+0x74>
 8006d96:	4639      	mov	r1, r7
 8006d98:	4622      	mov	r2, r4
 8006d9a:	4630      	mov	r0, r6
 8006d9c:	f7ff ff3f 	bl	8006c1e <__multiply>
 8006da0:	4639      	mov	r1, r7
 8006da2:	4681      	mov	r9, r0
 8006da4:	4630      	mov	r0, r6
 8006da6:	f7ff fe91 	bl	8006acc <_Bfree>
 8006daa:	464f      	mov	r7, r9
 8006dac:	106d      	asrs	r5, r5, #1
 8006dae:	d00b      	beq.n	8006dc8 <__pow5mult+0x90>
 8006db0:	6820      	ldr	r0, [r4, #0]
 8006db2:	b938      	cbnz	r0, 8006dc4 <__pow5mult+0x8c>
 8006db4:	4622      	mov	r2, r4
 8006db6:	4621      	mov	r1, r4
 8006db8:	4630      	mov	r0, r6
 8006dba:	f7ff ff30 	bl	8006c1e <__multiply>
 8006dbe:	6020      	str	r0, [r4, #0]
 8006dc0:	f8c0 8000 	str.w	r8, [r0]
 8006dc4:	4604      	mov	r4, r0
 8006dc6:	e7e4      	b.n	8006d92 <__pow5mult+0x5a>
 8006dc8:	4638      	mov	r0, r7
 8006dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dce:	bf00      	nop
 8006dd0:	080079d0 	.word	0x080079d0

08006dd4 <__lshift>:
 8006dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dd8:	460c      	mov	r4, r1
 8006dda:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006dde:	6923      	ldr	r3, [r4, #16]
 8006de0:	6849      	ldr	r1, [r1, #4]
 8006de2:	eb0a 0903 	add.w	r9, sl, r3
 8006de6:	68a3      	ldr	r3, [r4, #8]
 8006de8:	4607      	mov	r7, r0
 8006dea:	4616      	mov	r6, r2
 8006dec:	f109 0501 	add.w	r5, r9, #1
 8006df0:	42ab      	cmp	r3, r5
 8006df2:	db31      	blt.n	8006e58 <__lshift+0x84>
 8006df4:	4638      	mov	r0, r7
 8006df6:	f7ff fe35 	bl	8006a64 <_Balloc>
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	4680      	mov	r8, r0
 8006dfe:	f100 0314 	add.w	r3, r0, #20
 8006e02:	4611      	mov	r1, r2
 8006e04:	4552      	cmp	r2, sl
 8006e06:	db2a      	blt.n	8006e5e <__lshift+0x8a>
 8006e08:	6920      	ldr	r0, [r4, #16]
 8006e0a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e0e:	f104 0114 	add.w	r1, r4, #20
 8006e12:	f016 021f 	ands.w	r2, r6, #31
 8006e16:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8006e1a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8006e1e:	d022      	beq.n	8006e66 <__lshift+0x92>
 8006e20:	f1c2 0c20 	rsb	ip, r2, #32
 8006e24:	2000      	movs	r0, #0
 8006e26:	680e      	ldr	r6, [r1, #0]
 8006e28:	4096      	lsls	r6, r2
 8006e2a:	4330      	orrs	r0, r6
 8006e2c:	f843 0b04 	str.w	r0, [r3], #4
 8006e30:	f851 0b04 	ldr.w	r0, [r1], #4
 8006e34:	458e      	cmp	lr, r1
 8006e36:	fa20 f00c 	lsr.w	r0, r0, ip
 8006e3a:	d8f4      	bhi.n	8006e26 <__lshift+0x52>
 8006e3c:	6018      	str	r0, [r3, #0]
 8006e3e:	b108      	cbz	r0, 8006e44 <__lshift+0x70>
 8006e40:	f109 0502 	add.w	r5, r9, #2
 8006e44:	3d01      	subs	r5, #1
 8006e46:	4638      	mov	r0, r7
 8006e48:	f8c8 5010 	str.w	r5, [r8, #16]
 8006e4c:	4621      	mov	r1, r4
 8006e4e:	f7ff fe3d 	bl	8006acc <_Bfree>
 8006e52:	4640      	mov	r0, r8
 8006e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e58:	3101      	adds	r1, #1
 8006e5a:	005b      	lsls	r3, r3, #1
 8006e5c:	e7c8      	b.n	8006df0 <__lshift+0x1c>
 8006e5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006e62:	3201      	adds	r2, #1
 8006e64:	e7ce      	b.n	8006e04 <__lshift+0x30>
 8006e66:	3b04      	subs	r3, #4
 8006e68:	f851 2b04 	ldr.w	r2, [r1], #4
 8006e6c:	f843 2f04 	str.w	r2, [r3, #4]!
 8006e70:	458e      	cmp	lr, r1
 8006e72:	d8f9      	bhi.n	8006e68 <__lshift+0x94>
 8006e74:	e7e6      	b.n	8006e44 <__lshift+0x70>

08006e76 <__mcmp>:
 8006e76:	6903      	ldr	r3, [r0, #16]
 8006e78:	690a      	ldr	r2, [r1, #16]
 8006e7a:	1a9b      	subs	r3, r3, r2
 8006e7c:	b530      	push	{r4, r5, lr}
 8006e7e:	d10c      	bne.n	8006e9a <__mcmp+0x24>
 8006e80:	0092      	lsls	r2, r2, #2
 8006e82:	3014      	adds	r0, #20
 8006e84:	3114      	adds	r1, #20
 8006e86:	1884      	adds	r4, r0, r2
 8006e88:	4411      	add	r1, r2
 8006e8a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006e8e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006e92:	4295      	cmp	r5, r2
 8006e94:	d003      	beq.n	8006e9e <__mcmp+0x28>
 8006e96:	d305      	bcc.n	8006ea4 <__mcmp+0x2e>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	bd30      	pop	{r4, r5, pc}
 8006e9e:	42a0      	cmp	r0, r4
 8006ea0:	d3f3      	bcc.n	8006e8a <__mcmp+0x14>
 8006ea2:	e7fa      	b.n	8006e9a <__mcmp+0x24>
 8006ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ea8:	e7f7      	b.n	8006e9a <__mcmp+0x24>

08006eaa <__mdiff>:
 8006eaa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eae:	460d      	mov	r5, r1
 8006eb0:	4607      	mov	r7, r0
 8006eb2:	4611      	mov	r1, r2
 8006eb4:	4628      	mov	r0, r5
 8006eb6:	4614      	mov	r4, r2
 8006eb8:	f7ff ffdd 	bl	8006e76 <__mcmp>
 8006ebc:	1e06      	subs	r6, r0, #0
 8006ebe:	d108      	bne.n	8006ed2 <__mdiff+0x28>
 8006ec0:	4631      	mov	r1, r6
 8006ec2:	4638      	mov	r0, r7
 8006ec4:	f7ff fdce 	bl	8006a64 <_Balloc>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	6103      	str	r3, [r0, #16]
 8006ecc:	6146      	str	r6, [r0, #20]
 8006ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ed2:	bfa4      	itt	ge
 8006ed4:	4623      	movge	r3, r4
 8006ed6:	462c      	movge	r4, r5
 8006ed8:	4638      	mov	r0, r7
 8006eda:	6861      	ldr	r1, [r4, #4]
 8006edc:	bfa6      	itte	ge
 8006ede:	461d      	movge	r5, r3
 8006ee0:	2600      	movge	r6, #0
 8006ee2:	2601      	movlt	r6, #1
 8006ee4:	f7ff fdbe 	bl	8006a64 <_Balloc>
 8006ee8:	692b      	ldr	r3, [r5, #16]
 8006eea:	60c6      	str	r6, [r0, #12]
 8006eec:	6926      	ldr	r6, [r4, #16]
 8006eee:	f105 0914 	add.w	r9, r5, #20
 8006ef2:	f104 0214 	add.w	r2, r4, #20
 8006ef6:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006efa:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006efe:	f100 0514 	add.w	r5, r0, #20
 8006f02:	f04f 0c00 	mov.w	ip, #0
 8006f06:	f852 ab04 	ldr.w	sl, [r2], #4
 8006f0a:	f859 4b04 	ldr.w	r4, [r9], #4
 8006f0e:	fa1c f18a 	uxtah	r1, ip, sl
 8006f12:	b2a3      	uxth	r3, r4
 8006f14:	1ac9      	subs	r1, r1, r3
 8006f16:	0c23      	lsrs	r3, r4, #16
 8006f18:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006f1c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006f20:	b289      	uxth	r1, r1
 8006f22:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006f26:	45c8      	cmp	r8, r9
 8006f28:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006f2c:	4696      	mov	lr, r2
 8006f2e:	f845 3b04 	str.w	r3, [r5], #4
 8006f32:	d8e8      	bhi.n	8006f06 <__mdiff+0x5c>
 8006f34:	45be      	cmp	lr, r7
 8006f36:	d305      	bcc.n	8006f44 <__mdiff+0x9a>
 8006f38:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006f3c:	b18b      	cbz	r3, 8006f62 <__mdiff+0xb8>
 8006f3e:	6106      	str	r6, [r0, #16]
 8006f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f44:	f85e 1b04 	ldr.w	r1, [lr], #4
 8006f48:	fa1c f381 	uxtah	r3, ip, r1
 8006f4c:	141a      	asrs	r2, r3, #16
 8006f4e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f58:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006f5c:	f845 3b04 	str.w	r3, [r5], #4
 8006f60:	e7e8      	b.n	8006f34 <__mdiff+0x8a>
 8006f62:	3e01      	subs	r6, #1
 8006f64:	e7e8      	b.n	8006f38 <__mdiff+0x8e>

08006f66 <__d2b>:
 8006f66:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f6a:	460e      	mov	r6, r1
 8006f6c:	2101      	movs	r1, #1
 8006f6e:	ec59 8b10 	vmov	r8, r9, d0
 8006f72:	4615      	mov	r5, r2
 8006f74:	f7ff fd76 	bl	8006a64 <_Balloc>
 8006f78:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006f7c:	4607      	mov	r7, r0
 8006f7e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f82:	bb34      	cbnz	r4, 8006fd2 <__d2b+0x6c>
 8006f84:	9301      	str	r3, [sp, #4]
 8006f86:	f1b8 0f00 	cmp.w	r8, #0
 8006f8a:	d027      	beq.n	8006fdc <__d2b+0x76>
 8006f8c:	a802      	add	r0, sp, #8
 8006f8e:	f840 8d08 	str.w	r8, [r0, #-8]!
 8006f92:	f7ff fe0c 	bl	8006bae <__lo0bits>
 8006f96:	9900      	ldr	r1, [sp, #0]
 8006f98:	b1f0      	cbz	r0, 8006fd8 <__d2b+0x72>
 8006f9a:	9a01      	ldr	r2, [sp, #4]
 8006f9c:	f1c0 0320 	rsb	r3, r0, #32
 8006fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa4:	430b      	orrs	r3, r1
 8006fa6:	40c2      	lsrs	r2, r0
 8006fa8:	617b      	str	r3, [r7, #20]
 8006faa:	9201      	str	r2, [sp, #4]
 8006fac:	9b01      	ldr	r3, [sp, #4]
 8006fae:	61bb      	str	r3, [r7, #24]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	bf14      	ite	ne
 8006fb4:	2102      	movne	r1, #2
 8006fb6:	2101      	moveq	r1, #1
 8006fb8:	6139      	str	r1, [r7, #16]
 8006fba:	b1c4      	cbz	r4, 8006fee <__d2b+0x88>
 8006fbc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006fc0:	4404      	add	r4, r0
 8006fc2:	6034      	str	r4, [r6, #0]
 8006fc4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006fc8:	6028      	str	r0, [r5, #0]
 8006fca:	4638      	mov	r0, r7
 8006fcc:	b003      	add	sp, #12
 8006fce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fd6:	e7d5      	b.n	8006f84 <__d2b+0x1e>
 8006fd8:	6179      	str	r1, [r7, #20]
 8006fda:	e7e7      	b.n	8006fac <__d2b+0x46>
 8006fdc:	a801      	add	r0, sp, #4
 8006fde:	f7ff fde6 	bl	8006bae <__lo0bits>
 8006fe2:	9b01      	ldr	r3, [sp, #4]
 8006fe4:	617b      	str	r3, [r7, #20]
 8006fe6:	2101      	movs	r1, #1
 8006fe8:	6139      	str	r1, [r7, #16]
 8006fea:	3020      	adds	r0, #32
 8006fec:	e7e5      	b.n	8006fba <__d2b+0x54>
 8006fee:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006ff2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006ff6:	6030      	str	r0, [r6, #0]
 8006ff8:	6918      	ldr	r0, [r3, #16]
 8006ffa:	f7ff fdb9 	bl	8006b70 <__hi0bits>
 8006ffe:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007002:	e7e1      	b.n	8006fc8 <__d2b+0x62>

08007004 <_sbrk_r>:
 8007004:	b538      	push	{r3, r4, r5, lr}
 8007006:	4c06      	ldr	r4, [pc, #24]	; (8007020 <_sbrk_r+0x1c>)
 8007008:	2300      	movs	r3, #0
 800700a:	4605      	mov	r5, r0
 800700c:	4608      	mov	r0, r1
 800700e:	6023      	str	r3, [r4, #0]
 8007010:	f7fd fb28 	bl	8004664 <_sbrk>
 8007014:	1c43      	adds	r3, r0, #1
 8007016:	d102      	bne.n	800701e <_sbrk_r+0x1a>
 8007018:	6823      	ldr	r3, [r4, #0]
 800701a:	b103      	cbz	r3, 800701e <_sbrk_r+0x1a>
 800701c:	602b      	str	r3, [r5, #0]
 800701e:	bd38      	pop	{r3, r4, r5, pc}
 8007020:	200007ac 	.word	0x200007ac

08007024 <__ssprint_r>:
 8007024:	6893      	ldr	r3, [r2, #8]
 8007026:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800702a:	4681      	mov	r9, r0
 800702c:	460c      	mov	r4, r1
 800702e:	4617      	mov	r7, r2
 8007030:	2b00      	cmp	r3, #0
 8007032:	d060      	beq.n	80070f6 <__ssprint_r+0xd2>
 8007034:	f04f 0b00 	mov.w	fp, #0
 8007038:	f8d2 a000 	ldr.w	sl, [r2]
 800703c:	465e      	mov	r6, fp
 800703e:	b356      	cbz	r6, 8007096 <__ssprint_r+0x72>
 8007040:	68a3      	ldr	r3, [r4, #8]
 8007042:	429e      	cmp	r6, r3
 8007044:	d344      	bcc.n	80070d0 <__ssprint_r+0xac>
 8007046:	89a2      	ldrh	r2, [r4, #12]
 8007048:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800704c:	d03e      	beq.n	80070cc <__ssprint_r+0xa8>
 800704e:	6825      	ldr	r5, [r4, #0]
 8007050:	6921      	ldr	r1, [r4, #16]
 8007052:	eba5 0801 	sub.w	r8, r5, r1
 8007056:	6965      	ldr	r5, [r4, #20]
 8007058:	2302      	movs	r3, #2
 800705a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800705e:	fb95 f5f3 	sdiv	r5, r5, r3
 8007062:	f108 0301 	add.w	r3, r8, #1
 8007066:	4433      	add	r3, r6
 8007068:	429d      	cmp	r5, r3
 800706a:	bf38      	it	cc
 800706c:	461d      	movcc	r5, r3
 800706e:	0553      	lsls	r3, r2, #21
 8007070:	d546      	bpl.n	8007100 <__ssprint_r+0xdc>
 8007072:	4629      	mov	r1, r5
 8007074:	4648      	mov	r0, r9
 8007076:	f7ff facf 	bl	8006618 <_malloc_r>
 800707a:	b998      	cbnz	r0, 80070a4 <__ssprint_r+0x80>
 800707c:	230c      	movs	r3, #12
 800707e:	f8c9 3000 	str.w	r3, [r9]
 8007082:	89a3      	ldrh	r3, [r4, #12]
 8007084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007088:	81a3      	strh	r3, [r4, #12]
 800708a:	2300      	movs	r3, #0
 800708c:	60bb      	str	r3, [r7, #8]
 800708e:	607b      	str	r3, [r7, #4]
 8007090:	f04f 30ff 	mov.w	r0, #4294967295
 8007094:	e031      	b.n	80070fa <__ssprint_r+0xd6>
 8007096:	f8da b000 	ldr.w	fp, [sl]
 800709a:	f8da 6004 	ldr.w	r6, [sl, #4]
 800709e:	f10a 0a08 	add.w	sl, sl, #8
 80070a2:	e7cc      	b.n	800703e <__ssprint_r+0x1a>
 80070a4:	4642      	mov	r2, r8
 80070a6:	6921      	ldr	r1, [r4, #16]
 80070a8:	9001      	str	r0, [sp, #4]
 80070aa:	f7ff fcc3 	bl	8006a34 <memcpy>
 80070ae:	89a2      	ldrh	r2, [r4, #12]
 80070b0:	9b01      	ldr	r3, [sp, #4]
 80070b2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80070b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80070ba:	81a2      	strh	r2, [r4, #12]
 80070bc:	6123      	str	r3, [r4, #16]
 80070be:	6165      	str	r5, [r4, #20]
 80070c0:	4443      	add	r3, r8
 80070c2:	eba5 0508 	sub.w	r5, r5, r8
 80070c6:	6023      	str	r3, [r4, #0]
 80070c8:	60a5      	str	r5, [r4, #8]
 80070ca:	4633      	mov	r3, r6
 80070cc:	429e      	cmp	r6, r3
 80070ce:	d200      	bcs.n	80070d2 <__ssprint_r+0xae>
 80070d0:	4633      	mov	r3, r6
 80070d2:	461a      	mov	r2, r3
 80070d4:	4659      	mov	r1, fp
 80070d6:	6820      	ldr	r0, [r4, #0]
 80070d8:	9301      	str	r3, [sp, #4]
 80070da:	f000 f971 	bl	80073c0 <memmove>
 80070de:	68a2      	ldr	r2, [r4, #8]
 80070e0:	9b01      	ldr	r3, [sp, #4]
 80070e2:	1ad2      	subs	r2, r2, r3
 80070e4:	60a2      	str	r2, [r4, #8]
 80070e6:	6822      	ldr	r2, [r4, #0]
 80070e8:	4413      	add	r3, r2
 80070ea:	6023      	str	r3, [r4, #0]
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	1b9e      	subs	r6, r3, r6
 80070f0:	60be      	str	r6, [r7, #8]
 80070f2:	2e00      	cmp	r6, #0
 80070f4:	d1cf      	bne.n	8007096 <__ssprint_r+0x72>
 80070f6:	2000      	movs	r0, #0
 80070f8:	6078      	str	r0, [r7, #4]
 80070fa:	b003      	add	sp, #12
 80070fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007100:	462a      	mov	r2, r5
 8007102:	4648      	mov	r0, r9
 8007104:	f000 f97e 	bl	8007404 <_realloc_r>
 8007108:	4603      	mov	r3, r0
 800710a:	2800      	cmp	r0, #0
 800710c:	d1d6      	bne.n	80070bc <__ssprint_r+0x98>
 800710e:	6921      	ldr	r1, [r4, #16]
 8007110:	4648      	mov	r0, r9
 8007112:	f000 f885 	bl	8007220 <_free_r>
 8007116:	e7b1      	b.n	800707c <__ssprint_r+0x58>

08007118 <_calloc_r>:
 8007118:	b510      	push	{r4, lr}
 800711a:	4351      	muls	r1, r2
 800711c:	f7ff fa7c 	bl	8006618 <_malloc_r>
 8007120:	4604      	mov	r4, r0
 8007122:	b198      	cbz	r0, 800714c <_calloc_r+0x34>
 8007124:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007128:	f022 0203 	bic.w	r2, r2, #3
 800712c:	3a04      	subs	r2, #4
 800712e:	2a24      	cmp	r2, #36	; 0x24
 8007130:	d81b      	bhi.n	800716a <_calloc_r+0x52>
 8007132:	2a13      	cmp	r2, #19
 8007134:	d917      	bls.n	8007166 <_calloc_r+0x4e>
 8007136:	2100      	movs	r1, #0
 8007138:	2a1b      	cmp	r2, #27
 800713a:	6001      	str	r1, [r0, #0]
 800713c:	6041      	str	r1, [r0, #4]
 800713e:	d807      	bhi.n	8007150 <_calloc_r+0x38>
 8007140:	f100 0308 	add.w	r3, r0, #8
 8007144:	2200      	movs	r2, #0
 8007146:	601a      	str	r2, [r3, #0]
 8007148:	605a      	str	r2, [r3, #4]
 800714a:	609a      	str	r2, [r3, #8]
 800714c:	4620      	mov	r0, r4
 800714e:	bd10      	pop	{r4, pc}
 8007150:	2a24      	cmp	r2, #36	; 0x24
 8007152:	6081      	str	r1, [r0, #8]
 8007154:	60c1      	str	r1, [r0, #12]
 8007156:	bf11      	iteee	ne
 8007158:	f100 0310 	addne.w	r3, r0, #16
 800715c:	6101      	streq	r1, [r0, #16]
 800715e:	f100 0318 	addeq.w	r3, r0, #24
 8007162:	6141      	streq	r1, [r0, #20]
 8007164:	e7ee      	b.n	8007144 <_calloc_r+0x2c>
 8007166:	4603      	mov	r3, r0
 8007168:	e7ec      	b.n	8007144 <_calloc_r+0x2c>
 800716a:	2100      	movs	r1, #0
 800716c:	f000 f942 	bl	80073f4 <memset>
 8007170:	e7ec      	b.n	800714c <_calloc_r+0x34>
	...

08007174 <_malloc_trim_r>:
 8007174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007178:	4f25      	ldr	r7, [pc, #148]	; (8007210 <_malloc_trim_r+0x9c>)
 800717a:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800721c <_malloc_trim_r+0xa8>
 800717e:	4689      	mov	r9, r1
 8007180:	4606      	mov	r6, r0
 8007182:	f7ff fc63 	bl	8006a4c <__malloc_lock>
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	685d      	ldr	r5, [r3, #4]
 800718a:	f1a8 0411 	sub.w	r4, r8, #17
 800718e:	f025 0503 	bic.w	r5, r5, #3
 8007192:	eba4 0409 	sub.w	r4, r4, r9
 8007196:	442c      	add	r4, r5
 8007198:	fbb4 f4f8 	udiv	r4, r4, r8
 800719c:	3c01      	subs	r4, #1
 800719e:	fb08 f404 	mul.w	r4, r8, r4
 80071a2:	4544      	cmp	r4, r8
 80071a4:	da05      	bge.n	80071b2 <_malloc_trim_r+0x3e>
 80071a6:	4630      	mov	r0, r6
 80071a8:	f7ff fc56 	bl	8006a58 <__malloc_unlock>
 80071ac:	2000      	movs	r0, #0
 80071ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071b2:	2100      	movs	r1, #0
 80071b4:	4630      	mov	r0, r6
 80071b6:	f7ff ff25 	bl	8007004 <_sbrk_r>
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	442b      	add	r3, r5
 80071be:	4298      	cmp	r0, r3
 80071c0:	d1f1      	bne.n	80071a6 <_malloc_trim_r+0x32>
 80071c2:	4261      	negs	r1, r4
 80071c4:	4630      	mov	r0, r6
 80071c6:	f7ff ff1d 	bl	8007004 <_sbrk_r>
 80071ca:	3001      	adds	r0, #1
 80071cc:	d110      	bne.n	80071f0 <_malloc_trim_r+0x7c>
 80071ce:	2100      	movs	r1, #0
 80071d0:	4630      	mov	r0, r6
 80071d2:	f7ff ff17 	bl	8007004 <_sbrk_r>
 80071d6:	68ba      	ldr	r2, [r7, #8]
 80071d8:	1a83      	subs	r3, r0, r2
 80071da:	2b0f      	cmp	r3, #15
 80071dc:	dde3      	ble.n	80071a6 <_malloc_trim_r+0x32>
 80071de:	490d      	ldr	r1, [pc, #52]	; (8007214 <_malloc_trim_r+0xa0>)
 80071e0:	6809      	ldr	r1, [r1, #0]
 80071e2:	1a40      	subs	r0, r0, r1
 80071e4:	490c      	ldr	r1, [pc, #48]	; (8007218 <_malloc_trim_r+0xa4>)
 80071e6:	f043 0301 	orr.w	r3, r3, #1
 80071ea:	6008      	str	r0, [r1, #0]
 80071ec:	6053      	str	r3, [r2, #4]
 80071ee:	e7da      	b.n	80071a6 <_malloc_trim_r+0x32>
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	4a09      	ldr	r2, [pc, #36]	; (8007218 <_malloc_trim_r+0xa4>)
 80071f4:	1b2d      	subs	r5, r5, r4
 80071f6:	f045 0501 	orr.w	r5, r5, #1
 80071fa:	605d      	str	r5, [r3, #4]
 80071fc:	6813      	ldr	r3, [r2, #0]
 80071fe:	4630      	mov	r0, r6
 8007200:	1b1c      	subs	r4, r3, r4
 8007202:	6014      	str	r4, [r2, #0]
 8007204:	f7ff fc28 	bl	8006a58 <__malloc_unlock>
 8007208:	2001      	movs	r0, #1
 800720a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800720e:	bf00      	nop
 8007210:	20000118 	.word	0x20000118
 8007214:	20000520 	.word	0x20000520
 8007218:	200006b8 	.word	0x200006b8
 800721c:	00000080 	.word	0x00000080

08007220 <_free_r>:
 8007220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007224:	4604      	mov	r4, r0
 8007226:	4688      	mov	r8, r1
 8007228:	2900      	cmp	r1, #0
 800722a:	f000 80ab 	beq.w	8007384 <_free_r+0x164>
 800722e:	f7ff fc0d 	bl	8006a4c <__malloc_lock>
 8007232:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007236:	4d54      	ldr	r5, [pc, #336]	; (8007388 <_free_r+0x168>)
 8007238:	f022 0001 	bic.w	r0, r2, #1
 800723c:	f1a8 0308 	sub.w	r3, r8, #8
 8007240:	181f      	adds	r7, r3, r0
 8007242:	68a9      	ldr	r1, [r5, #8]
 8007244:	687e      	ldr	r6, [r7, #4]
 8007246:	428f      	cmp	r7, r1
 8007248:	f026 0603 	bic.w	r6, r6, #3
 800724c:	f002 0201 	and.w	r2, r2, #1
 8007250:	d11b      	bne.n	800728a <_free_r+0x6a>
 8007252:	4430      	add	r0, r6
 8007254:	b93a      	cbnz	r2, 8007266 <_free_r+0x46>
 8007256:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800725a:	1a9b      	subs	r3, r3, r2
 800725c:	4410      	add	r0, r2
 800725e:	6899      	ldr	r1, [r3, #8]
 8007260:	68da      	ldr	r2, [r3, #12]
 8007262:	60ca      	str	r2, [r1, #12]
 8007264:	6091      	str	r1, [r2, #8]
 8007266:	f040 0201 	orr.w	r2, r0, #1
 800726a:	605a      	str	r2, [r3, #4]
 800726c:	60ab      	str	r3, [r5, #8]
 800726e:	4b47      	ldr	r3, [pc, #284]	; (800738c <_free_r+0x16c>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4298      	cmp	r0, r3
 8007274:	d304      	bcc.n	8007280 <_free_r+0x60>
 8007276:	4b46      	ldr	r3, [pc, #280]	; (8007390 <_free_r+0x170>)
 8007278:	4620      	mov	r0, r4
 800727a:	6819      	ldr	r1, [r3, #0]
 800727c:	f7ff ff7a 	bl	8007174 <_malloc_trim_r>
 8007280:	4620      	mov	r0, r4
 8007282:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007286:	f7ff bbe7 	b.w	8006a58 <__malloc_unlock>
 800728a:	607e      	str	r6, [r7, #4]
 800728c:	2a00      	cmp	r2, #0
 800728e:	d139      	bne.n	8007304 <_free_r+0xe4>
 8007290:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8007294:	1a5b      	subs	r3, r3, r1
 8007296:	4408      	add	r0, r1
 8007298:	6899      	ldr	r1, [r3, #8]
 800729a:	f105 0e08 	add.w	lr, r5, #8
 800729e:	4571      	cmp	r1, lr
 80072a0:	d032      	beq.n	8007308 <_free_r+0xe8>
 80072a2:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80072a6:	f8c1 e00c 	str.w	lr, [r1, #12]
 80072aa:	f8ce 1008 	str.w	r1, [lr, #8]
 80072ae:	19b9      	adds	r1, r7, r6
 80072b0:	6849      	ldr	r1, [r1, #4]
 80072b2:	07c9      	lsls	r1, r1, #31
 80072b4:	d40a      	bmi.n	80072cc <_free_r+0xac>
 80072b6:	4430      	add	r0, r6
 80072b8:	68b9      	ldr	r1, [r7, #8]
 80072ba:	bb3a      	cbnz	r2, 800730c <_free_r+0xec>
 80072bc:	4e35      	ldr	r6, [pc, #212]	; (8007394 <_free_r+0x174>)
 80072be:	42b1      	cmp	r1, r6
 80072c0:	d124      	bne.n	800730c <_free_r+0xec>
 80072c2:	616b      	str	r3, [r5, #20]
 80072c4:	612b      	str	r3, [r5, #16]
 80072c6:	2201      	movs	r2, #1
 80072c8:	60d9      	str	r1, [r3, #12]
 80072ca:	6099      	str	r1, [r3, #8]
 80072cc:	f040 0101 	orr.w	r1, r0, #1
 80072d0:	6059      	str	r1, [r3, #4]
 80072d2:	5018      	str	r0, [r3, r0]
 80072d4:	2a00      	cmp	r2, #0
 80072d6:	d1d3      	bne.n	8007280 <_free_r+0x60>
 80072d8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80072dc:	d21a      	bcs.n	8007314 <_free_r+0xf4>
 80072de:	08c0      	lsrs	r0, r0, #3
 80072e0:	1081      	asrs	r1, r0, #2
 80072e2:	2201      	movs	r2, #1
 80072e4:	408a      	lsls	r2, r1
 80072e6:	6869      	ldr	r1, [r5, #4]
 80072e8:	3001      	adds	r0, #1
 80072ea:	430a      	orrs	r2, r1
 80072ec:	606a      	str	r2, [r5, #4]
 80072ee:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80072f2:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80072f6:	6099      	str	r1, [r3, #8]
 80072f8:	3a08      	subs	r2, #8
 80072fa:	60da      	str	r2, [r3, #12]
 80072fc:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8007300:	60cb      	str	r3, [r1, #12]
 8007302:	e7bd      	b.n	8007280 <_free_r+0x60>
 8007304:	2200      	movs	r2, #0
 8007306:	e7d2      	b.n	80072ae <_free_r+0x8e>
 8007308:	2201      	movs	r2, #1
 800730a:	e7d0      	b.n	80072ae <_free_r+0x8e>
 800730c:	68fe      	ldr	r6, [r7, #12]
 800730e:	60ce      	str	r6, [r1, #12]
 8007310:	60b1      	str	r1, [r6, #8]
 8007312:	e7db      	b.n	80072cc <_free_r+0xac>
 8007314:	0a42      	lsrs	r2, r0, #9
 8007316:	2a04      	cmp	r2, #4
 8007318:	d813      	bhi.n	8007342 <_free_r+0x122>
 800731a:	0982      	lsrs	r2, r0, #6
 800731c:	3238      	adds	r2, #56	; 0x38
 800731e:	1c51      	adds	r1, r2, #1
 8007320:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007324:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8007328:	428e      	cmp	r6, r1
 800732a:	d124      	bne.n	8007376 <_free_r+0x156>
 800732c:	2001      	movs	r0, #1
 800732e:	1092      	asrs	r2, r2, #2
 8007330:	fa00 f202 	lsl.w	r2, r0, r2
 8007334:	6868      	ldr	r0, [r5, #4]
 8007336:	4302      	orrs	r2, r0
 8007338:	606a      	str	r2, [r5, #4]
 800733a:	60de      	str	r6, [r3, #12]
 800733c:	6099      	str	r1, [r3, #8]
 800733e:	60b3      	str	r3, [r6, #8]
 8007340:	e7de      	b.n	8007300 <_free_r+0xe0>
 8007342:	2a14      	cmp	r2, #20
 8007344:	d801      	bhi.n	800734a <_free_r+0x12a>
 8007346:	325b      	adds	r2, #91	; 0x5b
 8007348:	e7e9      	b.n	800731e <_free_r+0xfe>
 800734a:	2a54      	cmp	r2, #84	; 0x54
 800734c:	d802      	bhi.n	8007354 <_free_r+0x134>
 800734e:	0b02      	lsrs	r2, r0, #12
 8007350:	326e      	adds	r2, #110	; 0x6e
 8007352:	e7e4      	b.n	800731e <_free_r+0xfe>
 8007354:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007358:	d802      	bhi.n	8007360 <_free_r+0x140>
 800735a:	0bc2      	lsrs	r2, r0, #15
 800735c:	3277      	adds	r2, #119	; 0x77
 800735e:	e7de      	b.n	800731e <_free_r+0xfe>
 8007360:	f240 5154 	movw	r1, #1364	; 0x554
 8007364:	428a      	cmp	r2, r1
 8007366:	bf9a      	itte	ls
 8007368:	0c82      	lsrls	r2, r0, #18
 800736a:	327c      	addls	r2, #124	; 0x7c
 800736c:	227e      	movhi	r2, #126	; 0x7e
 800736e:	e7d6      	b.n	800731e <_free_r+0xfe>
 8007370:	6889      	ldr	r1, [r1, #8]
 8007372:	428e      	cmp	r6, r1
 8007374:	d004      	beq.n	8007380 <_free_r+0x160>
 8007376:	684a      	ldr	r2, [r1, #4]
 8007378:	f022 0203 	bic.w	r2, r2, #3
 800737c:	4290      	cmp	r0, r2
 800737e:	d3f7      	bcc.n	8007370 <_free_r+0x150>
 8007380:	68ce      	ldr	r6, [r1, #12]
 8007382:	e7da      	b.n	800733a <_free_r+0x11a>
 8007384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007388:	20000118 	.word	0x20000118
 800738c:	20000524 	.word	0x20000524
 8007390:	200006e8 	.word	0x200006e8
 8007394:	20000120 	.word	0x20000120

08007398 <__retarget_lock_acquire_recursive>:
 8007398:	4770      	bx	lr

0800739a <__retarget_lock_release_recursive>:
 800739a:	4770      	bx	lr

0800739c <__ascii_mbtowc>:
 800739c:	b082      	sub	sp, #8
 800739e:	b901      	cbnz	r1, 80073a2 <__ascii_mbtowc+0x6>
 80073a0:	a901      	add	r1, sp, #4
 80073a2:	b142      	cbz	r2, 80073b6 <__ascii_mbtowc+0x1a>
 80073a4:	b14b      	cbz	r3, 80073ba <__ascii_mbtowc+0x1e>
 80073a6:	7813      	ldrb	r3, [r2, #0]
 80073a8:	600b      	str	r3, [r1, #0]
 80073aa:	7812      	ldrb	r2, [r2, #0]
 80073ac:	1c10      	adds	r0, r2, #0
 80073ae:	bf18      	it	ne
 80073b0:	2001      	movne	r0, #1
 80073b2:	b002      	add	sp, #8
 80073b4:	4770      	bx	lr
 80073b6:	4610      	mov	r0, r2
 80073b8:	e7fb      	b.n	80073b2 <__ascii_mbtowc+0x16>
 80073ba:	f06f 0001 	mvn.w	r0, #1
 80073be:	e7f8      	b.n	80073b2 <__ascii_mbtowc+0x16>

080073c0 <memmove>:
 80073c0:	4288      	cmp	r0, r1
 80073c2:	b510      	push	{r4, lr}
 80073c4:	eb01 0302 	add.w	r3, r1, r2
 80073c8:	d803      	bhi.n	80073d2 <memmove+0x12>
 80073ca:	1e42      	subs	r2, r0, #1
 80073cc:	4299      	cmp	r1, r3
 80073ce:	d10c      	bne.n	80073ea <memmove+0x2a>
 80073d0:	bd10      	pop	{r4, pc}
 80073d2:	4298      	cmp	r0, r3
 80073d4:	d2f9      	bcs.n	80073ca <memmove+0xa>
 80073d6:	1881      	adds	r1, r0, r2
 80073d8:	1ad2      	subs	r2, r2, r3
 80073da:	42d3      	cmn	r3, r2
 80073dc:	d100      	bne.n	80073e0 <memmove+0x20>
 80073de:	bd10      	pop	{r4, pc}
 80073e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80073e4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80073e8:	e7f7      	b.n	80073da <memmove+0x1a>
 80073ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073ee:	f802 4f01 	strb.w	r4, [r2, #1]!
 80073f2:	e7eb      	b.n	80073cc <memmove+0xc>

080073f4 <memset>:
 80073f4:	4402      	add	r2, r0
 80073f6:	4603      	mov	r3, r0
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d100      	bne.n	80073fe <memset+0xa>
 80073fc:	4770      	bx	lr
 80073fe:	f803 1b01 	strb.w	r1, [r3], #1
 8007402:	e7f9      	b.n	80073f8 <memset+0x4>

08007404 <_realloc_r>:
 8007404:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007408:	4682      	mov	sl, r0
 800740a:	460c      	mov	r4, r1
 800740c:	b929      	cbnz	r1, 800741a <_realloc_r+0x16>
 800740e:	4611      	mov	r1, r2
 8007410:	b003      	add	sp, #12
 8007412:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007416:	f7ff b8ff 	b.w	8006618 <_malloc_r>
 800741a:	9201      	str	r2, [sp, #4]
 800741c:	f7ff fb16 	bl	8006a4c <__malloc_lock>
 8007420:	9a01      	ldr	r2, [sp, #4]
 8007422:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8007426:	f102 080b 	add.w	r8, r2, #11
 800742a:	f1b8 0f16 	cmp.w	r8, #22
 800742e:	f1a4 0908 	sub.w	r9, r4, #8
 8007432:	f025 0603 	bic.w	r6, r5, #3
 8007436:	d90a      	bls.n	800744e <_realloc_r+0x4a>
 8007438:	f038 0807 	bics.w	r8, r8, #7
 800743c:	d509      	bpl.n	8007452 <_realloc_r+0x4e>
 800743e:	230c      	movs	r3, #12
 8007440:	f8ca 3000 	str.w	r3, [sl]
 8007444:	2700      	movs	r7, #0
 8007446:	4638      	mov	r0, r7
 8007448:	b003      	add	sp, #12
 800744a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800744e:	f04f 0810 	mov.w	r8, #16
 8007452:	4590      	cmp	r8, r2
 8007454:	d3f3      	bcc.n	800743e <_realloc_r+0x3a>
 8007456:	45b0      	cmp	r8, r6
 8007458:	f340 8145 	ble.w	80076e6 <_realloc_r+0x2e2>
 800745c:	4ba8      	ldr	r3, [pc, #672]	; (8007700 <_realloc_r+0x2fc>)
 800745e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8007462:	eb09 0106 	add.w	r1, r9, r6
 8007466:	4571      	cmp	r1, lr
 8007468:	469b      	mov	fp, r3
 800746a:	684b      	ldr	r3, [r1, #4]
 800746c:	d005      	beq.n	800747a <_realloc_r+0x76>
 800746e:	f023 0001 	bic.w	r0, r3, #1
 8007472:	4408      	add	r0, r1
 8007474:	6840      	ldr	r0, [r0, #4]
 8007476:	07c7      	lsls	r7, r0, #31
 8007478:	d447      	bmi.n	800750a <_realloc_r+0x106>
 800747a:	f023 0303 	bic.w	r3, r3, #3
 800747e:	4571      	cmp	r1, lr
 8007480:	eb06 0703 	add.w	r7, r6, r3
 8007484:	d119      	bne.n	80074ba <_realloc_r+0xb6>
 8007486:	f108 0010 	add.w	r0, r8, #16
 800748a:	4287      	cmp	r7, r0
 800748c:	db3f      	blt.n	800750e <_realloc_r+0x10a>
 800748e:	eb09 0308 	add.w	r3, r9, r8
 8007492:	eba7 0708 	sub.w	r7, r7, r8
 8007496:	f047 0701 	orr.w	r7, r7, #1
 800749a:	f8cb 3008 	str.w	r3, [fp, #8]
 800749e:	605f      	str	r7, [r3, #4]
 80074a0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80074a4:	f003 0301 	and.w	r3, r3, #1
 80074a8:	ea43 0308 	orr.w	r3, r3, r8
 80074ac:	f844 3c04 	str.w	r3, [r4, #-4]
 80074b0:	4650      	mov	r0, sl
 80074b2:	f7ff fad1 	bl	8006a58 <__malloc_unlock>
 80074b6:	4627      	mov	r7, r4
 80074b8:	e7c5      	b.n	8007446 <_realloc_r+0x42>
 80074ba:	45b8      	cmp	r8, r7
 80074bc:	dc27      	bgt.n	800750e <_realloc_r+0x10a>
 80074be:	68cb      	ldr	r3, [r1, #12]
 80074c0:	688a      	ldr	r2, [r1, #8]
 80074c2:	60d3      	str	r3, [r2, #12]
 80074c4:	609a      	str	r2, [r3, #8]
 80074c6:	eba7 0008 	sub.w	r0, r7, r8
 80074ca:	280f      	cmp	r0, #15
 80074cc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80074d0:	eb09 0207 	add.w	r2, r9, r7
 80074d4:	f240 8109 	bls.w	80076ea <_realloc_r+0x2e6>
 80074d8:	eb09 0108 	add.w	r1, r9, r8
 80074dc:	f003 0301 	and.w	r3, r3, #1
 80074e0:	ea43 0308 	orr.w	r3, r3, r8
 80074e4:	f040 0001 	orr.w	r0, r0, #1
 80074e8:	f8c9 3004 	str.w	r3, [r9, #4]
 80074ec:	6048      	str	r0, [r1, #4]
 80074ee:	6853      	ldr	r3, [r2, #4]
 80074f0:	f043 0301 	orr.w	r3, r3, #1
 80074f4:	6053      	str	r3, [r2, #4]
 80074f6:	3108      	adds	r1, #8
 80074f8:	4650      	mov	r0, sl
 80074fa:	f7ff fe91 	bl	8007220 <_free_r>
 80074fe:	4650      	mov	r0, sl
 8007500:	f7ff faaa 	bl	8006a58 <__malloc_unlock>
 8007504:	f109 0708 	add.w	r7, r9, #8
 8007508:	e79d      	b.n	8007446 <_realloc_r+0x42>
 800750a:	2300      	movs	r3, #0
 800750c:	4619      	mov	r1, r3
 800750e:	07e8      	lsls	r0, r5, #31
 8007510:	f100 8084 	bmi.w	800761c <_realloc_r+0x218>
 8007514:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8007518:	eba9 0505 	sub.w	r5, r9, r5
 800751c:	6868      	ldr	r0, [r5, #4]
 800751e:	f020 0003 	bic.w	r0, r0, #3
 8007522:	4430      	add	r0, r6
 8007524:	2900      	cmp	r1, #0
 8007526:	d076      	beq.n	8007616 <_realloc_r+0x212>
 8007528:	4571      	cmp	r1, lr
 800752a:	d150      	bne.n	80075ce <_realloc_r+0x1ca>
 800752c:	4403      	add	r3, r0
 800752e:	f108 0110 	add.w	r1, r8, #16
 8007532:	428b      	cmp	r3, r1
 8007534:	db6f      	blt.n	8007616 <_realloc_r+0x212>
 8007536:	462f      	mov	r7, r5
 8007538:	68ea      	ldr	r2, [r5, #12]
 800753a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800753e:	60ca      	str	r2, [r1, #12]
 8007540:	6091      	str	r1, [r2, #8]
 8007542:	1f32      	subs	r2, r6, #4
 8007544:	2a24      	cmp	r2, #36	; 0x24
 8007546:	d83b      	bhi.n	80075c0 <_realloc_r+0x1bc>
 8007548:	2a13      	cmp	r2, #19
 800754a:	d936      	bls.n	80075ba <_realloc_r+0x1b6>
 800754c:	6821      	ldr	r1, [r4, #0]
 800754e:	60a9      	str	r1, [r5, #8]
 8007550:	6861      	ldr	r1, [r4, #4]
 8007552:	60e9      	str	r1, [r5, #12]
 8007554:	2a1b      	cmp	r2, #27
 8007556:	d81c      	bhi.n	8007592 <_realloc_r+0x18e>
 8007558:	f105 0210 	add.w	r2, r5, #16
 800755c:	f104 0108 	add.w	r1, r4, #8
 8007560:	6808      	ldr	r0, [r1, #0]
 8007562:	6010      	str	r0, [r2, #0]
 8007564:	6848      	ldr	r0, [r1, #4]
 8007566:	6050      	str	r0, [r2, #4]
 8007568:	6889      	ldr	r1, [r1, #8]
 800756a:	6091      	str	r1, [r2, #8]
 800756c:	eb05 0208 	add.w	r2, r5, r8
 8007570:	eba3 0308 	sub.w	r3, r3, r8
 8007574:	f043 0301 	orr.w	r3, r3, #1
 8007578:	f8cb 2008 	str.w	r2, [fp, #8]
 800757c:	6053      	str	r3, [r2, #4]
 800757e:	686b      	ldr	r3, [r5, #4]
 8007580:	f003 0301 	and.w	r3, r3, #1
 8007584:	ea43 0308 	orr.w	r3, r3, r8
 8007588:	606b      	str	r3, [r5, #4]
 800758a:	4650      	mov	r0, sl
 800758c:	f7ff fa64 	bl	8006a58 <__malloc_unlock>
 8007590:	e759      	b.n	8007446 <_realloc_r+0x42>
 8007592:	68a1      	ldr	r1, [r4, #8]
 8007594:	6129      	str	r1, [r5, #16]
 8007596:	68e1      	ldr	r1, [r4, #12]
 8007598:	6169      	str	r1, [r5, #20]
 800759a:	2a24      	cmp	r2, #36	; 0x24
 800759c:	bf01      	itttt	eq
 800759e:	6922      	ldreq	r2, [r4, #16]
 80075a0:	61aa      	streq	r2, [r5, #24]
 80075a2:	6960      	ldreq	r0, [r4, #20]
 80075a4:	61e8      	streq	r0, [r5, #28]
 80075a6:	bf19      	ittee	ne
 80075a8:	f105 0218 	addne.w	r2, r5, #24
 80075ac:	f104 0110 	addne.w	r1, r4, #16
 80075b0:	f105 0220 	addeq.w	r2, r5, #32
 80075b4:	f104 0118 	addeq.w	r1, r4, #24
 80075b8:	e7d2      	b.n	8007560 <_realloc_r+0x15c>
 80075ba:	463a      	mov	r2, r7
 80075bc:	4621      	mov	r1, r4
 80075be:	e7cf      	b.n	8007560 <_realloc_r+0x15c>
 80075c0:	4621      	mov	r1, r4
 80075c2:	4638      	mov	r0, r7
 80075c4:	9301      	str	r3, [sp, #4]
 80075c6:	f7ff fefb 	bl	80073c0 <memmove>
 80075ca:	9b01      	ldr	r3, [sp, #4]
 80075cc:	e7ce      	b.n	800756c <_realloc_r+0x168>
 80075ce:	18c7      	adds	r7, r0, r3
 80075d0:	45b8      	cmp	r8, r7
 80075d2:	dc20      	bgt.n	8007616 <_realloc_r+0x212>
 80075d4:	68cb      	ldr	r3, [r1, #12]
 80075d6:	688a      	ldr	r2, [r1, #8]
 80075d8:	60d3      	str	r3, [r2, #12]
 80075da:	609a      	str	r2, [r3, #8]
 80075dc:	4628      	mov	r0, r5
 80075de:	68eb      	ldr	r3, [r5, #12]
 80075e0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80075e4:	60d3      	str	r3, [r2, #12]
 80075e6:	609a      	str	r2, [r3, #8]
 80075e8:	1f32      	subs	r2, r6, #4
 80075ea:	2a24      	cmp	r2, #36	; 0x24
 80075ec:	d842      	bhi.n	8007674 <_realloc_r+0x270>
 80075ee:	2a13      	cmp	r2, #19
 80075f0:	d93e      	bls.n	8007670 <_realloc_r+0x26c>
 80075f2:	6823      	ldr	r3, [r4, #0]
 80075f4:	60ab      	str	r3, [r5, #8]
 80075f6:	6863      	ldr	r3, [r4, #4]
 80075f8:	60eb      	str	r3, [r5, #12]
 80075fa:	2a1b      	cmp	r2, #27
 80075fc:	d824      	bhi.n	8007648 <_realloc_r+0x244>
 80075fe:	f105 0010 	add.w	r0, r5, #16
 8007602:	f104 0308 	add.w	r3, r4, #8
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	6002      	str	r2, [r0, #0]
 800760a:	685a      	ldr	r2, [r3, #4]
 800760c:	6042      	str	r2, [r0, #4]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	6083      	str	r3, [r0, #8]
 8007612:	46a9      	mov	r9, r5
 8007614:	e757      	b.n	80074c6 <_realloc_r+0xc2>
 8007616:	4580      	cmp	r8, r0
 8007618:	4607      	mov	r7, r0
 800761a:	dddf      	ble.n	80075dc <_realloc_r+0x1d8>
 800761c:	4611      	mov	r1, r2
 800761e:	4650      	mov	r0, sl
 8007620:	f7fe fffa 	bl	8006618 <_malloc_r>
 8007624:	4607      	mov	r7, r0
 8007626:	2800      	cmp	r0, #0
 8007628:	d0af      	beq.n	800758a <_realloc_r+0x186>
 800762a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800762e:	f023 0301 	bic.w	r3, r3, #1
 8007632:	f1a0 0208 	sub.w	r2, r0, #8
 8007636:	444b      	add	r3, r9
 8007638:	429a      	cmp	r2, r3
 800763a:	d11f      	bne.n	800767c <_realloc_r+0x278>
 800763c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8007640:	f027 0703 	bic.w	r7, r7, #3
 8007644:	4437      	add	r7, r6
 8007646:	e73e      	b.n	80074c6 <_realloc_r+0xc2>
 8007648:	68a3      	ldr	r3, [r4, #8]
 800764a:	612b      	str	r3, [r5, #16]
 800764c:	68e3      	ldr	r3, [r4, #12]
 800764e:	616b      	str	r3, [r5, #20]
 8007650:	2a24      	cmp	r2, #36	; 0x24
 8007652:	bf01      	itttt	eq
 8007654:	6923      	ldreq	r3, [r4, #16]
 8007656:	61ab      	streq	r3, [r5, #24]
 8007658:	6962      	ldreq	r2, [r4, #20]
 800765a:	61ea      	streq	r2, [r5, #28]
 800765c:	bf19      	ittee	ne
 800765e:	f105 0018 	addne.w	r0, r5, #24
 8007662:	f104 0310 	addne.w	r3, r4, #16
 8007666:	f105 0020 	addeq.w	r0, r5, #32
 800766a:	f104 0318 	addeq.w	r3, r4, #24
 800766e:	e7ca      	b.n	8007606 <_realloc_r+0x202>
 8007670:	4623      	mov	r3, r4
 8007672:	e7c8      	b.n	8007606 <_realloc_r+0x202>
 8007674:	4621      	mov	r1, r4
 8007676:	f7ff fea3 	bl	80073c0 <memmove>
 800767a:	e7ca      	b.n	8007612 <_realloc_r+0x20e>
 800767c:	1f32      	subs	r2, r6, #4
 800767e:	2a24      	cmp	r2, #36	; 0x24
 8007680:	d82d      	bhi.n	80076de <_realloc_r+0x2da>
 8007682:	2a13      	cmp	r2, #19
 8007684:	d928      	bls.n	80076d8 <_realloc_r+0x2d4>
 8007686:	6823      	ldr	r3, [r4, #0]
 8007688:	6003      	str	r3, [r0, #0]
 800768a:	6863      	ldr	r3, [r4, #4]
 800768c:	6043      	str	r3, [r0, #4]
 800768e:	2a1b      	cmp	r2, #27
 8007690:	d80e      	bhi.n	80076b0 <_realloc_r+0x2ac>
 8007692:	f100 0308 	add.w	r3, r0, #8
 8007696:	f104 0208 	add.w	r2, r4, #8
 800769a:	6811      	ldr	r1, [r2, #0]
 800769c:	6019      	str	r1, [r3, #0]
 800769e:	6851      	ldr	r1, [r2, #4]
 80076a0:	6059      	str	r1, [r3, #4]
 80076a2:	6892      	ldr	r2, [r2, #8]
 80076a4:	609a      	str	r2, [r3, #8]
 80076a6:	4621      	mov	r1, r4
 80076a8:	4650      	mov	r0, sl
 80076aa:	f7ff fdb9 	bl	8007220 <_free_r>
 80076ae:	e76c      	b.n	800758a <_realloc_r+0x186>
 80076b0:	68a3      	ldr	r3, [r4, #8]
 80076b2:	6083      	str	r3, [r0, #8]
 80076b4:	68e3      	ldr	r3, [r4, #12]
 80076b6:	60c3      	str	r3, [r0, #12]
 80076b8:	2a24      	cmp	r2, #36	; 0x24
 80076ba:	bf01      	itttt	eq
 80076bc:	6923      	ldreq	r3, [r4, #16]
 80076be:	6103      	streq	r3, [r0, #16]
 80076c0:	6961      	ldreq	r1, [r4, #20]
 80076c2:	6141      	streq	r1, [r0, #20]
 80076c4:	bf19      	ittee	ne
 80076c6:	f100 0310 	addne.w	r3, r0, #16
 80076ca:	f104 0210 	addne.w	r2, r4, #16
 80076ce:	f100 0318 	addeq.w	r3, r0, #24
 80076d2:	f104 0218 	addeq.w	r2, r4, #24
 80076d6:	e7e0      	b.n	800769a <_realloc_r+0x296>
 80076d8:	4603      	mov	r3, r0
 80076da:	4622      	mov	r2, r4
 80076dc:	e7dd      	b.n	800769a <_realloc_r+0x296>
 80076de:	4621      	mov	r1, r4
 80076e0:	f7ff fe6e 	bl	80073c0 <memmove>
 80076e4:	e7df      	b.n	80076a6 <_realloc_r+0x2a2>
 80076e6:	4637      	mov	r7, r6
 80076e8:	e6ed      	b.n	80074c6 <_realloc_r+0xc2>
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	431f      	orrs	r7, r3
 80076f0:	f8c9 7004 	str.w	r7, [r9, #4]
 80076f4:	6853      	ldr	r3, [r2, #4]
 80076f6:	f043 0301 	orr.w	r3, r3, #1
 80076fa:	6053      	str	r3, [r2, #4]
 80076fc:	e6ff      	b.n	80074fe <_realloc_r+0xfa>
 80076fe:	bf00      	nop
 8007700:	20000118 	.word	0x20000118

08007704 <__ascii_wctomb>:
 8007704:	b149      	cbz	r1, 800771a <__ascii_wctomb+0x16>
 8007706:	2aff      	cmp	r2, #255	; 0xff
 8007708:	bf85      	ittet	hi
 800770a:	238a      	movhi	r3, #138	; 0x8a
 800770c:	6003      	strhi	r3, [r0, #0]
 800770e:	700a      	strbls	r2, [r1, #0]
 8007710:	f04f 30ff 	movhi.w	r0, #4294967295
 8007714:	bf98      	it	ls
 8007716:	2001      	movls	r0, #1
 8007718:	4770      	bx	lr
 800771a:	4608      	mov	r0, r1
 800771c:	4770      	bx	lr
	...

08007720 <_init>:
 8007720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007722:	bf00      	nop
 8007724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007726:	bc08      	pop	{r3}
 8007728:	469e      	mov	lr, r3
 800772a:	4770      	bx	lr

0800772c <_fini>:
 800772c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800772e:	bf00      	nop
 8007730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007732:	bc08      	pop	{r3}
 8007734:	469e      	mov	lr, r3
 8007736:	4770      	bx	lr
