Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /afs/eecs.umich.edu/soft/xilinx/2022.1/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_test_state_buffer_top glbl -Oenable_linking_all_libraries -prj test_state_buffer.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s test_state_buffer 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer_buffer_buffer_next_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer_buffer_buffer_next_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer_test_state_buffer_Pipeline_VITIS_LOOP_39_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer_test_state_buffer_Pipeline_VITIS_LOOP_39_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer_test_state_buffer_Pipeline_VITIS_LOOP_34_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer_test_state_buffer_Pipeline_VITIS_LOOP_34_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer_mux_21_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer_mux_21_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_axi_s_in_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer_test_state_buffer_Pipeline_VITIS_LOOP_43_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer_test_state_buffer_Pipeline_VITIS_LOOP_43_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer_buffer_lp_heads_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer_buffer_lp_heads_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_axi_s_out_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer_buffer_buffer_state_lvt_V_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer_buffer_buffer_state_lvt_V_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_test_state_buffer_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/test_state_buffer_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_state_buffer_regslice_both
INFO: [VRFC 10-311] analyzing module test_state_buffer_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/n/higgins/z/minsikky/PDES-FPGA-3/pdes_fpga_2/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.test_state_buffer_buffer_buffer_...
Compiling module xil_defaultlib.test_state_buffer_buffer_buffer_...
Compiling module xil_defaultlib.test_state_buffer_buffer_lp_head...
Compiling module xil_defaultlib.test_state_buffer_flow_control_l...
Compiling module xil_defaultlib.test_state_buffer_test_state_buf...
Compiling module xil_defaultlib.test_state_buffer_test_state_buf...
Compiling module xil_defaultlib.test_state_buffer_test_state_buf...
Compiling module xil_defaultlib.test_state_buffer_control_s_axi
Compiling module xil_defaultlib.test_state_buffer_mux_21_32_1_1(...
Compiling module xil_defaultlib.test_state_buffer_regslice_both(...
Compiling module xil_defaultlib.test_state_buffer_regslice_both
Compiling module xil_defaultlib.test_state_buffer
Compiling module xil_defaultlib.fifo(DEPTH=7,WIDTH=96)
Compiling module xil_defaultlib.AESL_axi_s_in_stream
Compiling module xil_defaultlib.fifo(DEPTH=67,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_out_stream
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=276)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_test_state_buffer_top
Compiling module work.glbl
Built simulation snapshot test_state_buffer
