#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul  3 12:48:56 2024
# Process ID: 6452
# Current directory: C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_IICBaseInterconnection_0_0_synth_1
# Command line: vivado.exe -log ZynqDesign_IICBaseInterconnection_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZynqDesign_IICBaseInterconnection_0_0.tcl
# Log file: C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_IICBaseInterconnection_0_0_synth_1/ZynqDesign_IICBaseInterconnection_0_0.vds
# Journal file: C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_IICBaseInterconnection_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ZynqDesign_IICBaseInterconnection_0_0.tcl -notrace
Command: synth_design -top ZynqDesign_IICBaseInterconnection_0_0 -part xc7z030fbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 405.359 ; gain = 100.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_IICBaseInterconnection_0_0' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_IICBaseInterconnection_0_0/synth/ZynqDesign_IICBaseInterconnection_0_0.vhd:90]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'IICBaseInterconnection_v1_0' declared at 'c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0.vhd:5' bound to instance 'U0' of component 'IICBaseInterconnection_v1_0' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_IICBaseInterconnection_0_0/synth/ZynqDesign_IICBaseInterconnection_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'IICBaseInterconnection_v1_0' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0.vhd:61]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'IICBaseInterconnection_v1_0_S00_AXI' declared at 'c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:5' bound to instance 'IICBaseInterconnection_v1_0_S00_AXI_inst' of component 'IICBaseInterconnection_v1_0_S00_AXI' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'IICBaseInterconnection_v1_0_S00_AXI' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:399]
INFO: [Synth 8-226] default block is never used [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1070]
WARNING: [Synth 8-614] signal 'NEW_DO' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'NEW_IP' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'NEW_NM' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'NEW_GW' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'NEW_DNS1' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'NEW_DO_USB' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'NEW_IP_USB' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'CONTROL_REG' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'FW_VER' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'FW_RELEASE_DATE' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'FW_STRING' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'IIC_ADDR' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'INVALID_EXT_CLK' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-614] signal 'CLOCK_SOURCE' is read in the process but is not in the sensitivity list [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1065]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:332]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:334]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:335]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:345]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:397]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1254]
WARNING: [Synth 8-6014] Unused sequential element RBUS_uC_RD_DATA_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:1307]
WARNING: [Synth 8-3848] Net RBUS_uC_WR_DATA in module/entity IICBaseInterconnection_v1_0_S00_AXI does not have driver. [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:197]
WARNING: [Synth 8-3848] Net RBUS_uC_ADDR in module/entity IICBaseInterconnection_v1_0_S00_AXI does not have driver. [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:196]
WARNING: [Synth 8-3848] Net RBUS_uC_WR_INT in module/entity IICBaseInterconnection_v1_0_S00_AXI does not have driver. [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'IICBaseInterconnection_v1_0_S00_AXI' (1#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0_S00_AXI.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'IICBaseInterconnection_v1_0' (2#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ipshared/285b/hdl/IICBaseInterconnection_v1_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_IICBaseInterconnection_0_0' (3#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_IICBaseInterconnection_0_0/synth/ZynqDesign_IICBaseInterconnection_0_0.vhd:90]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 480.879 ; gain = 175.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 480.879 ; gain = 175.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 859.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.879 ; gain = 554.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.879 ; gain = 554.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.879 ; gain = 554.648
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "NEW_DO" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "NEW_DO" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "NEW_IP" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NEW_NM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NEW_GW" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NEW_DNS1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NEW_DO_USB" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "NEW_DO_USB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "NEW_IP_USB" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CONTROL_REG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 859.879 ; gain = 554.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 58    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 49    
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IICBaseInterconnection_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 58    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 49    
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design IICBaseInterconnection_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_GW_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_NM_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\CONTROL_REG_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_IP_USB_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DO_USB_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IICBaseInterconnection_v1_0_S00_AXI_inst /\NEW_DNS1_reg[12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/IICBaseInterconnection_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/IICBaseInterconnection_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/IICBaseInterconnection_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/IICBaseInterconnection_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[31]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[30]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[29]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[28]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[27]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[26]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[25]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[24]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[23]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[22]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[21]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[20]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[19]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[18]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[17]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[16]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[15]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[14]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[13]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[12]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[11]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[10]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[9]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[8]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[7]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[6]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[5]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[4]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[3]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg15_reg[2]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[31]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[30]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[29]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[28]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[27]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[26]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[25]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[24]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[23]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[22]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[21]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[20]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[19]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[18]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[17]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[16]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[15]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[14]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[13]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[12]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[11]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[10]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[9]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[8]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[7]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[6]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[5]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[4]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[3]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[2]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[1]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_DO_reg[0]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[31]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[30]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[29]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[28]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[27]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[26]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[25]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[24]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[23]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[22]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[21]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[20]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[19]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[18]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[17]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[16]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[15]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[14]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[13]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[12]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[11]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[10]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[9]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[8]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[7]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[6]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[5]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[4]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[3]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[2]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[1]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (NEW_IP_reg[0]) is unused and will be removed from module IICBaseInterconnection_v1_0_S00_AXI.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 859.879 ; gain = 554.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 859.879 ; gain = 554.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 859.879 ; gain = 554.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 868.047 ; gain = 562.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 868.047 ; gain = 562.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 868.047 ; gain = 562.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 868.047 ; gain = 562.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 868.047 ; gain = 562.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 868.047 ; gain = 562.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 868.047 ; gain = 562.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     5|
|4     |LUT4  |    28|
|5     |LUT5  |    35|
|6     |LUT6  |   648|
|7     |MUXF7 |   256|
|8     |FDRE  |  1585|
|9     |FDSE  |    13|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------+------+
|      |Instance                                     |Module                              |Cells |
+------+---------------------------------------------+------------------------------------+------+
|1     |top                                          |                                    |  2572|
|2     |  U0                                         |IICBaseInterconnection_v1_0         |  2572|
|3     |    IICBaseInterconnection_v1_0_S00_AXI_inst |IICBaseInterconnection_v1_0_S00_AXI |  2569|
+------+---------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 868.047 ; gain = 562.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 299 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 868.047 ; gain = 183.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 868.047 ; gain = 562.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ZynqDesign_IICBaseInterconnection_0_0' is not ideal for floorplanning, since the cellview 'IICBaseInterconnection_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 868.047 ; gain = 574.328
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_IICBaseInterconnection_0_0_synth_1/ZynqDesign_IICBaseInterconnection_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_IICBaseInterconnection_0_0/ZynqDesign_IICBaseInterconnection_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_IICBaseInterconnection_0_0_synth_1/ZynqDesign_IICBaseInterconnection_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZynqDesign_IICBaseInterconnection_0_0_utilization_synth.rpt -pb ZynqDesign_IICBaseInterconnection_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 868.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 12:50:03 2024...
