Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon Nov 27 20:14:39 2017
| Host         : DESKTOP-JC6NIF0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 63 register/latch pins with no clock driven by root clock pin: uart_tx_inst5/rd_clk_r1_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: uart_tx_inst5/rd_clk_r2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.273        0.000                      0                 3218        0.035        0.000                      0                 3208        4.020        0.000                       0                  1469  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
clk             {0.000 10.000}     20.000          50.000          
  clk_out1_PLL  {0.000 5.000}      10.000          100.000         
  clkfbout_PLL  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_PLL        4.273        0.000                      0                 3208        0.035        0.000                      0                 3208        4.020        0.000                       0                  1465  
  clkfbout_PLL                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clk_out1_PLL                      8.622        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack        4.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.456ns (8.861%)  route 4.690ns (91.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.567    -2.390    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/aclk
    SLICE_X45Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1085, routed)        4.690     2.756    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/ce_w2c
    SLICE_X60Y44         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.518     8.067    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/aclk
    SLICE_X60Y44         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CLK
                         clock pessimism             -0.426     7.641    
                         clock uncertainty           -0.094     7.547    
    SLICE_X60Y44         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.030    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 0.456ns (9.108%)  route 4.550ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.567    -2.390    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/aclk
    SLICE_X45Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1085, routed)        4.550     2.616    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/ce_w2c
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.518     8.067    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism             -0.426     7.641    
                         clock uncertainty           -0.094     7.547    
    SLICE_X60Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.030    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 0.456ns (9.108%)  route 4.550ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.567    -2.390    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/aclk
    SLICE_X45Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1085, routed)        4.550     2.616    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/ce_w2c
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.518     8.067    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism             -0.426     7.641    
                         clock uncertainty           -0.094     7.547    
    SLICE_X60Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.030    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 0.456ns (9.108%)  route 4.550ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.567    -2.390    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/aclk
    SLICE_X45Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1085, routed)        4.550     2.616    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/ce_w2c
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.518     8.067    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism             -0.426     7.641    
                         clock uncertainty           -0.094     7.547    
    SLICE_X60Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.030    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 0.456ns (9.108%)  route 4.550ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.567    -2.390    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/aclk
    SLICE_X45Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1085, routed)        4.550     2.616    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/ce_w2c
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.518     8.067    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism             -0.426     7.641    
                         clock uncertainty           -0.094     7.547    
    SLICE_X60Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.030    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 0.456ns (9.108%)  route 4.550ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.567    -2.390    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/aclk
    SLICE_X45Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1085, routed)        4.550     2.616    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/ce_w2c
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.518     8.067    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism             -0.426     7.641    
                         clock uncertainty           -0.094     7.547    
    SLICE_X60Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.030    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 0.456ns (9.108%)  route 4.550ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.567    -2.390    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/aclk
    SLICE_X45Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1085, routed)        4.550     2.616    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/ce_w2c
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.518     8.067    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism             -0.426     7.641    
                         clock uncertainty           -0.094     7.547    
    SLICE_X60Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.030    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 0.456ns (9.108%)  route 4.550ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.567    -2.390    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/aclk
    SLICE_X45Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1085, routed)        4.550     2.616    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/ce_w2c
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.518     8.067    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.426     7.641    
                         clock uncertainty           -0.094     7.547    
    SLICE_X60Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.030    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 0.456ns (9.108%)  route 4.550ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.567    -2.390    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/aclk
    SLICE_X45Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1085, routed)        4.550     2.616    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/ce_w2c
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.518     8.067    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism             -0.426     7.641    
                         clock uncertainty           -0.094     7.547    
    SLICE_X60Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.030    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/mult_reg.mlplied_re_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_PLL rise@10.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.456ns (8.622%)  route 4.833ns (91.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.714 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.053    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.567    -2.390    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/aclk
    SLICE_X45Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1085, routed)        4.833     2.899    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/ce_w2c
    SLICE_X54Y48         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/mult_reg.mlplied_re_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.629    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.875 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.457    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.548 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        1.453     8.002    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/aclk
    SLICE_X54Y48         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/mult_reg.mlplied_re_reg[24]/C
                         clock pessimism             -0.426     7.576    
                         clock uncertainty           -0.094     7.482    
    SLICE_X54Y48         FDRE (Setup_fdre_C_CE)      -0.169     7.313    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/mult_reg.mlplied_re_reg[24]
  -------------------------------------------------------------------
                         required time                          7.313    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                  4.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.568    -0.351    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X57Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.210 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/Q
                         net (fo=1, routed)           0.106    -0.104    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[34]
    RAMB18_X2Y16         RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.878    -0.229    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X2Y16         RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
                         clock pessimism             -0.065    -0.294    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.155    -0.139    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/data_out_re_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.888%)  route 0.210ns (62.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.566    -0.353    FFT_Control_inst2/clk_out1
    SLICE_X49Y45         FDRE                                         r  FFT_Control_inst2/data_out_re_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.225 r  FFT_Control_inst2/data_out_re_reg[1]/Q
                         net (fo=1, routed)           0.210    -0.016    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X1Y9          RAMB36E1                                     r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.879    -0.228    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y9          RAMB36E1                                     r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.066    -0.294    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.242    -0.052    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.594    -0.325    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X58Y44         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.081    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[14][6]
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.864    -0.243    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/aclk
    SLICE_X60Y43         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.066    -0.309    
    SLICE_X60Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.126    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.786%)  route 0.248ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.593    -0.326    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X64Y53         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.162 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[11]/Q
                         net (fo=1, routed)           0.248     0.086    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[11]
    SLICE_X60Y47         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.865    -0.242    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X60Y47         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
                         clock pessimism              0.188    -0.054    
    SLICE_X60Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.040    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.949%)  route 0.247ns (60.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.594    -0.325    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X64Y52         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]/Q
                         net (fo=1, routed)           0.247     0.085    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[3]
    SLICE_X60Y45         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.864    -0.243    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X60Y45         SRL16E                                       r  FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
                         clock pessimism              0.188    -0.055    
    SLICE_X60Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.039    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_tx_inst5/FSM_onehot_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst5/FSM_onehot_num_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.548%)  route 0.221ns (57.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.565    -0.354    uart_tx_inst5/clk_out1
    SLICE_X46Y49         FDRE                                         r  uart_tx_inst5/FSM_onehot_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.190 r  uart_tx_inst5/FSM_onehot_num_reg[8]/Q
                         net (fo=3, routed)           0.221     0.031    uart_tx_inst5/FSM_onehot_num_reg_n_0_[8]
    SLICE_X46Y50         FDRE                                         r  uart_tx_inst5/FSM_onehot_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.833    -0.274    uart_tx_inst5/clk_out1
    SLICE_X46Y50         FDRE                                         r  uart_tx_inst5/FSM_onehot_num_reg[9]/C
                         clock pessimism              0.188    -0.087    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.063    -0.024    uart_tx_inst5/FSM_onehot_num_reg[9]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/data_out_re_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.607%)  route 0.231ns (64.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.566    -0.353    FFT_Control_inst2/clk_out1
    SLICE_X49Y44         FDRE                                         r  FFT_Control_inst2/data_out_re_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.225 r  FFT_Control_inst2/data_out_re_reg[5]/Q
                         net (fo=1, routed)           0.231     0.006    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X1Y9          RAMB36E1                                     r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.879    -0.228    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y9          RAMB36E1                                     r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.066    -0.294    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243    -0.051    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.497%)  route 0.156ns (52.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.563    -0.356    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/aclk
    SLICE_X55Y37         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.215 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_im1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[8].latency1.reg/Q
                         net (fo=1, routed)           0.156    -0.060    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[8]
    RAMB18_X2Y15         RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.874    -0.233    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X2Y15         RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
                         clock pessimism             -0.046    -0.279    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.155    -0.124    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.582%)  route 0.168ns (54.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.566    -0.353    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/aclk
    SLICE_X51Y43         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.212 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re1/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg/Q
                         net (fo=1, routed)           0.168    -0.044    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/dina[47]
    RAMB18_X1Y17         RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.877    -0.230    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/clk
    RAMB18_X1Y17         RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
                         clock pessimism             -0.046    -0.276    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155    -0.121    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.449 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -0.945    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.565    -0.354    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/aclk
    SLICE_X53Y41         FDRE                                         r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.213 r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/write_data_mux_re0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/Q
                         net (fo=1, routed)           0.170    -0.043    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/dina[38]
    RAMB18_X1Y16         RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    PLL_inst0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  PLL_inst0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    PLL_inst0/inst/clk_in1_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.686 r  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.136    PLL_inst0/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  PLL_inst0/inst/clkout1_buf/O
                         net (fo=1464, routed)        0.877    -0.230    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/clk
    RAMB18_X1Y16         RAMB18E1                                     r  FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
                         clock pessimism             -0.046    -0.276    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.121    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL_inst0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm0/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y15    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y15    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y17    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y17    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/blkmem_gen.use_bram_only.dpm1/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9     FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y41    FFT_Control_inst2/FFT_inst0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y39    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y38    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y40    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y40    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y40    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y40    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y37    FFT_Control_inst2/FFT_inst0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_inst0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   PLL_inst0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  PLL_inst0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_PLL
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.622ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.283ns  (logic 0.518ns (40.384%)  route 0.765ns (59.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49                                      0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.765     1.283    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[9]
    SLICE_X43Y49         FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)       -0.095     9.905    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  8.622    

Slack (MET) :             8.685ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.261ns  (logic 0.456ns (36.150%)  route 0.805ns (63.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45                                      0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.805     1.261    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[2]
    SLICE_X46Y46         FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)       -0.054     9.946    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                  8.685    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.183%)  route 0.451ns (51.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45                                      0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.451     0.870    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[7]
    SLICE_X43Y45         FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)       -0.268     9.732    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45                                      0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.448     0.867    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[5]
    SLICE_X43Y45         FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)       -0.268     9.732    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.889%)  route 0.456ns (52.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45                                      0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.456     0.875    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[1]
    SLICE_X46Y45         FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.218     9.782    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.077%)  route 0.492ns (51.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45                                      0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.492     0.948    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[4]
    SLICE_X46Y45         FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.045     9.955    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.066ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.717ns  (logic 0.419ns (58.444%)  route 0.298ns (41.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45                                      0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.298     0.717    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[3]
    SLICE_X46Y45         FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.217     9.783    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  9.066    

Slack (MET) :             9.128ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.825ns  (logic 0.518ns (62.775%)  route 0.307ns (37.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48                                      0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.307     0.825    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[8]
    SLICE_X42Y47         FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)       -0.047     9.953    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  9.128    

Slack (MET) :             9.150ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.757ns  (logic 0.456ns (60.268%)  route 0.301ns (39.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45                                      0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.301     0.757    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[6]
    SLICE_X43Y45         FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)       -0.093     9.907    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  9.150    

Slack (MET) :             9.198ns  (required time - arrival time)
  Source:                 FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.384%)  route 0.299ns (39.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45                                      0.000     0.000 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.299     0.755    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/in0[0]
    SLICE_X46Y45         FDRE                                         r  FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.047     9.953    FIFO_Control_inst3/FIFO_inst0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  9.198    





