Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 19 13:49:10 2025
| Host         : LAPTOP-RLL1QDD1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file stopwatch_methodology_drc_routed.rpt -pb stopwatch_methodology_drc_routed.pb -rpx stopwatch_methodology_drc_routed.rpx
| Design       : stopwatch
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 15
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-14 | Critical Warning | LUT on the clock tree         | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning          | Missing input or output delay | 11         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT U_Stopwatch_CU/r_counter[19]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin U_FND_CTRL/U_Counter_4/r_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin U_FND_CTRL/U_Counter_4/r_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell U_Stopwatch_CU/r_counter[19]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) U_Stopwatch_DP/U_MSEC/count_reg_reg[0]/CLR,
U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/CLR,
U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/CLR,
U_Stopwatch_DP/U_MSEC/count_reg_reg[3]/CLR,
U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/CLR,
U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/CLR,
U_Stopwatch_DP/U_MSEC/count_reg_reg[6]/CLR,
U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/CLR,
U_Stopwatch_DP/U_SEC/count_reg_reg[0]/CLR,
U_Stopwatch_DP/U_SEC/count_reg_reg[1]/CLR,
U_Stopwatch_DP/U_SEC/count_reg_reg[2]/CLR,
U_Stopwatch_DP/U_SEC/count_reg_reg[3]/CLR,
U_Stopwatch_DP/U_SEC/count_reg_reg[4]/CLR,
U_Stopwatch_DP/U_SEC/count_reg_reg[5]/CLR,
U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/CLR
 (the first 15 of 35 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnL_Clear relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnR_RunStrop relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on fnd_data[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on fnd_data[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on fnd_data[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on fnd_data[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on fnd_data[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on fnd_data[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on fnd_data[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on fnd_data[7] relative to clock(s) sys_clk_pin
Related violations: <none>


