<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18" pn="GW2A-LV18PG484C8/I7">gw2a18-004</Device>
    <FileList>
        <File path="src/video_top.v" type="file.verilog" enable="1"/>
        <File path="src/dk_video.cst" type="file.cst" enable="1"/>
        <File path="src/dk_video.sdc" type="file.sdc" enable="1"/>
        <File path="src/dvi_rx_top/dvi_rx_top.v" type="file.verilog" enable="1"/>
        <File path="src/dvi_tx_top/dvi_tx_top.v" type="file.verilog" enable="1"/>
        <File path="src/edid_i2c/EDID_PROM.v" type="file.verilog" enable="1"/>
        <File path="src/edid_i2c/EDID_PROM_defines.v" type="file.verilog" enable="1"/>
        <File path="src/edid_i2c/I2C_SLAVE_TOP.vp" type="file.verilog" enable="1"/>
        <File path="src/dk_video.gao" type="file.gao" enable="1"/>
    </FileList>
</Project>
