/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.1
Hash     : 9567da9
Date     : Jun  6 2024
Type     : Engineering
Log Time   : Thu Jun  6 10:12:57 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 7
# Timing Graph Levels: 10

#Path 1
Startpoint: ModByteWr.Current_addr[12].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[14].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[12].C[0] (dffre)                          0.779     0.779
ModByteWr.Current_addr[12].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$2625$li14_li14.in[5] (.names)                               0.066     0.874
$abc$2625$li14_li14.out[0] (.names)                              0.017     0.892
ModByteWr.Next_addr[14].D[0] (dffre)                             0.000     0.892
data arrival time                                                          0.892

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[14].C[0] (dffre)                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.892
--------------------------------------------------------------------------------
slack (MET)                                                                0.141


#Path 2
Startpoint: ModByteWr.Next_addr[8].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[8].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[8].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[8].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[8].in[0] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[8].out[0] (.names)                       0.065     0.939
ModByteWr.Current_addr[8].D[0] (dffre)                                        0.000     0.939
data arrival time                                                                       0.939

clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Current_addr[8].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       0.939
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.188


#Path 3
Startpoint: ModByteWr.Next_addr[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[1].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[1].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[1].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[1].in[0] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[1].out[0] (.names)                       0.065     0.939
ModByteWr.Current_addr[1].D[0] (dffre)                                        0.000     0.939
data arrival time                                                                       0.939

clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Current_addr[1].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       0.939
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.188


#Path 4
Startpoint: ModByteWr.Next_addr[7].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[7].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[7].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[7].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[7].in[1] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[7].out[0] (.names)                       0.065     0.939
ModByteWr.Current_addr[7].D[0] (dffre)                                        0.000     0.939
data arrival time                                                                       0.939

clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Current_addr[7].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       0.939
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.188


#Path 5
Startpoint: ModByteWr.Next_addr[9].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[9].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[9].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[9].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[9].in[1] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[9].out[0] (.names)                       0.065     0.939
ModByteWr.Current_addr[9].D[0] (dffre)                                        0.000     0.939
data arrival time                                                                       0.939

clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Current_addr[9].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       0.939
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.188


#Path 6
Startpoint: ModByteWr.Next_addr[3].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[3].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[3].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[3].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[3].in[0] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[3].out[0] (.names)                       0.065     0.939
ModByteWr.Current_addr[3].D[0] (dffre)                                        0.000     0.939
data arrival time                                                                       0.939

clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Current_addr[3].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       0.939
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.188


#Path 7
Startpoint: ModRW.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModRW.state_reg[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModRW.state_reg[0].C[0] (dffre)                                  0.779     0.779
ModRW.state_reg[0].Q[0] (dffre) [clock-to-output]                0.029     0.808
$abc$2809$li3_li3.in[0] (.names)                                 0.066     0.874
$abc$2809$li3_li3.out[0] (.names)                                0.065     0.939
ModRW.state_reg[0].D[0] (dffre)                                  0.000     0.939
data arrival time                                                          0.939

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModRW.state_reg[0].C[0] (dffre)                                  0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#Path 8
Startpoint: ModByteWr.Current_addr[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[4].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[2].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[2].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$2625$li04_li04.in[3] (.names)                               0.066     0.874
$abc$2625$li04_li04.out[0] (.names)                              0.076     0.951
ModByteWr.Next_addr[4].D[0] (dffre)                              0.000     0.951
data arrival time                                                          0.951

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[4].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.951
--------------------------------------------------------------------------------
slack (MET)                                                                0.200


#Path 9
Startpoint: ModByteWr.Next_addr[14].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[14].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Next_addr[14].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[14].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[14].in[0] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[14].out[0] (.names)                       0.099     0.973
ModByteWr.Current_addr[14].D[0] (dffre)                                        0.000     0.973
data arrival time                                                                        0.973

clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Current_addr[14].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                              0.000     0.779
cell hold time                                                                -0.028     0.751
data required time                                                                       0.751
----------------------------------------------------------------------------------------------
data required time                                                                      -0.751
data arrival time                                                                        0.973
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.223


#Path 10
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.next_state[2].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2].in[0] (.names)                        0.066     0.874
$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2].out[0] (.names)                       0.099     0.973
ModByteWr.next_state[2].D[0] (dffre)                                                        0.000     0.973
data arrival time                                                                                     0.973

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.next_state[2].C[0] (dffre)                                                        0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     0.973
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.223


#Path 11
Startpoint: ModByteWr.Next_addr[10].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[10].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Next_addr[10].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[10].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[10].in[0] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[10].out[0] (.names)                       0.099     0.973
ModByteWr.Current_addr[10].D[0] (dffre)                                        0.000     0.973
data arrival time                                                                        0.973

clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Current_addr[10].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                              0.000     0.779
cell hold time                                                                -0.028     0.751
data required time                                                                       0.751
----------------------------------------------------------------------------------------------
data required time                                                                      -0.751
data arrival time                                                                        0.973
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.223


#Path 12
Startpoint: ModByteWr.Next_addr[4].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[4].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[4].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[4].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[4].in[0] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[4].out[0] (.names)                       0.099     0.973
ModByteWr.Current_addr[4].D[0] (dffre)                                        0.000     0.973
data arrival time                                                                       0.973

clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Current_addr[4].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       0.973
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.223


#Path 13
Startpoint: ModByteWr.Next_addr[11].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[11].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Next_addr[11].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[11].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[11].in[1] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[11].out[0] (.names)                       0.099     0.973
ModByteWr.Current_addr[11].D[0] (dffre)                                        0.000     0.973
data arrival time                                                                        0.973

clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Current_addr[11].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                              0.000     0.779
cell hold time                                                                -0.028     0.751
data required time                                                                       0.751
----------------------------------------------------------------------------------------------
data required time                                                                      -0.751
data arrival time                                                                        0.973
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.223


#Path 14
Startpoint: ModStSp.mod2.StState_reg[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod2.StState_reg[1].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod2.StState_reg[1].C[0] (dffre)                         0.779     0.779
ModStSp.mod2.StState_reg[1].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$1775$li7_li7.in[1] (.names)                                 0.066     0.874
$abc$1775$li7_li7.out[0] (.names)                                0.099     0.973
ModStSp.mod2.StState_reg[1].D[0] (dffre)                         0.000     0.973
data arrival time                                                          0.973

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod2.StState_reg[1].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.973
--------------------------------------------------------------------------------
slack (MET)                                                                0.223


#Path 15
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.next_state[1].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2876$li1_li1.in[2] (.names)                                 0.066     0.874
$abc$2876$li1_li1.out[0] (.names)                                0.099     0.973
ModByteWr.next_state[1].D[0] (dffre)                             0.000     0.973
data arrival time                                                          0.973

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.next_state[1].C[0] (dffre)                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.973
--------------------------------------------------------------------------------
slack (MET)                                                                0.223


#Path 16
Startpoint: ModStSp.mod2.StState_reg[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod2.StState_reg[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod2.StState_reg[1].C[0] (dffre)                         0.779     0.779
ModStSp.mod2.StState_reg[1].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$2809$li6_li6.in[1] (.names)                                 0.066     0.874
$abc$2809$li6_li6.out[0] (.names)                                0.099     0.973
ModStSp.mod2.StState_reg[0].D[0] (dffre)                         0.000     0.973
data arrival time                                                          0.973

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod2.StState_reg[0].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.973
--------------------------------------------------------------------------------
slack (MET)                                                                0.223


#Path 17
Startpoint: ModByteWr.Current_addr[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[1].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[1].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[1].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$2625$li01_li01.in[2] (.names)                               0.066     0.874
$abc$2625$li01_li01.out[0] (.names)                              0.101     0.976
ModByteWr.Next_addr[1].D[0] (dffre)                              0.000     0.976
data arrival time                                                          0.976

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[1].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.976
--------------------------------------------------------------------------------
slack (MET)                                                                0.225


#Path 18
Startpoint: ModByteWr.Current_addr[7].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[7].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[7].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[7].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$2625$li07_li07.in[1] (.names)                               0.066     0.874
$abc$2625$li07_li07.out[0] (.names)                              0.101     0.976
ModByteWr.Next_addr[7].D[0] (dffre)                              0.000     0.976
data arrival time                                                          0.976

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[7].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.976
--------------------------------------------------------------------------------
slack (MET)                                                                0.225


#Path 19
Startpoint: ModByteWr.Current_addr[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[3].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[2].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[2].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$2625$li03_li03.in[3] (.names)                               0.066     0.874
$abc$2625$li03_li03.out[0] (.names)                              0.101     0.976
ModByteWr.Next_addr[3].D[0] (dffre)                              0.000     0.976
data arrival time                                                          0.976

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[3].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.976
--------------------------------------------------------------------------------
slack (MET)                                                                0.225


#Path 20
Startpoint: ModByteWr.Next_addr[12].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[12].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Next_addr[12].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[12].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[12].in[0] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[12].out[0] (.names)                       0.101     0.976
ModByteWr.Current_addr[12].D[0] (dffre)                                        0.000     0.976
data arrival time                                                                        0.976

clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Current_addr[12].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                              0.000     0.779
cell hold time                                                                -0.028     0.751
data required time                                                                       0.751
----------------------------------------------------------------------------------------------
data required time                                                                      -0.751
data arrival time                                                                        0.976
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.225


#Path 21
Startpoint: ModStSp.mod1.SpState_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod1.SpState_reg[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod1.SpState_reg[0].C[0] (dffre)                         0.779     0.779
ModStSp.mod1.SpState_reg[0].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$2809$li4_li4.in[1] (.names)                                 0.066     0.874
$abc$2809$li4_li4.out[0] (.names)                                0.101     0.976
ModStSp.mod1.SpState_reg[0].D[0] (dffre)                         0.000     0.976
data arrival time                                                          0.976

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod1.SpState_reg[0].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.976
--------------------------------------------------------------------------------
slack (MET)                                                                0.225


#Path 22
Startpoint: ModByteWr.Current_addr[7].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[8].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[7].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[7].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$2625$li08_li08.in[3] (.names)                               0.066     0.874
$abc$2625$li08_li08.out[0] (.names)                              0.101     0.976
ModByteWr.Next_addr[8].D[0] (dffre)                              0.000     0.976
data arrival time                                                          0.976

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[8].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.976
--------------------------------------------------------------------------------
slack (MET)                                                                0.225


#Path 23
Startpoint: ModByteWr.Current_addr[9].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[11].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[9].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[9].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$2625$li11_li11.in[5] (.names)                               0.066     0.874
$abc$2625$li11_li11.out[0] (.names)                              0.119     0.994
ModByteWr.Next_addr[11].D[0] (dffre)                             0.000     0.994
data arrival time                                                          0.994

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[11].C[0] (dffre)                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.994
--------------------------------------------------------------------------------
slack (MET)                                                                0.243


#Path 24
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[2].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2625$li02_li02.in[1] (.names)                               0.066     0.874
$abc$2625$li02_li02.out[0] (.names)                              0.119     0.994
ModByteWr.Next_addr[2].D[0] (dffre)                              0.000     0.994
data arrival time                                                          0.994

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[2].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.994
--------------------------------------------------------------------------------
slack (MET)                                                                0.243


#Path 25
Startpoint: ModByteWr.Current_addr[9].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[10].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[9].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[9].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$2625$li10_li10.in[4] (.names)                               0.066     0.874
$abc$2625$li10_li10.out[0] (.names)                              0.144     1.018
ModByteWr.Next_addr[10].D[0] (dffre)                             0.000     1.018
data arrival time                                                          1.018

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[10].C[0] (dffre)                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.018
--------------------------------------------------------------------------------
slack (MET)                                                                0.267


#Path 26
Startpoint: ModByteWr.Current_addr[9].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[9].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[9].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[9].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$2625$li09_li09.in[1] (.names)                               0.066     0.874
$abc$2625$li09_li09.out[0] (.names)                              0.144     1.018
ModByteWr.Next_addr[9].D[0] (dffre)                              0.000     1.018
data arrival time                                                          1.018

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[9].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.018
--------------------------------------------------------------------------------
slack (MET)                                                                0.267


#Path 27
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.next_state[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2876$li0_li0.in[0] (.names)                                 0.066     0.874
$abc$2876$li0_li0.out[0] (.names)                                0.144     1.018
ModByteWr.next_state[0].D[0] (dffre)                             0.000     1.018
data arrival time                                                          1.018

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.next_state[0].C[0] (dffre)                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.018
--------------------------------------------------------------------------------
slack (MET)                                                                0.267


#Path 28
Startpoint: ModByteWr.Next_addr[13].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[13].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Next_addr[13].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[13].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[13].in[0] (.names)                        0.066     0.874
$abc$1567$auto$rtlil.cc:2613:Mux$556[13].out[0] (.names)                       0.154     1.029
ModByteWr.Current_addr[13].D[0] (dffre)                                        0.000     1.029
data arrival time                                                                        1.029

clock ModByteWr.Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Current_addr[13].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                              0.000     0.779
cell hold time                                                                -0.028     0.751
data required time                                                                       0.751
----------------------------------------------------------------------------------------------
data required time                                                                      -0.751
data arrival time                                                                        1.029
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.278


#Path 29
Startpoint: ModStSp.mod1.SpState_reg[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod1.SpState_reg[1].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod1.SpState_reg[1].C[0] (dffre)                         0.779     0.779
ModStSp.mod1.SpState_reg[1].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$1775$li5_li5.in[1] (.names)                                 0.066     0.874
$abc$1775$li5_li5.out[0] (.names)                                0.154     1.029
ModStSp.mod1.SpState_reg[1].D[0] (dffre)                         0.000     1.029
data arrival time                                                          1.029

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod1.SpState_reg[1].C[0] (dffre)                         0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.029
--------------------------------------------------------------------------------
slack (MET)                                                                0.278


#Path 30
Startpoint: ModByteWr.Current_addr[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[12].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[0].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[0].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$6648$new_new_n174__.in[2] (.names)                          0.066     0.874
$abc$6648$new_new_n174__.out[0] (.names)                         0.039     0.913
$abc$2625$li12_li12.in[3] (.names)                               0.066     0.979
$abc$2625$li12_li12.out[0] (.names)                              0.065     1.044
ModByteWr.Next_addr[12].D[0] (dffre)                             0.000     1.044
data arrival time                                                          1.044

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[12].C[0] (dffre)                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 31
Startpoint: ModByteWr.Current_addr[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[13].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[0].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[0].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$6648$new_new_n174__.in[2] (.names)                          0.066     0.874
$abc$6648$new_new_n174__.out[0] (.names)                         0.039     0.913
$abc$2625$li13_li13.in[3] (.names)                               0.066     0.979
$abc$2625$li13_li13.out[0] (.names)                              0.065     1.044
ModByteWr.Next_addr[13].D[0] (dffre)                             0.000     1.044
data arrival time                                                          1.044

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[13].C[0] (dffre)                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.293


#Path 32
Startpoint: ModByteWr.Current_addr[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[5].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[2].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[2].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$6648$new_new_n171__.in[2] (.names)                          0.066     0.874
$abc$6648$new_new_n171__.out[0] (.names)                         0.076     0.951
$abc$2625$li05_li05.in[1] (.names)                               0.066     1.017
$abc$2625$li05_li05.out[0] (.names)                              0.144     1.161
ModByteWr.Next_addr[5].D[0] (dffre)                              0.000     1.161
data arrival time                                                          1.161

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[5].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.161
--------------------------------------------------------------------------------
slack (MET)                                                                0.410


#Path 33
Startpoint: ModByteWr.next_state[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.state_reg[1].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.next_state[1].C[0] (dffre)                             0.779     0.779
ModByteWr.next_state[1].Q[0] (dffre) [clock-to-output]           0.029     0.808
ModByteWr.state_reg[1].D[0] (dffre)                              0.382     1.190
data arrival time                                                          1.190

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.190
--------------------------------------------------------------------------------
slack (MET)                                                                0.440


#Path 34
Startpoint: ModByteWr.next_state[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.state_reg[2].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.next_state[2].C[0] (dffre)                             0.779     0.779
ModByteWr.next_state[2].Q[0] (dffre) [clock-to-output]           0.029     0.808
ModByteWr.state_reg[2].D[0] (dffre)                              0.386     1.194
data arrival time                                                          1.194

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.194
--------------------------------------------------------------------------------
slack (MET)                                                                0.443


#Path 35
Startpoint: ModByteWr.next_state[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.state_reg[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.next_state[0].C[0] (dffre)                             0.779     0.779
ModByteWr.next_state[0].Q[0] (dffre) [clock-to-output]           0.029     0.808
ModByteWr.state_reg[0].D[0] (dffre)                              0.388     1.196
data arrival time                                                          1.196

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.196
--------------------------------------------------------------------------------
slack (MET)                                                                0.445


#Path 36
Startpoint: ModByteWr.Next_addr[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[0].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[0].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[0].in[0] (.names)                        0.347     1.155
$abc$1567$auto$rtlil.cc:2613:Mux$556[0].out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[0].D[0] (dffre)                                        0.000     1.220
data arrival time                                                                       1.220

clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Current_addr[0].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       1.220
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.469


#Path 37
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2625$li00_li00.in[2] (.names)                               0.289     1.097
$abc$2625$li00_li00.out[0] (.names)                              0.144     1.241
ModByteWr.Next_addr[0].D[0] (dffre)                              0.000     1.241
data arrival time                                                          1.241

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[0].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.241
--------------------------------------------------------------------------------
slack (MET)                                                                0.490


#Path 38
Startpoint: ModByteWr.Next_addr[5].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[5].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[5].C[0] (dffre)                                           0.779     0.779
ModByteWr.Next_addr[5].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[5].in[0] (.names)                        0.289     1.097
$abc$1567$auto$rtlil.cc:2613:Mux$556[5].out[0] (.names)                       0.154     1.251
ModByteWr.Current_addr[5].D[0] (dffre)                                        0.000     1.251
data arrival time                                                                       1.251

clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Current_addr[5].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       1.251
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.501


#Path 39
Startpoint: ModByteWr.Current_addr[6].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[6].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Current_addr[6].C[0] (dffre)                           0.779     0.779
ModByteWr.Current_addr[6].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$2625$li06_li06.in[2] (.names)                               0.347     1.155
$abc$2625$li06_li06.out[0] (.names)                              0.101     1.256
ModByteWr.Next_addr[6].D[0] (dffre)                              0.000     1.256
data arrival time                                                          1.256

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Next_addr[6].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.256
--------------------------------------------------------------------------------
slack (MET)                                                                0.505


#Path 40
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[2].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                           0.779     0.779
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[2].in[2] (.names)                        0.350     1.158
$abc$1567$auto$rtlil.cc:2613:Mux$556[2].out[0] (.names)                       0.101     1.259
ModByteWr.Current_addr[2].D[0] (dffre)                                        0.000     1.259
data arrival time                                                                       1.259

clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Current_addr[2].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       1.259
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.508


#Path 41
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[6].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                           0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                         0.029     0.808
$abc$1567$auto$rtlil.cc:2613:Mux$556[6].in[3] (.names)                        0.347     1.155
$abc$1567$auto$rtlil.cc:2613:Mux$556[6].out[0] (.names)                       0.144     1.299
ModByteWr.Current_addr[6].D[0] (dffre)                                        0.000     1.299
data arrival time                                                                       1.299

clock ModByteWr.Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Current_addr[6].C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       1.299
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.548


#Path 42
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[4].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2847$li4_li4.in[3] (.names)                                 0.466     1.274
$abc$2847$li4_li4.out[0] (.names)                                0.065     1.339
ModByteWr.Dout[4].D[0] (dffre)                                   0.000     1.339
data arrival time                                                          1.339

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[4].C[0] (dffre)                                   0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.339
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 43
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[0].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2847$li0_li0.in[1] (.names)                                 0.466     1.274
$abc$2847$li0_li0.out[0] (.names)                                0.065     1.339
ModByteWr.Dout[0].D[0] (dffre)                                   0.000     1.339
data arrival time                                                          1.339

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[0].C[0] (dffre)                                   0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.339
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 44
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[3].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2847$li3_li3.in[3] (.names)                                 0.466     1.274
$abc$2847$li3_li3.out[0] (.names)                                0.065     1.339
ModByteWr.Dout[3].D[0] (dffre)                                   0.000     1.339
data arrival time                                                          1.339

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[3].C[0] (dffre)                                   0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.339
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 45
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[7].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2847$li7_li7.in[1] (.names)                                 0.466     1.274
$abc$2847$li7_li7.out[0] (.names)                                0.065     1.339
ModByteWr.Dout[7].D[0] (dffre)                                   0.000     1.339
data arrival time                                                          1.339

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[7].C[0] (dffre)                                   0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.339
--------------------------------------------------------------------------------
slack (MET)                                                                0.588


#Path 46
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[6].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2847$li6_li6.in[1] (.names)                                 0.466     1.274
$abc$2847$li6_li6.out[0] (.names)                                0.101     1.375
ModByteWr.Dout[6].D[0] (dffre)                                   0.000     1.375
data arrival time                                                          1.375

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[6].C[0] (dffre)                                   0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.375
--------------------------------------------------------------------------------
slack (MET)                                                                0.624


#Path 47
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[5].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2847$li5_li5.in[1] (.names)                                 0.466     1.274
$abc$2847$li5_li5.out[0] (.names)                                0.101     1.375
ModByteWr.Dout[5].D[0] (dffre)                                   0.000     1.375
data arrival time                                                          1.375

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[5].C[0] (dffre)                                   0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.375
--------------------------------------------------------------------------------
slack (MET)                                                                0.624


#Path 48
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[1].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2847$li1_li1.in[3] (.names)                                 0.466     1.274
$abc$2847$li1_li1.out[0] (.names)                                0.101     1.375
ModByteWr.Dout[1].D[0] (dffre)                                   0.000     1.375
data arrival time                                                          1.375

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[1].C[0] (dffre)                                   0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.375
--------------------------------------------------------------------------------
slack (MET)                                                                0.624


#Path 49
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[2].D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2847$li2_li2.in[3] (.names)                                 0.466     1.274
$abc$2847$li2_li2.out[0] (.names)                                0.101     1.375
ModByteWr.Dout[2].D[0] (dffre)                                   0.000     1.375
data arrival time                                                          1.375

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Dout[2].C[0] (dffre)                                   0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.375
--------------------------------------------------------------------------------
slack (MET)                                                                0.624


#Path 50
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.RstByteRdy.D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2939$li0_li0.in[0] (.names)                                 0.527     1.335
$abc$2939$li0_li0.out[0] (.names)                                0.065     1.400
ModByteWr.RstByteRdy.D[0] (dffre)                                0.000     1.400
data arrival time                                                          1.400

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.RstByteRdy.C[0] (dffre)                                0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.400
--------------------------------------------------------------------------------
slack (MET)                                                                0.649


#Path 51
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[7].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.066     0.874
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.144     1.018
ModByteWr.Dout[7].E[0] (dffre)                                                              0.405     1.423
data arrival time                                                                                     1.423

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Dout[7].C[0] (dffre)                                                              0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.423
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.672


#Path 52
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[0].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.066     0.874
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.144     1.018
ModByteWr.Dout[0].E[0] (dffre)                                                              0.405     1.423
data arrival time                                                                                     1.423

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Dout[0].C[0] (dffre)                                                              0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.423
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.672


#Path 53
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[1].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.066     0.874
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.144     1.018
ModByteWr.Dout[1].E[0] (dffre)                                                              0.405     1.423
data arrival time                                                                                     1.423

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Dout[1].C[0] (dffre)                                                              0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.423
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.672


#Path 54
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[2].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.066     0.874
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.144     1.018
ModByteWr.Dout[2].E[0] (dffre)                                                              0.405     1.423
data arrival time                                                                                     1.423

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Dout[2].C[0] (dffre)                                                              0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.423
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.672


#Path 55
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[3].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.066     0.874
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.144     1.018
ModByteWr.Dout[3].E[0] (dffre)                                                              0.405     1.423
data arrival time                                                                                     1.423

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Dout[3].C[0] (dffre)                                                              0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.423
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.672


#Path 56
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[4].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.066     0.874
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.144     1.018
ModByteWr.Dout[4].E[0] (dffre)                                                              0.405     1.423
data arrival time                                                                                     1.423

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Dout[4].C[0] (dffre)                                                              0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.423
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.672


#Path 57
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[5].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.066     0.874
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.144     1.018
ModByteWr.Dout[5].E[0] (dffre)                                                              0.405     1.423
data arrival time                                                                                     1.423

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Dout[5].C[0] (dffre)                                                              0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.423
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.672


#Path 58
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Dout[6].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.066     0.874
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.144     1.018
ModByteWr.Dout[6].E[0] (dffre)                                                              0.405     1.423
data arrival time                                                                                     1.423

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Dout[6].C[0] (dffre)                                                              0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.423
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.672


#Path 59
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Ce.D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2930$li0_li0.in[2] (.names)                                 0.527     1.335
$abc$2930$li0_li0.out[0] (.names)                                0.099     1.434
ModByteWr.Ce.D[0] (dffre)                                        0.000     1.434
data arrival time                                                          1.434

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.Ce.C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.434
--------------------------------------------------------------------------------
slack (MET)                                                                0.683


#Path 60
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.We.D[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$2908$li0_li0.in[1] (.names)                                 0.527     1.335
$abc$2908$li0_li0.out[0] (.names)                                0.101     1.436
ModByteWr.We.D[0] (dffre)                                        0.000     1.436
data arrival time                                                          1.436

clock ModByteWr.Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.We.C[0] (dffre)                                        0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.436
--------------------------------------------------------------------------------
slack (MET)                                                                0.685


#Path 61
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[12].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[12].E[0] (dffre)                                                        0.289     1.588
data arrival time                                                                                     1.588

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[12].C[0] (dffre)                                                        0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.588
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.837


#Path 62
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[13].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[13].E[0] (dffre)                                                        0.289     1.588
data arrival time                                                                                     1.588

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[13].C[0] (dffre)                                                        0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.588
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.837


#Path 63
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[14].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[14].E[0] (dffre)                                                        0.289     1.588
data arrival time                                                                                     1.588

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[14].C[0] (dffre)                                                        0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.588
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.837


#Path 64
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.We.E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.in[2] (.names)                        0.466     1.274
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.out[0] (.names)                       0.065     1.339
ModByteWr.We.E[0] (dffre)                                                                   0.286     1.625
data arrival time                                                                                     1.625

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.We.C[0] (dffre)                                                                   0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.625
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.874


#Path 65
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Ce.E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.in[2] (.names)                        0.466     1.274
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.out[0] (.names)                       0.065     1.339
ModByteWr.Ce.E[0] (dffre)                                                                   0.286     1.625
data arrival time                                                                                     1.625

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Ce.C[0] (dffre)                                                                   0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.625
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.874


#Path 66
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[11].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[11].E[0] (dffre)                                                        0.405     1.703
data arrival time                                                                                     1.703

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[11].C[0] (dffre)                                                        0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.703
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.952


#Path 67
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[7].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[7].E[0] (dffre)                                                         0.405     1.703
data arrival time                                                                                     1.703

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[7].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.703
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.952


#Path 68
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[8].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[8].E[0] (dffre)                                                         0.405     1.703
data arrival time                                                                                     1.703

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[8].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.703
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.952


#Path 69
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[9].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[9].E[0] (dffre)                                                         0.405     1.703
data arrival time                                                                                     1.703

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[9].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.703
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.952


#Path 70
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[10].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[10].E[0] (dffre)                                                        0.405     1.703
data arrival time                                                                                     1.703

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[10].C[0] (dffre)                                                        0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.703
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.952


#Path 71
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[4].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[4].E[0] (dffre)                                                         0.408     1.706
data arrival time                                                                                     1.706

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[4].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.706
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.956


#Path 72
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[5].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[5].E[0] (dffre)                                                         0.408     1.706
data arrival time                                                                                     1.706

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[5].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.706
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.956


#Path 73
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[6].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[6].E[0] (dffre)                                                         0.408     1.706
data arrival time                                                                                     1.706

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[6].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.706
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.956


#Path 74
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[3].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[3].E[0] (dffre)                                                         0.408     1.706
data arrival time                                                                                     1.706

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[3].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.706
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.956


#Path 75
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[2].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[2].E[0] (dffre)                                                         0.408     1.706
data arrival time                                                                                     1.706

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[2].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.706
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.956


#Path 76
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[1].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[1].E[0] (dffre)                                                         0.408     1.706
data arrival time                                                                                     1.706

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[1].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.706
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.956


#Path 77
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Next_addr[0].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.347     1.155
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.144     1.299
ModByteWr.Next_addr[0].E[0] (dffre)                                                         0.408     1.706
data arrival time                                                                                     1.706

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Next_addr[0].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.706
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.956


#Path 78
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[7].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[7].E[0] (dffre)                                                      0.527     1.747
data arrival time                                                                                     1.747

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[7].C[0] (dffre)                                                      0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.747
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.996


#Path 79
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[6].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[6].E[0] (dffre)                                                      0.527     1.747
data arrival time                                                                                     1.747

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[6].C[0] (dffre)                                                      0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.747
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.996


#Path 80
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[8].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[8].E[0] (dffre)                                                      0.527     1.747
data arrival time                                                                                     1.747

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[8].C[0] (dffre)                                                      0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.747
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.996


#Path 81
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[9].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[9].E[0] (dffre)                                                      0.527     1.747
data arrival time                                                                                     1.747

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[9].C[0] (dffre)                                                      0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.747
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.996


#Path 82
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[10].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[10].E[0] (dffre)                                                     0.527     1.747
data arrival time                                                                                     1.747

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[10].C[0] (dffre)                                                     0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.747
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.996


#Path 83
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[11].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[11].E[0] (dffre)                                                     0.527     1.747
data arrival time                                                                                     1.747

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[11].C[0] (dffre)                                                     0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.747
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.996


#Path 84
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[12].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[12].E[0] (dffre)                                                     0.527     1.747
data arrival time                                                                                     1.747

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[12].C[0] (dffre)                                                     0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.747
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.996


#Path 85
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[13].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[13].E[0] (dffre)                                                     0.527     1.747
data arrival time                                                                                     1.747

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[13].C[0] (dffre)                                                     0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.747
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.996


#Path 86
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[14].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[14].E[0] (dffre)                                                     0.527     1.747
data arrival time                                                                                     1.747

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[14].C[0] (dffre)                                                     0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.747
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.996


#Path 87
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[0].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[0].E[0] (dffre)                                                      0.527     1.747
data arrival time                                                                                     1.747

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[0].C[0] (dffre)                                                      0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.747
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.996


#Path 88
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.RstByteRdy.E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451.in[1] (.names)                        0.408     1.216
$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451.out[0] (.names)                       0.065     1.281
ModByteWr.RstByteRdy.E[0] (dffre)                                                           0.585     1.865
data arrival time                                                                                     1.865

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.RstByteRdy.C[0] (dffre)                                                           0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.865
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.115


#Path 89
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.ACK.E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                              0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                                   0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                               0.779     0.779
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                             0.029     0.808
$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4].in[1] (.names)                        0.466     1.274
$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4].out[0] (.names)                       0.065     1.339
ModByteWr.ACK.E[0] (dffre)                                                                        0.585     1.923
data arrival time                                                                                           1.923

clock ModByteWr.Clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                              0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                                   0.000     0.000
ModByteWr.ACK.C[0] (dffre)                                                                        0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           1.923
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 1.173


#Path 90
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[5].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[5].E[0] (dffre)                                                      0.707     1.926
data arrival time                                                                                     1.926

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[5].C[0] (dffre)                                                      0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.926
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.176


#Path 91
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[4].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[4].E[0] (dffre)                                                      0.707     1.926
data arrival time                                                                                     1.926

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[4].C[0] (dffre)                                                      0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.926
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.176


#Path 92
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[3].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[3].E[0] (dffre)                                                      0.707     1.926
data arrival time                                                                                     1.926

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[3].C[0] (dffre)                                                      0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.926
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.176


#Path 93
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[2].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[2].E[0] (dffre)                                                      0.707     1.926
data arrival time                                                                                     1.926

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[2].C[0] (dffre)                                                      0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.926
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.176


#Path 94
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.Current_addr[1].E[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.029     0.808
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[1] (.names)                        0.347     1.155
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.065     1.220
ModByteWr.Current_addr[1].E[0] (dffre)                                                      0.707     1.926
data arrival time                                                                                     1.926

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.Current_addr[1].C[0] (dffre)                                                      0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.926
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.176


#Path 95
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod1.SpState_reg[1].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.425     1.525
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.065     1.590
ModStSp.mod1.SpState_reg[1].R[0] (dffre)                                                    0.466     2.055
data arrival time                                                                                     2.055

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModStSp.mod1.SpState_reg[1].C[0] (dffre)                                                    0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     2.055
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.305


#Path 96
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.state_reg[2].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.425     1.525
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.065     1.590
ModByteWr.state_reg[2].R[0] (dffre)                                                         0.466     2.055
data arrival time                                                                                     2.055

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     2.055
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.305


#Path 97
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.state_reg[1].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.425     1.525
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.065     1.590
ModByteWr.state_reg[1].R[0] (dffre)                                                         0.466     2.055
data arrival time                                                                                     2.055

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     2.055
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.305


#Path 98
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModByteWr.state_reg[0].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.425     1.525
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.065     1.590
ModByteWr.state_reg[0].R[0] (dffre)                                                         0.527     2.116
data arrival time                                                                                     2.116

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     2.116
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.366


#Path 99
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod1.SpState_reg[0].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.425     1.525
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.065     1.590
ModStSp.mod1.SpState_reg[0].R[0] (dffre)                                                    0.527     2.116
data arrival time                                                                                     2.116

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModStSp.mod1.SpState_reg[0].C[0] (dffre)                                                    0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     2.116
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.366


#Path 100
Startpoint: $iopadmap$Rst.inpad[0] (.input clocked by ModByteWr.Clk)
Endpoint  : ModStSp.mod2.StState_reg[0].R[0] (dffre clocked by ModByteWr.Clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.100     0.100
$iopadmap$Rst.inpad[0] (.input)                                                             0.000     0.100
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].in[0] (.names)                        1.425     1.525
$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1].out[0] (.names)                       0.065     1.590
ModStSp.mod2.StState_reg[0].R[0] (dffre)                                                    0.527     2.116
data arrival time                                                                                     2.116

clock ModByteWr.Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
ModByteWr.Clk.inpad[0] (.input)                                                             0.000     0.000
ModStSp.mod2.StState_reg[0].C[0] (dffre)                                                    0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     2.116
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.366


#End of timing report
