<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIFrameLowering.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIFrameLowering.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIFrameLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===----------------------- SIFrameLowering.cpp --------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//==-----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIFrameLowering_8h.html">SIFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LivePhysRegs_8h.html">llvm/CodeGen/LivePhysRegs.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="SIFrameLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   24</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;frame-info&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="SIFrameLowering_8cpp.html#ab744601f4c24d601a05cd2764d320045">   27</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="SIFrameLowering_8cpp.html#ab744601f4c24d601a05cd2764d320045">getAllSGPR128</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(AMDGPU::SGPR_128RegClass.<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>(),</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                      ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF) / 4);</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;}</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="SIFrameLowering_8cpp.html#a302bf40d573df8d14f9efdda83c86e3d">   33</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="SIFrameLowering_8cpp.html#a302bf40d573df8d14f9efdda83c86e3d">getAllSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(AMDGPU::SGPR_32RegClass.<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>(),</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                      ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(MF));</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;}</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// Find a scratch register that we can use at the start of the prologue to</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// re-align the stack pointer. We avoid using callee-save registers since they</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// may appear to be free when this is called from canUseAsPrologue (during</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// shrink wrapping), but then no longer be free when this is called from</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// emitPrologue.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// FIXME: This is a bit conservative, since in the above case we could use one</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// of the callee-save registers as a scratch temp to re-align the stack pointer,</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// but we would then have to make sure that we were in fact saving at least one</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// callee-save register in the prologue, which is additional complexity that</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// doesn&#39;t seem worth the benefit.</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="SIFrameLowering_8cpp.html#a0132ec0faf07fa66d1bf3823efdd8733">   50</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SIFrameLowering_8cpp.html#a0132ec0faf07fa66d1bf3823efdd8733">findScratchNonCalleeSaveRegister</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                                 <a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> &amp;LiveRegs,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                                 <span class="keywordtype">bool</span> Unused = <span class="keyword">false</span>) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="comment">// Mark callee saved registers as used so we will not choose them.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *CSRegs = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a>();</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; CSRegs[i]; ++i)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#adbf2afbb346e40106f344191309324fc">addReg</a>(CSRegs[i]);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordflow">if</span> (Unused) {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="comment">// We are looking for a register that can be used throughout the entire</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">// function, so any use is unacceptable.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : RC) {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;      <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp;&amp; LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">available</a>(MRI, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : RC) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      <span class="keywordflow">if</span> (LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">available</a>(MRI, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    }</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// If we require an unused register, this is used in contexts where failure is</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// an option and has an alternative plan. In other contexts, this must</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">// succeed0.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">if</span> (!Unused)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;failed to find free scratch register&quot;</span>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">return</span> AMDGPU::NoRegister;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="SIFrameLowering_8cpp.html#a5ab4877a463edfaa92dfeb0c7f1f5e16">   82</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="SIFrameLowering_8cpp.html#a5ab4877a463edfaa92dfeb0c7f1f5e16">findUnusedSGPRNonCalleeSaved</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> LiveRegs;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a8b52495cd160fff98521b57a4479f2da">init</a>(*MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>());</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SIFrameLowering_8cpp.html#a0132ec0faf07fa66d1bf3823efdd8733">findScratchNonCalleeSaveRegister</a>(</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    MRI, LiveRegs, AMDGPU::SReg_32_XM0_XEXECRegClass, <span class="keyword">true</span>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">// We need to specially emit stack operations here because a different frame</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// register is used than in the rest of the function, as getFrameRegister would</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// use.</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="SIFrameLowering_8cpp.html#a5b03570134c76e770ee448eb10db5237">   92</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIFrameLowering_8cpp.html#a5b03570134c76e770ee448eb10db5237">buildPrologSpill</a>(<a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> &amp;LiveRegs, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <span class="keywordtype">unsigned</span> SpillReg,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                             <span class="keywordtype">unsigned</span> ScratchRsrcReg, <span class="keywordtype">unsigned</span> SPReg, <span class="keywordtype">int</span> FI) {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(FI);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, FI), <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>, 4,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI));</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">if</span> (isUInt&lt;12&gt;(Offset)) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;get(AMDGPU::BUFFER_STORE_DWORD_OFFSET))</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      .addReg(SpillReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SPReg)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// glc</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// slc</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// tfe</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// dlc</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// swz</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> OffsetReg = <a class="code" href="SIFrameLowering_8cpp.html#a0132ec0faf07fa66d1bf3823efdd8733">findScratchNonCalleeSaveRegister</a>(</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>(), LiveRegs, AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;get(AMDGPU::V_MOV_B32_e32), OffsetReg)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    .addImm(Offset);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;get(AMDGPU::BUFFER_STORE_DWORD_OFFEN))</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    .addReg(SpillReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(OffsetReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SPReg)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// glc</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// slc</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// tfe</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// dlc</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// swz</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="SIFrameLowering_8cpp.html#a5fe8654da7218c06699055ed4750e078">  140</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SIFrameLowering_8cpp.html#a5fe8654da7218c06699055ed4750e078">buildEpilogReload</a>(<a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> &amp;LiveRegs, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <span class="keywordtype">unsigned</span> SpillReg,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                              <span class="keywordtype">unsigned</span> ScratchRsrcReg, <span class="keywordtype">unsigned</span> SPReg, <span class="keywordtype">int</span> FI) {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(FI);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, FI), <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>, 4,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI));</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">if</span> (isUInt&lt;12&gt;(Offset)) {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            TII-&gt;get(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), SpillReg)</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      .addReg(ScratchRsrcReg)</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SPReg)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// glc</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// slc</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// tfe</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// dlc</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// swz</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> OffsetReg = <a class="code" href="SIFrameLowering_8cpp.html#a0132ec0faf07fa66d1bf3823efdd8733">findScratchNonCalleeSaveRegister</a>(</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>(), LiveRegs, AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;get(AMDGPU::V_MOV_B32_e32), OffsetReg)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    .addImm(Offset);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;          TII-&gt;get(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), SpillReg)</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    .addReg(OffsetReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SPReg)</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// glc</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// slc</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// tfe</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// dlc</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// swz</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keywordtype">void</span> SIFrameLowering::emitFlatScratchInit(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                          <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                          <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>* <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>();</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// We don&#39;t need this if we only have spills since there is no user facing</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// scratch.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">// TODO: If we know we don&#39;t have flat instructions earlier, we can omit</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">// this from the input registers.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">// TODO: We only need to know if we access scratch space through a flat</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// pointer. Because we only detect if flat instructions are used at all,</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">// this will be used more often than necessary on VI.</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">// Debug location must be unknown since the first debug location is used to</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment">// determine the end of the prologue.</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FlatScratchInitReg =</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">getPreloadedReg</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba7b4ae3d31a869dd6e77c67f6dc699af6">AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT</a>);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(FlatScratchInitReg);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(FlatScratchInitReg);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FlatScrInitLo = TRI-&gt;getSubReg(FlatScratchInitReg, AMDGPU::sub0);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FlatScrInitHi = TRI-&gt;getSubReg(FlatScratchInitReg, AMDGPU::sub1);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">unsigned</span> ScratchWaveOffsetReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// Do a 64-bit pointer add.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a16a3a7cc1dff82b8227571c334bc68b7">flatScratchIsPointer</a>()) {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_U32), FlatScrInitLo)</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        .addReg(FlatScrInitLo)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchWaveOffsetReg);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADDC_U32), FlatScrInitHi)</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        .addReg(FlatScrInitHi)</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::S_SETREG_B32)).</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        addReg(FlatScrInitLo).</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        addImm(int16_t(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872">AMDGPU::Hwreg::ID_FLAT_SCR_LO</a> |</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                       (31 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a>)));</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::S_SETREG_B32)).</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        addReg(FlatScrInitHi).</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        addImm(int16_t(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28">AMDGPU::Hwreg::ID_FLAT_SCR_HI</a> |</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                       (31 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a>)));</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_U32), AMDGPU::FLAT_SCR_LO)</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      .addReg(FlatScrInitLo)</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchWaveOffsetReg);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADDC_U32), AMDGPU::FLAT_SCR_HI)</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      .addReg(FlatScrInitHi)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// Copy the size in bytes.</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::COPY), AMDGPU::FLAT_SCR_LO)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    .addReg(FlatScrInitHi, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">// Add wave offset in bytes to private base offset.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// See comment in AMDKernelCodeT.h for enable_sgpr_flat_scratch_init.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::S_ADD_U32), FlatScrInitLo)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    .addReg(FlatScrInitLo)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchWaveOffsetReg);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">// Convert offset to 256-byte units.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;get(AMDGPU::S_LSHR_B32), AMDGPU::FLAT_SCR_HI)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    .addReg(FlatScrInitLo, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(8);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;}</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keywordtype">unsigned</span> SIFrameLowering::getReservedPrivateSegmentBufferReg(</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// We need to insert initialization of the scratch resource descriptor.</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">unsigned</span> ScratchRsrcReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>();</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">if</span> (ScratchRsrcReg == AMDGPU::NoRegister ||</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      !MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(ScratchRsrcReg))</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">return</span> AMDGPU::NoRegister;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a463d4dd9c6577a21b6edd9879d013113">hasSGPRInitBug</a>() ||</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      ScratchRsrcReg != TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">reservedPrivateSegmentBufferReg</a>(MF))</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">return</span> ScratchRsrcReg;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="comment">// We reserved the last registers for this. Shift it down to the end of those</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// which were actually used.</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// FIXME: It might be safer to use a pseudoregister before replacement.</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">// FIXME: We should be able to eliminate unused input registers. We only</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// cannot do this for the resources required for scratch access. For now we</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="comment">// skip over user SGPRs and may leave unused holes.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="comment">// We find the resource first because it has an alignment requirement.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordtype">unsigned</span> NumPreloaded = (MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a0ecfadb60fa955d669e8d7a0ad505c5b">getNumPreloadedSGPRs</a>() + 3) / 4;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> AllSGPR128s = <a class="code" href="SIFrameLowering_8cpp.html#ab744601f4c24d601a05cd2764d320045">getAllSGPR128</a>(ST, MF);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  AllSGPR128s = AllSGPR128s.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(std::min(static_cast&lt;unsigned&gt;(AllSGPR128s.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()), NumPreloaded));</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="comment">// Skip the last N reserved elements because they should have already been</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">// reserved for VCC etc.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : AllSGPR128s) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">// Pick the first unallocated one. Make sure we don&#39;t clobber the other</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">// reserved input we needed.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp;&amp; MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(ScratchRsrcReg, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8435b761b383a39ce8f6e6d1132d5888">setScratchRSrcReg</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">return</span> ScratchRsrcReg;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;}</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">// Shift down registers reserved for the scratch wave offset.</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;std::pair&lt;unsigned, bool&gt;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;SIFrameLowering::getReservedPrivateSegmentWaveByteOffsetReg(</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordtype">unsigned</span> ScratchWaveOffsetReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>();</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>());</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">// No replacement necessary.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">if</span> (ScratchWaveOffsetReg == AMDGPU::NoRegister ||</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      (!<a class="code" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF) &amp;&amp; !MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(ScratchWaveOffsetReg))) {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">return</span> std::make_pair(AMDGPU::NoRegister, <span class="keyword">false</span>);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a463d4dd9c6577a21b6edd9879d013113">hasSGPRInitBug</a>())</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordflow">return</span> std::make_pair(ScratchWaveOffsetReg, <span class="keyword">false</span>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordtype">unsigned</span> NumPreloaded = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a0ecfadb60fa955d669e8d7a0ad505c5b">getNumPreloadedSGPRs</a>();</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> AllSGPRs = <a class="code" href="SIFrameLowering_8cpp.html#a302bf40d573df8d14f9efdda83c86e3d">getAllSGPRs</a>(ST, MF);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">if</span> (NumPreloaded &gt; AllSGPRs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>())</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">return</span> std::make_pair(ScratchWaveOffsetReg, <span class="keyword">false</span>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  AllSGPRs = AllSGPRs.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(NumPreloaded);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">// We need to drop register from the end of the list that we cannot use</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">// for the scratch wave offset.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">// + 2 s102 and s103 do not exist on VI.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="comment">// + 2 for vcc</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">// + 2 for xnack_mask</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">// + 2 for flat_scratch</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="comment">// + 4 for registers reserved for scratch resource register</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">// + 1 for register reserved for scratch wave offset.  (By exluding this</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="comment">//     register from the list to consider, it means that when this</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="comment">//     register is being used for the scratch wave offset and there</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="comment">//     are no other free SGPRs, then the value will stay in this register.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">// + 1 if stack pointer is used.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="comment">// ----</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="comment">//  13 (+1)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordtype">unsigned</span> ReservedRegCount = 13;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">if</span> (AllSGPRs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; ReservedRegCount)</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordflow">return</span> std::make_pair(ScratchWaveOffsetReg, <span class="keyword">false</span>);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordtype">bool</span> HandledScratchWaveOffsetReg =</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    ScratchWaveOffsetReg != TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">reservedPrivateSegmentWaveByteOffsetReg</a>(MF);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordtype">bool</span> FPAdjusted = <span class="keyword">false</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : AllSGPRs.<a class="code" href="classllvm_1_1ArrayRef.html#a1c7ded859212582e33828a47259f9bd3">drop_back</a>(ReservedRegCount)) {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="comment">// Pick the first unallocated SGPR. Be careful not to pick an alias of the</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="comment">// scratch descriptor, since we havent added its uses yet.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp;&amp; MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordflow">if</span> (!HandledScratchWaveOffsetReg) {</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        HandledScratchWaveOffsetReg = <span class="keyword">true</span>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(ScratchWaveOffsetReg, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>() == MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>()) {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF));</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;          MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a72163e5fb77b3a50e5bec8d1dd6b9fa7">setStackPtrOffsetReg</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac85fc5b248da8057cb333595fc018b09">setScratchWaveOffsetReg</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9962dff16f714771f82804e4622f4d1a">setFrameOffsetReg</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        ScratchWaveOffsetReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        FPAdjusted = <span class="keyword">true</span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">return</span> std::make_pair(ScratchWaveOffsetReg, FPAdjusted);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;}</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#a702408ee868bae14b0de2b8a28c8058d">  392</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIFrameLowering.html#a702408ee868bae14b0de2b8a28c8058d">SIFrameLowering::emitEntryFunctionPrologue</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">front</a>() == &amp;MBB &amp;&amp; <span class="stringliteral">&quot;Shrink-wrapping not yet supported&quot;</span>);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">// If we only have SGPR spills, we won&#39;t actually be using scratch memory</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="comment">// since these spill to VGPRs.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="comment">// FIXME: We should be cleaning up these unused SGPR spill frame indices</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="comment">// somewhere.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = ST.getInstrInfo();</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI = &amp;TII-&gt;getRegisterInfo();</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">// We need to do the replacement of the private segment buffer and wave offset</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">// register even if there are no stack objects. There could be stores to undef</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="comment">// or a constant without an associated object.</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="comment">// FIXME: We still have implicit uses on SGPR spill instructions in case they</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="comment">// need to spill to vector memory. It&#39;s likely that will not happen, but at</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">// this point it appears we need the setup. This part of the prolog should be</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="comment">// emitted after frame indices are eliminated.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;hasFlatScratchInit())</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    emitFlatScratchInit(ST, MF, MBB);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordtype">unsigned</span> ScratchRsrcReg</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    = getReservedPrivateSegmentBufferReg(ST, TII, TRI, MFI, MF);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordtype">unsigned</span> ScratchWaveOffsetReg;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordtype">bool</span> FPAdjusted;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  std::tie(ScratchWaveOffsetReg, FPAdjusted) =</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      getReservedPrivateSegmentWaveByteOffsetReg(ST, TII, TRI, MFI, MF);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="comment">// We need to insert initialization of the scratch resource descriptor.</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PreloadedScratchWaveOffsetReg = MFI-&gt;getPreloadedReg(</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba7f015ffded1a159136f6691743e7aaaa">AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET</a>);</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordtype">unsigned</span> PreloadedPrivateBufferReg = AMDGPU::NoRegister;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">if</span> (ST.isAmdHsaOrMesa(F)) {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    PreloadedPrivateBufferReg = MFI-&gt;getPreloadedReg(</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba990374da2e8488b7c90d6240e1ae4221">AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER</a>);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  }</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordtype">bool</span> OffsetRegUsed = ScratchWaveOffsetReg != AMDGPU::NoRegister &amp;&amp;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                       MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(ScratchWaveOffsetReg);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordtype">bool</span> ResourceRegUsed = ScratchRsrcReg != AMDGPU::NoRegister &amp;&amp;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                         MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(ScratchRsrcReg);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="comment">// FIXME: Hack to not crash in situations which emitted an error.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">if</span> (PreloadedScratchWaveOffsetReg == AMDGPU::NoRegister)</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="comment">// We added live-ins during argument lowering, but since they were not used</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="comment">// they were deleted. We&#39;re adding the uses now, so add them back.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(PreloadedScratchWaveOffsetReg);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(PreloadedScratchWaveOffsetReg);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">if</span> (ResourceRegUsed &amp;&amp; PreloadedPrivateBufferReg != AMDGPU::NoRegister) {</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ST.isAmdHsaOrMesa(F) || ST.isMesaGfxShader(F));</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(PreloadedPrivateBufferReg);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(PreloadedPrivateBufferReg);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="comment">// Make the register selected live throughout the function.</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;OtherBB : MF) {</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">if</span> (&amp;OtherBB == &amp;MBB)</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">if</span> (OffsetRegUsed || FPAdjusted)</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      OtherBB.addLiveIn(ScratchWaveOffsetReg);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">if</span> (ResourceRegUsed)</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      OtherBB.addLiveIn(ScratchRsrcReg);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  }</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="comment">// If we reserved the original input registers, we don&#39;t need to copy to the</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="comment">// reserved registers.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordtype">bool</span> CopyBuffer = ResourceRegUsed &amp;&amp;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    PreloadedPrivateBufferReg != AMDGPU::NoRegister &amp;&amp;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    ST.isAmdHsaOrMesa(F) &amp;&amp;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    ScratchRsrcReg != PreloadedPrivateBufferReg;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="comment">// This needs to be careful of the copying order to avoid overwriting one of</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="comment">// the input registers before it&#39;s been copied to it&#39;s final</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="comment">// destination. Usually the offset should be copied first.</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordtype">bool</span> CopyBufferFirst = TRI-&gt;isSubRegisterEq(PreloadedPrivateBufferReg,</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                              ScratchWaveOffsetReg);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">if</span> (CopyBuffer &amp;&amp; CopyBufferFirst) {</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::COPY), ScratchRsrcReg)</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      .addReg(PreloadedPrivateBufferReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  }</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordtype">unsigned</span> SPReg = MFI-&gt;getStackPtrOffsetReg();</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SPReg != AMDGPU::SP_REG);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="comment">// FIXME: Remove the isPhysRegUsed checks</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> HasFP = <a class="code" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">if</span> (HasFP || OffsetRegUsed) {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ScratchWaveOffsetReg);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::COPY), ScratchWaveOffsetReg)</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      .addReg(PreloadedScratchWaveOffsetReg, HasFP ? <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a> : 0);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  }</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">if</span> (CopyBuffer &amp;&amp; !CopyBufferFirst) {</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::COPY), ScratchRsrcReg)</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      .addReg(PreloadedPrivateBufferReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  }</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">if</span> (ResourceRegUsed) {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    emitEntryFunctionScratchSetup(ST, MF, MBB, MFI, I,</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        PreloadedPrivateBufferReg, ScratchRsrcReg);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">if</span> (HasFP) {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF.getFrameInfo();</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    int64_t StackSize = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">getStackSize</a>();</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">// On kernel entry, the private scratch wave offset is the SP value.</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordflow">if</span> (StackSize == 0) {</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::COPY), SPReg)</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        .addReg(MFI-&gt;getScratchWaveOffsetReg());</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::S_ADD_U32), SPReg)</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        .addReg(MFI-&gt;getScratchWaveOffsetReg())</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        .addImm(StackSize * ST.getWavefrontSize());</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    }</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  }</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;}</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">// Emit scratch setup code for AMDPAL or Mesa, assuming ResourceRegUsed is set.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="keywordtype">void</span> SIFrameLowering::emitEntryFunctionScratchSetup(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST,</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keywordtype">unsigned</span> PreloadedPrivateBufferReg,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      <span class="keywordtype">unsigned</span> ScratchRsrcReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI = &amp;TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>();</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;Fn = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a1281d7594f66c61da2a6cacc27d613e8">isAmdPalOS</a>()) {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="comment">// The pointer to the GIT is formed from the offset passed in and either</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="comment">// the amdgpu-git-ptr-high function attribute or the top part of the PC</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> RsrcLo = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub0);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> RsrcHi = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub1);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Rsrc01 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub0_sub1);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;SMovB32 = TII-&gt;get(AMDGPU::S_MOV_B32);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad72a01976b743c2632b5dc337b667686">getGITPtrHigh</a>() != 0xffffffff) {</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, SMovB32, RsrcHi)</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad72a01976b743c2632b5dc337b667686">getGITPtrHigh</a>())</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        .addReg(ScratchRsrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;GetPC64 = TII-&gt;get(AMDGPU::S_GETPC_B64);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, GetPC64, Rsrc01);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keyword">auto</span> GitPtrLo = AMDGPU::SGPR0; <span class="comment">// Low GIT address passed in</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a0936b3343117af1096d10094f4cc47f5">hasMergedShaders</a>()) {</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <span class="keywordflow">switch</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) {</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;          <span class="comment">// Low GIT address is passed in s8 rather than s0 for an LS+HS or</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;          <span class="comment">// ES+GS merged shader on gfx9+.</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;          GitPtrLo = AMDGPU::SGPR8;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      }</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    }</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(GitPtrLo);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(GitPtrLo);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, SMovB32, RsrcLo)</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(GitPtrLo)</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="comment">// We now have the GIT ptr - now get the scratch descriptor from the entry</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="comment">// at offset 0 (or offset 16 for a compute shader).</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;LoadDwordX4 = TII-&gt;get(AMDGPU::S_LOAD_DWORDX4_IMM);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keyword">auto</span> MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo,</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                                       <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> |</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                                       <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a> |</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                                       <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a>,</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                                       16, 4);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = Fn.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a> ? 16 : 0;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordtype">unsigned</span> EncodedOffset = <a class="code" href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">AMDGPU::getSMRDEncodedOffset</a>(Subtarget, Offset);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, LoadDwordX4, ScratchRsrcReg)</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Rsrc01)</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(EncodedOffset) <span class="comment">// offset</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// glc</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// dlc</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>)</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  }</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a5c9cce47bece7f780690af00f4924f40">isMesaGfxShader</a>(Fn)</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      || (PreloadedPrivateBufferReg == AMDGPU::NoRegister)) {</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a900fc5c0d0238c847c3e00e5551bed8d">isAmdHsaOrMesa</a>(Fn));</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;SMovB32 = TII-&gt;get(AMDGPU::S_MOV_B32);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Rsrc2 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub2);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Rsrc3 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub3);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="comment">// Use relocations to get the pointer, and setup the other bits manually.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    uint64_t Rsrc23 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece">getScratchRsrcWords23</a>();</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3c86837c4979e7d5e66989e75b397690">hasImplicitBufferPtr</a>()) {</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Rsrc01 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub0_sub1);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">AMDGPU::isCompute</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>())) {</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Mov64 = TII-&gt;get(AMDGPU::S_MOV_B64);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, Mov64, Rsrc01)</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3bc548d21710874f054dbb270d5b0d29">getImplicitBufferPtrUserSGPR</a>())</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;          .addReg(ScratchRsrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;LoadDwordX2 = TII-&gt;get(AMDGPU::S_LOAD_DWORDX2_IMM);</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;        <span class="keyword">auto</span> MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo,</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                                           <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> |</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                           <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a> |</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                                           <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a>,</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                           8, 4);</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, LoadDwordX2, Rsrc01)</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3bc548d21710874f054dbb270d5b0d29">getImplicitBufferPtrUserSGPR</a>())</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;          .addImm(0) <span class="comment">// offset</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// glc</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0) <span class="comment">// dlc</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO)</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3bc548d21710874f054dbb270d5b0d29">getImplicitBufferPtrUserSGPR</a>());</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3bc548d21710874f054dbb270d5b0d29">getImplicitBufferPtrUserSGPR</a>());</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      }</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Rsrc0 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub0);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Rsrc1 = TRI-&gt;getSubReg(ScratchRsrcReg, AMDGPU::sub1);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, SMovB32, Rsrc0)</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(<span class="stringliteral">&quot;SCRATCH_RSRC_DWORD0&quot;</span>)</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, SMovB32, Rsrc1)</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(<span class="stringliteral">&quot;SCRATCH_RSRC_DWORD1&quot;</span>)</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    }</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, SMovB32, Rsrc2)</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Rsrc23 &amp; 0xffffffff)</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, SMovB32, Rsrc3)</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Rsrc23 &gt;&gt; 32)</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchRsrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  }</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;}</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#aea3bbabaaa92eb07ff9bba98ee083b1b">  664</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIFrameLowering.html#aea3bbabaaa92eb07ff9bba98ee083b1b">SIFrameLowering::isSupportedStackID</a>(<a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">TargetStackID::Value</a> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">switch</span> (ID) {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85">TargetStackID::Default</a>:</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a7d111d4b9003a9aab4efe813d03777b6">TargetStackID::NoAlloc</a>:</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>:</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2fe30acf2b843b8e01313d2b6da330b">TargetStackID::SVEVector</a>:</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  }</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid TargetStackID::Value&quot;</span>);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;}</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#af5c6e03e6ac66b0eb9389a951593985b">  676</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIFrameLowering.html#af5c6e03e6ac66b0eb9389a951593985b">SIFrameLowering::emitPrologue</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <a class="code" href="classllvm_1_1SIFrameLowering.html#a702408ee868bae14b0de2b8a28c8058d">emitEntryFunctionPrologue</a>(MF, MBB);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  }</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI = TII-&gt;getRegisterInfo();</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordtype">unsigned</span> StackPtrReg = FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>();</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keywordtype">unsigned</span> FramePtrReg = FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>();</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> LiveRegs;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordtype">bool</span> HasFP = <span class="keyword">false</span>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> NumBytes = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">getStackSize</a>();</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> RoundedSize = NumBytes;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="comment">// To avoid clobbering VGPRs in lanes that weren&#39;t active on function entry,</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="comment">// turn on all lanes before doing the spill to memory.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordtype">unsigned</span> ScratchExecCopy = AMDGPU::NoRegister;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="comment">// Emit the copy if we need an FP, and are using a free SGPR to save it.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a> != AMDGPU::NoRegister) {</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::COPY), FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a>)</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      .addReg(FramePtrReg)</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a49f174e0e7941fe7dad04d4f948a2d63">setMIFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  }</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html">SIMachineFunctionInfo::SGPRSpillVGPRCSR</a> &amp;<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;         : FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad647227ce2b49e4807eff9c64f710546">getSGPRSpillVGPRs</a>()) {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.FI.hasValue())</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">if</span> (ScratchExecCopy == AMDGPU::NoRegister) {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      <span class="keywordflow">if</span> (LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#ae9dd17c81890dfa50eceb32282809600">empty</a>()) {</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a8b52495cd160fff98521b57a4479f2da">init</a>(TRI);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a972dc07ee343dfa21fc84131ada0e688">addLiveIns</a>(MBB);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a>)</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;          LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a7b644203b542cf4091b1ff74bafe78ac">removeReg</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a>);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      }</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;      ScratchExecCopy</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        = <a class="code" href="SIFrameLowering_8cpp.html#a0132ec0faf07fa66d1bf3823efdd8733">findScratchNonCalleeSaveRegister</a>(MRI, LiveRegs,</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                                           *TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>());</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a> != ScratchExecCopy);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OrSaveExec = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ?</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        AMDGPU::S_OR_SAVEEXEC_B32 : AMDGPU::S_OR_SAVEEXEC_B64;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(OrSaveExec),</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;              ScratchExecCopy)</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;        .addImm(-1);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <a class="code" href="SIFrameLowering_8cpp.html#a5b03570134c76e770ee448eb10db5237">buildPrologSpill</a>(LiveRegs, MBB, MBBI, TII, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.VGPR,</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                     FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>(),</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                     StackPtrReg,</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                     <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.FI.getValue());</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  }</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="keywordflow">if</span> (ScratchExecCopy != AMDGPU::NoRegister) {</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="comment">// FIXME: Split block and make terminator.</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordtype">unsigned</span> ExecMov = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keywordtype">unsigned</span> Exec = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(ExecMov), Exec)</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;      .addReg(ScratchExecCopy, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#adbf2afbb346e40106f344191309324fc">addReg</a>(ScratchExecCopy);</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  }</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a>) {</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> FI = FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a>.<a class="code" href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">getValue</a>();</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#af5302d38d9a16eee93f13a1579c8773d">isDeadObjectIndex</a>(FI) &amp;&amp;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;           MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">getStackID</a>(FI) == <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;</a> Spill</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      = FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">getSGPRToVGPRSpills</a>(FI);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Spill.size() == 1);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="comment">// Save FP before setting it up.</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="comment">// FIXME: This should respect spillSGPRToVGPR;</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;getMCOpcodeFromPseudo(AMDGPU::V_WRITELANE_B32),</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;            Spill[0].VGPR)</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;      .addReg(FramePtrReg)</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Spill[0].Lane)</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Spill[0].VGPR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  }</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keywordflow">if</span> (TRI.needsStackRealignment(MF)) {</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    HasFP = <span class="keyword">true</span>;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Alignment = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a6682de3f1848cb756235b651a445f871">getMaxAlignment</a>();</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    RoundedSize += Alignment;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="keywordflow">if</span> (LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#ae9dd17c81890dfa50eceb32282809600">empty</a>()) {</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a8b52495cd160fff98521b57a4479f2da">init</a>(TRI);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a972dc07ee343dfa21fc84131ada0e688">addLiveIns</a>(MBB);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;      LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#adbf2afbb346e40106f344191309324fc">addReg</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a>);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    }</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="keywordtype">unsigned</span> ScratchSPReg = <a class="code" href="SIFrameLowering_8cpp.html#a0132ec0faf07fa66d1bf3823efdd8733">findScratchNonCalleeSaveRegister</a>(</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        MRI, LiveRegs, AMDGPU::SReg_32_XM0RegClass);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ScratchSPReg != AMDGPU::NoRegister &amp;&amp;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;           ScratchSPReg != FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a>);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="comment">// s_add_u32 tmp_reg, s32, NumBytes</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="comment">// s_and_b32 s32, tmp_reg, 0b111...0000</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::S_ADD_U32), ScratchSPReg)</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      .addReg(StackPtrReg)</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>((Alignment - 1) * ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>())</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      .setMIFlag(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::S_AND_B32), FramePtrReg)</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;      .addReg(ScratchSPReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-Alignment * ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>())</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      .setMIFlag(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad5959cddd49cade1c2fd29d5a4dcdd0d">setIsStackRealigned</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((HasFP = <a class="code" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF))) {</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="comment">// If we need a base pointer, set it up here. It&#39;s whatever the value of</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="comment">// the stack pointer is at this point. Any variable size objects will be</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="comment">// allocated after this, so we can still use the base pointer to reference</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">// locals.</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::COPY), FramePtrReg)</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      .addReg(StackPtrReg)</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a49f174e0e7941fe7dad04d4f948a2d63">setMIFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  }</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">if</span> (HasFP &amp;&amp; RoundedSize != 0) {</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::S_ADD_U32), StackPtrReg)</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      .addReg(StackPtrReg)</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(RoundedSize * ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>())</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      .setMIFlag(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  }</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!HasFP || (FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a> != AMDGPU::NoRegister ||</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                     FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a>)) &amp;&amp;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;         <span class="stringliteral">&quot;Needed to save FP but didn&#39;t save it anywhere&quot;</span>);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((HasFP || (FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a> == AMDGPU::NoRegister &amp;&amp;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                    !FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a>)) &amp;&amp;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;         <span class="stringliteral">&quot;Saved FP but didn&#39;t need it&quot;</span>);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#ace1de8acc8ac15962f04832273df87b1">  822</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIFrameLowering.html#ace1de8acc8ac15962f04832273df87b1">SIFrameLowering::emitEpilogue</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>())</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">getFirstTerminator</a>();</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> LiveRegs;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> NumBytes = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">getStackSize</a>();</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> RoundedSize = FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2c466ab156eb10f17533c98f72322a53">isStackRealigned</a>() ?</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    NumBytes + MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a6682de3f1848cb756235b651a445f871">getMaxAlignment</a>() : NumBytes;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">if</span> (RoundedSize != 0 &amp;&amp; <a class="code" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF)) {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> StackPtrReg = FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>();</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::S_SUB_U32), StackPtrReg)</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      .addReg(StackPtrReg)</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(RoundedSize * ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>())</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;      .setMIFlag(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f">MachineInstr::FrameDestroy</a>);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  }</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a> != AMDGPU::NoRegister) {</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(AMDGPU::COPY), FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>())</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      .addReg(FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a>)</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a49f174e0e7941fe7dad04d4f948a2d63">setMIFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">MachineInstr::FrameSetup</a>);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  }</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a>) {</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> FI = FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a>.<a class="code" href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">getValue</a>();</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#af5302d38d9a16eee93f13a1579c8773d">isDeadObjectIndex</a>(FI) &amp;&amp;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;           MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">getStackID</a>(FI) == <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>);</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;</a> Spill</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      = FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">getSGPRToVGPRSpills</a>(FI);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Spill.size() == 1);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;getMCOpcodeFromPseudo(AMDGPU::V_READLANE_B32),</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;            FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>())</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      .addReg(Spill[0].VGPR)</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Spill[0].Lane);</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  }</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordtype">unsigned</span> ScratchExecCopy = AMDGPU::NoRegister;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html">SIMachineFunctionInfo::SGPRSpillVGPRCSR</a> &amp;<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;         : FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad647227ce2b49e4807eff9c64f710546">getSGPRSpillVGPRs</a>()) {</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.FI.hasValue())</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI = TII-&gt;getRegisterInfo();</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">if</span> (ScratchExecCopy == AMDGPU::NoRegister) {</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      <span class="comment">// See emitPrologue</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">if</span> (LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#ae9dd17c81890dfa50eceb32282809600">empty</a>()) {</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a8b52495cd160fff98521b57a4479f2da">init</a>(*ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>());</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#abb67d4b6f48395a5aca25fc32e042928">addLiveOuts</a>(MBB);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a683d33b7b0ca1cf29e61a3dc4614a046">stepBackward</a>(*MBBI);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      ScratchExecCopy = <a class="code" href="SIFrameLowering_8cpp.html#a0132ec0faf07fa66d1bf3823efdd8733">findScratchNonCalleeSaveRegister</a>(</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;          MRI, LiveRegs, *TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>());</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      LiveRegs.<a class="code" href="classllvm_1_1LivePhysRegs.html#a7b644203b542cf4091b1ff74bafe78ac">removeReg</a>(ScratchExecCopy);</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OrSaveExec =</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;          ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_OR_SAVEEXEC_B32 : AMDGPU::S_OR_SAVEEXEC_B64;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(OrSaveExec), ScratchExecCopy)</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;        .addImm(-1);</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    }</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <a class="code" href="SIFrameLowering_8cpp.html#a5fe8654da7218c06699055ed4750e078">buildEpilogReload</a>(LiveRegs, MBB, MBBI, TII, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.VGPR,</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                      FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>(),</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                      FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>(), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.FI.getValue());</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  }</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">if</span> (ScratchExecCopy != AMDGPU::NoRegister) {</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="comment">// FIXME: Split block and make terminator.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="keywordtype">unsigned</span> ExecMov = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordtype">unsigned</span> Exec = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::EXEC_LO : AMDGPU::EXEC;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(ExecMov), Exec)</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;      .addReg(ScratchExecCopy, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  }</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;}</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">// Note SGPRSpill stack IDs should only be used for SGPR spilling to VGPRs, not</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">// memory. They should have been removed by now.</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="SIFrameLowering_8cpp.html#a3a45e8bba1a335538a222c1809626753">  911</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIFrameLowering_8cpp.html#a3a45e8bba1a335538a222c1809626753">allStackObjectsAreDead</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI) {</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> I = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">getObjectIndexBegin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ac51e2d34abb79b72afef355fac525c76">getObjectIndexEnd</a>();</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;       I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <span class="keywordflow">if</span> (!MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#af5302d38d9a16eee93f13a1579c8773d">isDeadObjectIndex</a>(I))</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  }</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;}</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="SIFrameLowering_8cpp.html#abfccabe9ef2a12a70ad059b50d73ca97">  922</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIFrameLowering_8cpp.html#abfccabe9ef2a12a70ad059b50d73ca97">allSGPRSpillsAreDead</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI,</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                 <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int&gt;</a> FramePointerSaveIndex) {</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> I = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">getObjectIndexBegin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ac51e2d34abb79b72afef355fac525c76">getObjectIndexEnd</a>();</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;       I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <span class="keywordflow">if</span> (!MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#af5302d38d9a16eee93f13a1579c8773d">isDeadObjectIndex</a>(I) &amp;&amp;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">getStackID</a>(I) == <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a> &amp;&amp;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;        FramePointerSaveIndex &amp;&amp; I != FramePointerSaveIndex) {</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    }</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  }</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;}</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#aadf96185b58f7797ce201074b58f4829">  937</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1SIFrameLowering.html#aadf96185b58f7797ce201074b58f4829">SIFrameLowering::getFrameIndexReference</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                                            <span class="keywordtype">unsigned</span> &amp;FrameReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *RI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().getRegisterInfo();</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  FrameReg = RI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(MF);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">return</span> MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(FI);</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;}</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#a24b80d6d36821f80675874283190f291">  945</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIFrameLowering.html#a24b80d6d36821f80675874283190f291">SIFrameLowering::processFunctionBeforeFrameFinalized</a>(</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a93fd0c087e0339a45c611ee12b886a54">removeDeadFrameIndices</a>(MFI);</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="SIFrameLowering_8cpp.html#abfccabe9ef2a12a70ad059b50d73ca97">allSGPRSpillsAreDead</a>(MFI, <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) &amp;&amp;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;         <span class="stringliteral">&quot;SGPR spill should have been removed in SILowerSGPRSpills&quot;</span>);</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="comment">// FIXME: The other checks should be redundant with allStackObjectsAreDead,</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">// but currently hasNonSpillStackObjects is set only from source</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="comment">// allocas. Stack temps produced from legalization are not counted currently.</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="SIFrameLowering_8cpp.html#a3a45e8bba1a335538a222c1809626753">allStackObjectsAreDead</a>(MFI)) {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RS &amp;&amp; <span class="stringliteral">&quot;RegScavenger required if spilling&quot;</span>);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      <span class="keywordtype">int</span> ScavengeFI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;        TRI-&gt;getSpillSize(AMDGPU::SGPR_32RegClass), 0, <span class="keyword">false</span>);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#aecaae26e25f7f952810d98e50264b5fb">addScavengingFrameIndex</a>(ScavengeFI);</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;      <span class="keywordtype">int</span> ScavengeFI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a1ae307f415a8989475e3f7ddd6eefc8b">CreateStackObject</a>(</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;        TRI-&gt;getSpillSize(AMDGPU::SGPR_32RegClass),</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;        TRI-&gt;getSpillAlignment(AMDGPU::SGPR_32RegClass),</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        <span class="keyword">false</span>);</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#aecaae26e25f7f952810d98e50264b5fb">addScavengingFrameIndex</a>(ScavengeFI);</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    }</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  }</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;}</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">// Only report VGPRs to generic code.</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#a7865e2cad3030c3c48b64c9cf1243d46">  979</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIFrameLowering.html#a7865e2cad3030c3c48b64c9cf1243d46">SIFrameLowering::determineCalleeSaves</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;                                           <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;SavedVGPRs,</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                                           <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <a class="code" href="classllvm_1_1TargetFrameLowering.html#a2f26766f4dcfa6457ba405584a34d5c3">TargetFrameLowering::determineCalleeSaves</a>(MF, SavedVGPRs, RS);</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>())</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="comment">// Ignore the SGPRs the default implementation found.</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  SavedVGPRs.<a class="code" href="classllvm_1_1BitVector.html#a51711ad960e294ac064a578ebfae0de7">clearBitsNotInMask</a>(TRI-&gt;getAllVGPRRegMask());</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="comment">// hasFP only knows about stack objects that already exist. We&#39;re now</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="comment">// determining the stack slots that will be created, so we have to predict</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="comment">// them. Stack objects force FP usage with calls.</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <span class="comment">// Note a new VGPR CSR may be introduced if one is used for the spill, but we</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="comment">// don&#39;t want to report it here.</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="comment">// FIXME: Is this really hasReservedCallFrame?</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> WillHaveFP =</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;      FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>() &amp;&amp;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;      (SavedVGPRs.<a class="code" href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">any</a>() || !<a class="code" href="SIFrameLowering_8cpp.html#a3a45e8bba1a335538a222c1809626753">allStackObjectsAreDead</a>(FrameInfo));</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="comment">// VGPRs used for SGPR spilling need to be specially inserted in the prolog,</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="comment">// so don&#39;t allow the default insertion to handle them.</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> SSpill : MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad647227ce2b49e4807eff9c64f710546">getSGPRSpillVGPRs</a>())</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    SavedVGPRs.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(SSpill.VGPR);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> HasFP = WillHaveFP || <a class="code" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">if</span> (!HasFP)</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9f38ba10781232040946bb434c788c53">haveFreeLanesForSGPRSpill</a>(MF, 1)) {</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keywordtype">int</span> NewFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a1ae307f415a8989475e3f7ddd6eefc8b">CreateStackObject</a>(4, 4, <span class="keyword">true</span>, <span class="keyword">nullptr</span>,</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                                                    <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="comment">// If there is already a VGPR with free lanes, use it. We may already have</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="comment">// to pay the penalty for spilling a CSR VGPR.</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="keywordflow">if</span> (!MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5386824e018354bc57cfb271d97d42e3">allocateSGPRSpillToVGPR</a>(MF, NewFI))</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;allocate SGPR spill should have worked&quot;</span>);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a> = NewFI;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;      <span class="keyword">auto</span> Spill = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">getSGPRToVGPRSpills</a>(NewFI).front();</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Spilling FP to  &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Spill.VGPR, TRI)</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;             &lt;&lt; <span class="charliteral">&#39;:&#39;</span> &lt;&lt; Spill.Lane &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  }</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a> = <a class="code" href="SIFrameLowering_8cpp.html#a5ab4877a463edfaa92dfeb0c7f1f5e16">findUnusedSGPRNonCalleeSaved</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>());</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordflow">if</span> (!MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a>) {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="comment">// There&#39;s no free lane to spill, and no free register to save FP, so we&#39;re</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <span class="comment">// forced to spill another VGPR to use for the spill.</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="keywordtype">int</span> NewFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a1ae307f415a8989475e3f7ddd6eefc8b">CreateStackObject</a>(4, 4, <span class="keyword">true</span>, <span class="keyword">nullptr</span>,</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;                                                    <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="keywordflow">if</span> (!MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5386824e018354bc57cfb271d97d42e3">allocateSGPRSpillToVGPR</a>(MF, NewFI))</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;allocate SGPR spill should have worked&quot;</span>);</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a> = NewFI;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;      <span class="keyword">auto</span> Spill = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">getSGPRToVGPRSpills</a>(NewFI).front();</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;FP requires fallback spill to &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Spill.VGPR, TRI)</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;             &lt;&lt; <span class="charliteral">&#39;:&#39;</span> &lt;&lt; Spill.Lane &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Saving FP with copy to &quot;</span> &lt;&lt;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;               <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a>, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  }</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;}</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#ac5bebf636fd9c3f6c9b7484f3244fb67"> 1054</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIFrameLowering.html#ac5bebf636fd9c3f6c9b7484f3244fb67">SIFrameLowering::determineCalleeSavesSGPR</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                               <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;SavedRegs,</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;                                               <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <a class="code" href="classllvm_1_1TargetFrameLowering.html#a2f26766f4dcfa6457ba405584a34d5c3">TargetFrameLowering::determineCalleeSaves</a>(MF, SavedRegs, RS);</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>())</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="comment">// The SP is specifically managed and we don&#39;t want extra spills of it.</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  SavedRegs.<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>());</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  SavedRegs.<a class="code" href="classllvm_1_1BitVector.html#a80574cc00241317f14490d296742fa3f">clearBitsInMask</a>(TRI-&gt;getAllVGPRRegMask());</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;}</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#abde66d9f66cba5679c5a1c1c87a6ea8a"> 1070</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIFrameLowering.html#abde66d9f66cba5679c5a1c1c87a6ea8a">SIFrameLowering::assignCalleeSavedSpillSlots</a>(</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI,</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    std::vector&lt;CalleeSavedInfo&gt; &amp;CSI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordflow">if</span> (CSI.empty())</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Early exit if no callee saved registers are modified!</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">if</span> (!FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a>)</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;CS : CSI) {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="keywordflow">if</span> (CS.getReg() == FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>()) {</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;      <span class="keywordflow">if</span> (FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a> != AMDGPU::NoRegister)</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;        CS.setDstReg(FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">SGPRForFPSaveRestoreCopy</a>);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    }</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  }</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;}</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#afb457df257778163977aebad1d1165e8"> 1091</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1SIFrameLowering.html#afb457df257778163977aebad1d1165e8">SIFrameLowering::eliminateCallFramePseudoInstr</a>(</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  int64_t Amount = I-&gt;getOperand(0).getImm();</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordflow">if</span> (Amount == 0)</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordflow">return</span> MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(I);</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *TII = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="keywordtype">unsigned</span> Opc = I-&gt;getOpcode();</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordtype">bool</span> IsDestroy = Opc == TII-&gt;getCallFrameDestroyOpcode();</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  uint64_t CalleePopAmount = IsDestroy ? I-&gt;getOperand(1).getImm() : 0;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetFrameLowering.html#a238c4b47777d9678c89b6ccfa9db504c">hasReservedCallFrame</a>(MF)) {</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = <a class="code" href="classllvm_1_1TargetFrameLowering.html#a07ed686a79bd6b4e4702981c4f85ec19">getStackAlignment</a>();</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    Amount = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(Amount, Align);</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(Amount) &amp;&amp; <span class="stringliteral">&quot;exceeded stack address space size&quot;</span>);</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="keywordtype">unsigned</span> SPReg = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>();</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = IsDestroy ? AMDGPU::S_SUB_U32 : AMDGPU::S_ADD_U32;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, TII-&gt;<a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">get</a>(Op), SPReg)</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;      .addReg(SPReg)</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Amount * ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>());</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CalleePopAmount != 0) {</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;is this used?&quot;</span>);</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  }</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">return</span> MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(I);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;}</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a"> 1125</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">SIFrameLowering::hasFP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>()) {</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="comment">// All offsets are unsigned, so need to be addressed in the same direction</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="comment">// as stack growth.</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="comment">// FIXME: This function is pretty broken, since it can be called before the</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="comment">// frame layout is determined or CSR spills are inserted.</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">getStackSize</a>() != 0)</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="comment">// For the entry point, the input wave scratch offset must be copied to the</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="comment">// API SP if there are calls.</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>())</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  }</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordflow">return</span> MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">hasVarSizedObjects</a>() || MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a32125253541ab2e7ec5bbe550ecc2d0c">isFrameAddressTaken</a>() ||</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#aa7d9e2f26e4c8b32f51c455b220ce13c">hasStackMap</a>() || MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a503a8cb169aa29ac907c218692087db3">hasPatchPoint</a>() ||</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().getRegisterInfo()-&gt;needsStackRealignment(MF) ||</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#aad0fc1de8197ddf2c49346c5d92a2bec">DisableFramePointerElim</a>(MF);</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;}</div><div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a83a558d1f47c278d99d1e6f97d73bf44"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">llvm::SIMachineFunctionInfo::getFrameOffsetReg</a></div><div class="ttdeci">unsigned getFrameOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00712">SIMachineFunctionInfo.h:712</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2bf7b2bd509d4268cef9571b5dbd42db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg</a></div><div class="ttdeci">unsigned getScratchWaveOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00708">SIMachineFunctionInfo.h:708</a></div></div>
<div class="ttc" id="namespacellvm_html_a443819cdc54f775be2d0836c16d3661e"><div class="ttname"><a href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">llvm::isUInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 32 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00385">MathExtras.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a80574cc00241317f14490d296742fa3f"><div class="ttname"><a href="classllvm_1_1BitVector.html#a80574cc00241317f14490d296742fa3f">llvm::BitVector::clearBitsInMask</a></div><div class="ttdeci">void clearBitsInMask(const uint32_t *Mask, unsigned MaskWords=~0u)</div><div class="ttdoc">clearBitsInMask - Clear any bits in this vector that are set in Mask. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00781">BitVector.h:781</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_aadf96185b58f7797ce201074b58f4829"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#aadf96185b58f7797ce201074b58f4829">llvm::SIFrameLowering::getFrameIndexReference</a></div><div class="ttdeci">int getFrameIndexReference(const MachineFunction &amp;MF, int FI, unsigned &amp;FrameReg) const override</div><div class="ttdoc">getFrameIndexReference - This method should return the base register and offset used to reference a f...</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00937">SIFrameLowering.cpp:937</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">llvm::CallingConv::AMDGPU_HS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL hull shaders (= tessellation control shaders). </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00218">CallingConv.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_aa7d9e2f26e4c8b32f51c455b220ce13c"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aa7d9e2f26e4c8b32f51c455b220ce13c">llvm::MachineFrameInfo::hasStackMap</a></div><div class="ttdeci">bool hasStackMap() const</div><div class="ttdoc">This method may be called any time after instruction selection is complete to determine if there is a...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00377">MachineFrameInfo.h:377</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a9e65e7f3940616d9da8bf3920d6f468e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg</a></div><div class="ttdeci">unsigned reservedPrivateSegmentBufferReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch buffer in case spilling is needed...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00109">SIRegisterInfo.cpp:109</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a00a76a729b319dc47beffbe07325565f"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path, Style style=Style::native)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00224">Path.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8c52645cdf8bf296f62276354ddffad1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(unsigned PhysReg) const</div><div class="ttdoc">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn&amp;#39;t been...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00915">MachineRegisterInfo.h:915</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4f5ecc82c0deb906cdb3bbb581b41450"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">unsigned getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00730">SIMachineFunctionInfo.h:730</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a741035a378541c4f5b78ba3b73d86633"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">llvm::MachineRegisterInfo::addLiveIn</a></div><div class="ttdeci">void addLiveIn(unsigned Reg, unsigned vreg=0)</div><div class="ttdoc">addLiveIn - Add the specified register as a live-in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00926">MachineRegisterInfo.h:926</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_af5302d38d9a16eee93f13a1579c8773d"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#af5302d38d9a16eee93f13a1579c8773d">llvm::MachineFrameInfo::isDeadObjectIndex</a></div><div class="ttdeci">bool isDeadObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a dead object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00714">MachineFrameInfo.h:714</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00356">SIDefines.h:356</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7f0521fa2de44271fd4b909ea7351ef3"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7f0521fa2de44271fd4b909ea7351ef3">llvm::MachineBasicBlock::getFirstTerminator</a></div><div class="ttdeci">iterator getFirstTerminator()</div><div class="ttdoc">Returns an iterator to the first terminator instruction of this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_a7865e2cad3030c3c48b64c9cf1243d46"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#a7865e2cad3030c3c48b64c9cf1243d46">llvm::SIFrameLowering::determineCalleeSaves</a></div><div class="ttdeci">void determineCalleeSaves(MachineFunction &amp;MF, BitVector &amp;SavedRegs, RegScavenger *RS=nullptr) const override</div><div class="ttdoc">This method determines which of the registers reported by TargetRegisterInfo::getCalleeSavedRegs() sh...</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00979">SIFrameLowering.cpp:979</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_a24b80d6d36821f80675874283190f291"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#a24b80d6d36821f80675874283190f291">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized</a></div><div class="ttdeci">void processFunctionBeforeFrameFinalized(MachineFunction &amp;MF, RegScavenger *RS=nullptr) const override</div><div class="ttdoc">processFunctionBeforeFrameFinalized - This method is called immediately before the specified function...</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00945">SIFrameLowering.cpp:945</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a3c86837c4979e7d5e66989e75b397690"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3c86837c4979e7d5e66989e75b397690">llvm::SIMachineFunctionInfo::hasImplicitBufferPtr</a></div><div class="ttdeci">bool hasImplicitBufferPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00651">SIMachineFunctionInfo.h:651</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_a702408ee868bae14b0de2b8a28c8058d"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#a702408ee868bae14b0de2b8a28c8058d">llvm::SIFrameLowering::emitEntryFunctionPrologue</a></div><div class="ttdeci">void emitEntryFunctionPrologue(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00392">SIFrameLowering.cpp:392</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a4bbc0f0059b8fc54fdd919e558f0b911"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">llvm::GCNSubtarget::getInstrInfo</a></div><div class="ttdeci">const SIInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00409">AMDGPUSubtarget.h:409</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a0936b3343117af1096d10094f4cc47f5"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0936b3343117af1096d10094f4cc47f5">llvm::GCNSubtarget::hasMergedShaders</a></div><div class="ttdeci">bool hasMergedShaders() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01085">AMDGPUSubtarget.h:1085</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85">llvm::TargetStackID::Default</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00029">TargetFrameLowering.h:29</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_aea3bbabaaa92eb07ff9bba98ee083b1b"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#aea3bbabaaa92eb07ff9bba98ee083b1b">llvm::SIFrameLowering::isSupportedStackID</a></div><div class="ttdeci">bool isSupportedStackID(TargetStackID::Value ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00664">SIFrameLowering.cpp:664</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad5959cddd49cade1c2fd29d5a4dcdd0d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad5959cddd49cade1c2fd29d5a4dcdd0d">llvm::SIMachineFunctionInfo::setIsStackRealigned</a></div><div class="ttdeci">void setIsStackRealigned(bool Realigned=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00775">SIMachineFunctionInfo.h:775</a></div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba7f015ffded1a159136f6691743e7aaaa"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba7f015ffded1a159136f6691743e7aaaa">llvm::AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_WAVE_BYTE_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00109">AMDGPUArgumentUsageInfo.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a93fd0c087e0339a45c611ee12b886a54"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a93fd0c087e0339a45c611ee12b886a54">llvm::SIMachineFunctionInfo::removeDeadFrameIndices</a></div><div class="ttdeci">void removeDeadFrameIndices(MachineFrameInfo &amp;MFI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00388">SIMachineFunctionInfo.cpp:388</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5a7d111d4b9003a9aab4efe813d03777b6"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a7d111d4b9003a9aab4efe813d03777b6">llvm::TargetStackID::NoAlloc</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00032">TargetFrameLowering.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL geometry shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00202">CallingConv.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a362490a43ee948c5614e3b8385384257"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00173">SIInstrInfo.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a49f174e0e7941fe7dad04d4f948a2d63"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a49f174e0e7941fe7dad04d4f948a2d63">llvm::MachineInstrBuilder::setMIFlag</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlag(MachineInstr::MIFlag Flag) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00269">MachineInstrBuilder.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a2f26766f4dcfa6457ba405584a34d5c3"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a2f26766f4dcfa6457ba405584a34d5c3">llvm::TargetFrameLowering::determineCalleeSaves</a></div><div class="ttdeci">virtual void determineCalleeSaves(MachineFunction &amp;MF, BitVector &amp;SavedRegs, RegScavenger *RS=nullptr) const</div><div class="ttdoc">This method determines which of the registers reported by TargetRegisterInfo::getCalleeSavedRegs() sh...</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLoweringImpl_8cpp_source.html#l00076">TargetFrameLoweringImpl.cpp:76</a></div></div>
<div class="ttc" id="SIFrameLowering_8cpp_html_a5b03570134c76e770ee448eb10db5237"><div class="ttname"><a href="SIFrameLowering_8cpp.html#a5b03570134c76e770ee448eb10db5237">buildPrologSpill</a></div><div class="ttdeci">static void buildPrologSpill(LivePhysRegs &amp;LiveRegs, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const SIInstrInfo *TII, unsigned SpillReg, unsigned ScratchRsrcReg, unsigned SPReg, int FI)</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00092">SIFrameLowering.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; int &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html_ae9dd17c81890dfa50eceb32282809600"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#ae9dd17c81890dfa50eceb32282809600">llvm::LivePhysRegs::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">Returns true if the set is empty. </div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00076">LivePhysRegs.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8435b761b383a39ce8f6e6d1132d5888"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8435b761b383a39ce8f6e6d1132d5888">llvm::SIMachineFunctionInfo::setScratchRSrcReg</a></div><div class="ttdeci">void setScratchRSrcReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00703">SIMachineFunctionInfo.h:703</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_ace1de8acc8ac15962f04832273df87b1"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#ace1de8acc8ac15962f04832273df87b1">llvm::SIFrameLowering::emitEpilogue</a></div><div class="ttdeci">void emitEpilogue(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00822">SIFrameLowering.cpp:822</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a32125253541ab2e7ec5bbe550ecc2d0c"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a32125253541ab2e7ec5bbe550ecc2d0c">llvm::MachineFrameInfo::isFrameAddressTaken</a></div><div class="ttdeci">bool isFrameAddressTaken() const</div><div class="ttdoc">This method may be called any time after instruction selection is complete to determine if there is a...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00365">MachineFrameInfo.h:365</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a5c9cce47bece7f780690af00f4924f40"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a5c9cce47bece7f780690af00f4924f40">llvm::GCNSubtarget::isMesaGfxShader</a></div><div class="ttdeci">bool isMesaGfxShader(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00776">AMDGPUSubtarget.h:776</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01155">MachineBasicBlock.cpp:1155</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af0c31a9fd43cc1a320582913a2f27ece"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece">llvm::SIInstrInfo::getScratchRsrcWords23</a></div><div class="ttdeci">uint64_t getScratchRsrcWords23() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05892">SIInstrInfo.cpp:5892</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00064">AMDGPUMachineFunction.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a78f1067d270179dff7915b90a03ce237">llvm::MachineInstr::FrameSetup</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00081">MachineInstr.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_adf98860d7f42290f873c82a981eb0ea6"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const</div><div class="ttdoc">Return the assigned stack offset of the specified object from the incoming stack pointer. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00491">MachineFrameInfo.h:491</a></div></div>
<div class="ttc" id="SIFrameLowering_8cpp_html_a3a45e8bba1a335538a222c1809626753"><div class="ttname"><a href="SIFrameLowering_8cpp.html#a3a45e8bba1a335538a222c1809626753">allStackObjectsAreDead</a></div><div class="ttdeci">static bool allStackObjectsAreDead(const MachineFrameInfo &amp;MFI)</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00911">SIFrameLowering.cpp:911</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5873899f0d029e5ac089189a1bf422cd"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills</a></div><div class="ttdeci">ArrayRef&lt; SpilledReg &gt; getSGPRToVGPRSpills(int FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00491">SIMachineFunctionInfo.h:491</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn&amp;#39;t trap). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00141">MachineMemOperand.h:141</a></div></div>
<div class="ttc" id="SIFrameLowering_8cpp_html_a5ab4877a463edfaa92dfeb0c7f1f5e16"><div class="ttname"><a href="SIFrameLowering_8cpp.html#a5ab4877a463edfaa92dfeb0c7f1f5e16">findUnusedSGPRNonCalleeSaved</a></div><div class="ttdeci">static MCPhysReg findUnusedSGPRNonCalleeSaved(MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00082">SIFrameLowering.cpp:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a0509430713d587eba74220a8375948a8"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const</div><div class="ttdoc">This method may be called any time after instruction selection is complete to determine if the stack ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00350">MachineFrameInfo.h:350</a></div></div>
<div class="ttc" id="SIFrameLowering_8cpp_html_abfccabe9ef2a12a70ad059b50d73ca97"><div class="ttname"><a href="SIFrameLowering_8cpp.html#abfccabe9ef2a12a70ad059b50d73ca97">allSGPRSpillsAreDead</a></div><div class="ttdeci">static bool allSGPRSpillsAreDead(const MachineFrameInfo &amp;MFI, Optional&lt; int &gt; FramePointerSaveIndex)</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00922">SIFrameLowering.cpp:922</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad72a01976b743c2632b5dc337b667686"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad72a01976b743c2632b5dc337b667686">llvm::SIMachineFunctionInfo::getGITPtrHigh</a></div><div class="ttdeci">unsigned getGITPtrHigh() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00673">SIMachineFunctionInfo.h:673</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9f38ba10781232040946bb434c788c53"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9f38ba10781232040946bb434c788c53">llvm::SIMachineFunctionInfo::haveFreeLanesForSGPRSpill</a></div><div class="ttdeci">bool haveFreeLanesForSGPRSpill(const MachineFunction &amp;MF, unsigned NumLane) const</div><div class="ttdoc">returns true if NumLanes slots are available in VGPRs already used for SGPR spilling. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00252">SIMachineFunctionInfo.cpp:252</a></div></div>
<div class="ttc" id="SIFrameLowering_8h_html"><div class="ttname"><a href="SIFrameLowering_8h.html">SIFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a72163e5fb77b3a50e5bec8d1dd6b9fa7"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a72163e5fb77b3a50e5bec8d1dd6b9fa7">llvm::SIMachineFunctionInfo::setStackPtrOffsetReg</a></div><div class="ttdeci">void setStackPtrOffsetReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00721">SIMachineFunctionInfo.h:721</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_aad0fc1de8197ddf2c49346c5d92a2bec"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#aad0fc1de8197ddf2c49346c5d92a2bec">llvm::TargetOptions::DisableFramePointerElim</a></div><div class="ttdeci">bool DisableFramePointerElim(const MachineFunction &amp;MF) const</div><div class="ttdoc">DisableFramePointerElim - This returns true if frame pointer elimination optimization should be disab...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptionsImpl_8cpp_source.html#l00024">TargetOptionsImpl.cpp:24</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html_ac2715cb9db335f2afd360e6b5c11e480"><div class="ttname"><a href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">llvm::Optional::getValue</a></div><div class="ttdeci">const T &amp; getValue() const LLVM_LVALUE_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00255">Optional.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ae70474766f2a88bab5b2b77bcb22212b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">llvm::MachineFrameInfo::getObjectIndexBegin</a></div><div class="ttdeci">int getObjectIndexBegin() const</div><div class="ttdoc">Return the minimum frame object index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00387">MachineFrameInfo.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ac51e2d34abb79b72afef355fac525c76"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ac51e2d34abb79b72afef355fac525c76">llvm::MachineFrameInfo::getObjectIndexEnd</a></div><div class="ttdeci">int getObjectIndexEnd() const</div><div class="ttdoc">Return one past the maximum frame object index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00390">MachineFrameInfo.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5386824e018354bc57cfb271d97d42e3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5386824e018354bc57cfb271d97d42e3">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR</a></div><div class="ttdeci">bool allocateSGPRSpillToVGPR(MachineFunction &amp;MF, int FI)</div><div class="ttdoc">Reserve a slice of a VGPR to support spilling for FrameIndex FI. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00260">SIMachineFunctionInfo.cpp:260</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">llvm::CallingConv::AMDGPU_CS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL compute shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00208">CallingConv.h:208</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_afb457df257778163977aebad1d1165e8"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#afb457df257778163977aebad1d1165e8">llvm::SIFrameLowering::eliminateCallFramePseudoInstr</a></div><div class="ttdeci">MachineBasicBlock::iterator eliminateCallFramePseudoInstr(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdoc">This method is called during prolog/epilog code insertion to eliminate call frame setup and destroy p...</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l01091">SIFrameLowering.cpp:1091</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_acf6141c742569e20d289c523560f8b00"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">llvm::GCNSubtarget::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(unsigned WavesPerEU, bool Addressable) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01117">AMDGPUSubtarget.h:1117</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html_a674cbb4d7e2477e0e73c27bf5226d504"><div class="ttname"><a href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">llvm::MDNode::get</a></div><div class="ttdeci">static MDTuple * get(LLVMContext &amp;Context, ArrayRef&lt; Metadata *&gt; MDs)</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l01174">Metadata.h:1174</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aedabe9a341c4f2ec7f3604472d597651"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">llvm::AMDGPU::getSMRDEncodedOffset</a></div><div class="ttdeci">int64_t getSMRDEncodedOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01250">AMDGPUBaseInfo.cpp:1250</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5688c3d8cf734f824f2637b7bc91e2cb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a></div><div class="ttdeci">bool isCompute(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00900">AMDGPUBaseInfo.cpp:900</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a51711ad960e294ac064a578ebfae0de7"><div class="ttname"><a href="classllvm_1_1BitVector.html#a51711ad960e294ac064a578ebfae0de7">llvm::BitVector::clearBitsNotInMask</a></div><div class="ttdeci">void clearBitsNotInMask(const uint32_t *Mask, unsigned MaskWords=~0u)</div><div class="ttdoc">clearBitsNotInMask - Clear a bit in this vector for every &amp;#39;0&amp;#39; bit in Mask. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00793">BitVector.h:793</a></div></div>
<div class="ttc" id="RegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9962dff16f714771f82804e4622f4d1a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9962dff16f714771f82804e4622f4d1a">llvm::SIMachineFunctionInfo::setFrameOffsetReg</a></div><div class="ttdeci">void setFrameOffsetReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00716">SIMachineFunctionInfo.h:716</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">llvm::TargetStackID::SGPRSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00030">TargetFrameLowering.h:30</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_ac4be38deb867e2597a4cb76e0aeb4277"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg</a></div><div class="ttdeci">unsigned reservedPrivateSegmentWaveByteOffsetReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch wave offset in case spilling is needed...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00133">SIRegisterInfo.cpp:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a1281d7594f66c61da2a6cacc27d613e8"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a1281d7594f66c61da2a6cacc27d613e8">llvm::AMDGPUSubtarget::isAmdPalOS</a></div><div class="ttdeci">bool isAmdPalOS() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00127">AMDGPUSubtarget.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html_abb67d4b6f48395a5aca25fc32e042928"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#abb67d4b6f48395a5aca25fc32e042928">llvm::LivePhysRegs::addLiveOuts</a></div><div class="ttdeci">void addLiveOuts(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Adds all live-out registers of basic block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8cpp_source.html#l00230">LivePhysRegs.cpp:230</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html_a972dc07ee343dfa21fc84131ada0e688"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a972dc07ee343dfa21fc84131ada0e688">llvm::LivePhysRegs::addLiveIns</a></div><div class="ttdeci">void addLiveIns(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Adds all live-in registers of basic block MBB. </div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8cpp_source.html#l00236">LivePhysRegs.cpp:236</a></div></div>
<div class="ttc" id="SIFrameLowering_8cpp_html_ab744601f4c24d601a05cd2764d320045"><div class="ttname"><a href="SIFrameLowering_8cpp.html#ab744601f4c24d601a05cd2764d320045">getAllSGPR128</a></div><div class="ttdeci">static ArrayRef&lt; MCPhysReg &gt; getAllSGPR128(const GCNSubtarget &amp;ST, const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00027">SIFrameLowering.cpp:27</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a72d0f5c7e6117335f31a0cd1753a594b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">llvm::BitVector::any</a></div><div class="ttdeci">bool any() const</div><div class="ttdoc">any - Returns true if any bit is set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00180">BitVector.h:180</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5af2fe30acf2b843b8e01313d2b6da330b"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2fe30acf2b843b8e01313d2b6da330b">llvm::TargetStackID::SVEVector</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00031">TargetFrameLowering.h:31</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html_a8b52495cd160fff98521b57a4479f2da"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a8b52495cd160fff98521b57a4479f2da">llvm::LivePhysRegs::init</a></div><div class="ttdeci">void init(const TargetRegisterInfo &amp;TRI)</div><div class="ttdoc">(re-)initializes and clears the set. </div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00066">LivePhysRegs.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html_a683d33b7b0ca1cf29e61a3dc4614a046"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a683d33b7b0ca1cf29e61a3dc4614a046">llvm::LivePhysRegs::stepBackward</a></div><div class="ttdeci">void stepBackward(const MachineInstr &amp;MI)</div><div class="ttdoc">Simulates liveness when stepping backwards over an instruction(bundle). </div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8cpp_source.html#l00068">LivePhysRegs.cpp:68</a></div></div>
<div class="ttc" id="SIFrameLowering_8cpp_html_a302bf40d573df8d14f9efdda83c86e3d"><div class="ttname"><a href="SIFrameLowering_8cpp.html#a302bf40d573df8d14f9efdda83c86e3d">getAllSGPRs</a></div><div class="ttdeci">static ArrayRef&lt; MCPhysReg &gt; getAllSGPRs(const GCNSubtarget &amp;ST, const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00033">SIFrameLowering.cpp:33</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00438">BitVector.h:438</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a6682de3f1848cb756235b651a445f871"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a6682de3f1848cb756235b651a445f871">llvm::MachineFrameInfo::getMaxAlignment</a></div><div class="ttdeci">unsigned getMaxAlignment() const</div><div class="ttdoc">Return the alignment in bytes that this function must be aligned to, which is greater than the defaul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00566">MachineFrameInfo.h:566</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html">llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00442">SIMachineFunctionInfo.h:442</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">llvm::AMDGPUSubtarget::GFX10</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00059">AMDGPUSubtarget.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00452">AMDGPUSubtarget.h:452</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a4e4e6764dc61dbf0e8f330644880480f">llvm::MachineInstr::FrameDestroy</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00083">MachineInstr.h:83</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28">llvm::AMDGPU::Hwreg::ID_FLAT_SCR_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00333">SIDefines.h:333</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad647227ce2b49e4807eff9c64f710546"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad647227ce2b49e4807eff9c64f710546">llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs</a></div><div class="ttdeci">ArrayRef&lt; SGPRSpillVGPRCSR &gt; getSGPRSpillVGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00497">SIMachineFunctionInfo.h:497</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac85fc5b248da8057cb333595fc018b09"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac85fc5b248da8057cb333595fc018b09">llvm::SIMachineFunctionInfo::setScratchWaveOffsetReg</a></div><div class="ttdeci">void setScratchWaveOffsetReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00734">SIMachineFunctionInfo.h:734</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab1063ce5e180c89490fae50511a46a29"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00663">MachineFunction.h:663</a></div></div>
<div class="ttc" id="LivePhysRegs_8h_html"><div class="ttname"><a href="LivePhysRegs_8h.html">LivePhysRegs.h</a></div><div class="ttdoc">This file implements the LivePhysRegs utility for tracking liveness of physical registers. </div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a07ed686a79bd6b4e4702981c4f85ec19"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a07ed686a79bd6b4e4702981c4f85ec19">llvm::TargetFrameLowering::getStackAlignment</a></div><div class="ttdeci">unsigned getStackAlignment() const</div><div class="ttdoc">getStackAlignment - This method returns the number of bytes to which the stack pointer must be aligne...</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00080">TargetFrameLowering.h:80</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a238c4b47777d9678c89b6ccfa9db504c"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a238c4b47777d9678c89b6ccfa9db504c">llvm::TargetFrameLowering::hasReservedCallFrame</a></div><div class="ttdeci">virtual bool hasReservedCallFrame(const MachineFunction &amp;MF) const</div><div class="ttdoc">hasReservedCallFrame - Under normal circumstances, when a frame pointer is not required, we reserve argument space for call sites in the function immediately on entry to the current function. </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00235">TargetFrameLowering.h:235</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ae66cd705df2870244a05921f551ff131"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00196">AMDGPUSubtarget.h:196</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html_a5c249924553aa84c5927b2335c490583"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a5c249924553aa84c5927b2335c490583">llvm::LivePhysRegs::available</a></div><div class="ttdeci">bool available(const MachineRegisterInfo &amp;MRI, MCPhysReg Reg) const</div><div class="ttdoc">Returns true if register Reg and no aliasing register is in the set. </div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8cpp_source.html#l00139">LivePhysRegs.cpp:139</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_aecaae26e25f7f952810d98e50264b5fb"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#aecaae26e25f7f952810d98e50264b5fb">llvm::RegScavenger::addScavengingFrameIndex</a></div><div class="ttdeci">void addScavengingFrameIndex(int FI)</div><div class="ttdoc">Add a scavenging frame index. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00132">RegisterScavenging.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a705974ed9705792da912bb6aa9b6886e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">unsigned getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00699">SIMachineFunctionInfo.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2c466ab156eb10f17533c98f72322a53"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2c466ab156eb10f17533c98f72322a53">llvm::SIMachineFunctionInfo::isStackRealigned</a></div><div class="ttdeci">bool isStackRealigned() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00771">SIMachineFunctionInfo.h:771</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a03cf34252938b54f7e86c736f9fd7dc1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">llvm::MachineFrameInfo::CreateFixedObject</a></div><div class="ttdeci">int CreateFixedObject(uint64_t Size, int64_t SPOffset, bool IsImmutable, bool isAliased=false)</div><div class="ttdoc">Create a new object at a fixed location on the stack. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00082">MachineFrameInfo.cpp:82</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_af5c6e03e6ac66b0eb9389a951593985b"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#af5c6e03e6ac66b0eb9389a951593985b">llvm::SIFrameLowering::emitPrologue</a></div><div class="ttdeci">void emitPrologue(MachineFunction &amp;MF, MachineBasicBlock &amp;MBB) const override</div><div class="ttdoc">emitProlog/emitEpilog - These methods insert prolog and epilog code into the function. </div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00676">SIFrameLowering.cpp:676</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a463d4dd9c6577a21b6edd9879d013113"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a463d4dd9c6577a21b6edd9879d013113">llvm::GCNSubtarget::hasSGPRInitBug</a></div><div class="ttdeci">bool hasSGPRInitBug() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01000">AMDGPUSubtarget.h:1000</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a1c7ded859212582e33828a47259f9bd3"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a1c7ded859212582e33828a47259f9bd3">llvm::ArrayRef::drop_back</a></div><div class="ttdeci">ArrayRef&lt; T &gt; drop_back(size_t N=1) const</div><div class="ttdoc">Drop the last N elements of the array. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00203">ArrayRef.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_ac5bebf636fd9c3f6c9b7484f3244fb67"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#ac5bebf636fd9c3f6c9b7484f3244fb67">llvm::SIFrameLowering::determineCalleeSavesSGPR</a></div><div class="ttdeci">void determineCalleeSavesSGPR(MachineFunction &amp;MF, BitVector &amp;SavedRegs, RegScavenger *RS=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l01054">SIFrameLowering.cpp:1054</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed9edbca092a4412142216b59cfc3461"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">llvm::MachineRegisterInfo::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(unsigned PhysReg) const</div><div class="ttdoc">Return true if the specified register is modified or read in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00601">MachineRegisterInfo.cpp:601</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ace7bdce94e806bb8870626657630dab0"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">llvm::ArrayRef::slice</a></div><div class="ttdeci">ArrayRef&lt; T &gt; slice(size_t N, size_t M) const</div><div class="ttdoc">slice(n, m) - Chop off the first N elements of the array, and keep M elements in the array...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00188">ArrayRef.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdoc">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00380">MachineRegisterInfo.cpp:380</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a16a3a7cc1dff82b8227571c334bc68b7"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a16a3a7cc1dff82b8227571c334bc68b7">llvm::GCNSubtarget::flatScratchIsPointer</a></div><div class="ttdeci">bool flatScratchIsPointer() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01079">AMDGPUSubtarget.h:1079</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba7b4ae3d31a869dd6e77c67f6dc699af6"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba7b4ae3d31a869dd6e77c67f6dc699af6">llvm::AMDGPUFunctionArgInfo::FLAT_SCRATCH_INIT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00105">AMDGPUArgumentUsageInfo.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="namespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00163">Alignment.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a9f44cd05eefbb20a234a7e3b6369a7f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">llvm::GCNSubtarget::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01180">AMDGPUSubtarget.h:1180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html">llvm::LivePhysRegs</a></div><div class="ttdoc">A set of physical registers with utility functions to track liveness when walking backward/forward th...</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00048">LivePhysRegs.h:48</a></div></div>
<div class="ttc" id="SIFrameLowering_8cpp_html_a5fe8654da7218c06699055ed4750e078"><div class="ttname"><a href="SIFrameLowering_8cpp.html#a5fe8654da7218c06699055ed4750e078">buildEpilogReload</a></div><div class="ttdeci">static void buildEpilogReload(LivePhysRegs &amp;LiveRegs, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const SIInstrInfo *TII, unsigned SpillReg, unsigned ScratchRsrcReg, unsigned SPReg, int FI)</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00140">SIFrameLowering.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ae6862611304a47b7c8db95871c247155"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy</a></div><div class="ttdeci">unsigned SGPRForFPSaveRestoreCopy</div><div class="ttdoc">If this is set, an SGPR used for save/restore of the register used for the frame pointer. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00483">SIMachineFunctionInfo.h:483</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a3bc548d21710874f054dbb270d5b0d29"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3bc548d21710874f054dbb270d5b0d29">llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR</a></div><div class="ttdeci">unsigned getImplicitBufferPtrUserSGPR() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00743">SIMachineFunctionInfo.h:743</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdoc">The memory access always returns the same value (or traps). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a900fc5c0d0238c847c3e00e5551bed8d"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a900fc5c0d0238c847c3e00e5551bed8d">llvm::AMDGPUSubtarget::isAmdHsaOrMesa</a></div><div class="ttdeci">bool isAmdHsaOrMesa(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00139">AMDGPUSubtarget.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba990374da2e8488b7c90d6240e1ae4221"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba990374da2e8488b7c90d6240e1ae4221">llvm::AMDGPUFunctionArgInfo::PRIVATE_SEGMENT_BUFFER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00100">AMDGPUArgumentUsageInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_abd1b045c48536729160cbfc075852f4c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00275">SIRegisterInfo.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ad718aae0ce2a188fa35cb2781024ffc0"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">llvm::MachineFrameInfo::getStackID</a></div><div class="ttdeci">uint8_t getStackID(int ObjectIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00700">MachineFrameInfo.h:700</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_abde66d9f66cba5679c5a1c1c87a6ea8a"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#abde66d9f66cba5679c5a1c1c87a6ea8a">llvm::SIFrameLowering::assignCalleeSavedSpillSlots</a></div><div class="ttdeci">bool assignCalleeSavedSpillSlots(MachineFunction &amp;MF, const TargetRegisterInfo *TRI, std::vector&lt; CalleeSavedInfo &gt; &amp;CSI) const override</div><div class="ttdoc">assignCalleeSavedSpillSlots - Allows target to override spill slot assignment logic. </div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l01070">SIFrameLowering.cpp:1070</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a317bd7480ba741300b70f6243d33ff1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">llvm::SIRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00128">AMDGPURegisterInfo.cpp:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a1ae307f415a8989475e3f7ddd6eefc8b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a1ae307f415a8989475e3f7ddd6eefc8b">llvm::MachineFrameInfo::CreateStackObject</a></div><div class="ttdeci">int CreateStackObject(uint64_t Size, Align Alignment, bool isSpillSlot, const AllocaInst *Alloca=nullptr, uint8_t ID=0)</div><div class="ttdoc">Create a new statically sized stack object, returning a nonnegative identifier to represent it...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00050">MachineFrameInfo.cpp:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8ae9c5d17b40aa7be0189dd4f12dc315"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">llvm::MachineRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs() const</div><div class="ttdoc">Returns list of callee saved registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00637">MachineRegisterInfo.cpp:637</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html_adbf2afbb346e40106f344191309324fc"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#adbf2afbb346e40106f344191309324fc">llvm::LivePhysRegs::addReg</a></div><div class="ttdeci">void addReg(MCPhysReg Reg)</div><div class="ttdoc">Adds a physical register and all its sub-registers to the set. </div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00079">LivePhysRegs.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a0ecfadb60fa955d669e8d7a0ad505c5b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a0ecfadb60fa955d669e8d7a0ad505c5b">llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs</a></div><div class="ttdeci">unsigned getNumPreloadedSGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00689">SIMachineFunctionInfo.h:689</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="SIFrameLowering_8cpp_html_a0132ec0faf07fa66d1bf3823efdd8733"><div class="ttname"><a href="SIFrameLowering_8cpp.html#a0132ec0faf07fa66d1bf3823efdd8733">findScratchNonCalleeSaveRegister</a></div><div class="ttdeci">static unsigned findScratchNonCalleeSaveRegister(MachineRegisterInfo &amp;MRI, LivePhysRegs &amp;LiveRegs, const TargetRegisterClass &amp;RC, bool Unused=false)</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l00050">SIFrameLowering.cpp:50</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html_a7b644203b542cf4091b1ff74bafe78ac"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html#a7b644203b542cf4091b1ff74bafe78ac">llvm::LivePhysRegs::removeReg</a></div><div class="ttdeci">void removeReg(MCPhysReg Reg)</div><div class="ttdoc">Removes a physical register, all its sub-registers, and all its super-registers from the set...</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00089">LivePhysRegs.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a503a8cb169aa29ac907c218692087db3"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a503a8cb169aa29ac907c218692087db3">llvm::MachineFrameInfo::hasPatchPoint</a></div><div class="ttdeci">bool hasPatchPoint() const</div><div class="ttdoc">This method may be called any time after instruction selection is complete to determine if there is a...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00383">MachineFrameInfo.h:383</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872">llvm::AMDGPU::Hwreg::ID_FLAT_SCR_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00332">SIDefines.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a14c39a24bf6ebbe339ae8a453c7fdd11"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a14c39a24bf6ebbe339ae8a453c7fdd11">llvm::MachineFrameInfo::getStackSize</a></div><div class="ttdeci">uint64_t getStackSize() const</div><div class="ttdoc">Return the number of bytes that must be allocated to hold all of the fixed size frame objects...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00550">MachineFrameInfo.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1SIFrameLowering_html_a1092e60fbaf05a451dd94fed2dedf24a"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">llvm::SIFrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register...</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l01125">SIFrameLowering.cpp:1125</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdoc">Address space for constant memory (VTX2). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00275">AMDGPU.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ac6672df14319c2e931c3b2c583ea837c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">llvm::MachineInstrBuilder::addExternalSymbol</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addExternalSymbol(const char *FnName, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00175">MachineInstrBuilder.h:175</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8282213e6bdff9e56f55bc3feed3a500"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">llvm::SIMachineFunctionInfo::FramePointerSaveIndex</a></div><div class="ttdeci">Optional&lt; int &gt; FramePointerSaveIndex</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00484">SIMachineFunctionInfo.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a2cc8bb867c8949943ca7d88f1db31fde"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">llvm::MachineFrameInfo::hasCalls</a></div><div class="ttdeci">bool hasCalls() const</div><div class="ttdoc">Return true if the current function has any function calls. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00582">MachineFrameInfo.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a70091a1882ba04a886fe9682150cef57"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">llvm::SIMachineFunctionInfo::getPreloadedReg</a></div><div class="ttdeci">Register getPreloadedReg(AMDGPUFunctionArgInfo::PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00668">SIMachineFunctionInfo.h:668</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a95d2929d1a7c8c66554f0b44b153b573"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">llvm::GCNSubtarget::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00421">AMDGPUSubtarget.h:421</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:37 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
