<stg><name>neural_network</name>


<trans_list>

<trans id="185" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:0 %sum_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_1_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:1 %max_val_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_val_1_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="64">
<![CDATA[
entry:12 %layer1_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer1_output"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %layer2_output = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_output"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %input_r_addr = getelementptr i16 %input_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="5">
<![CDATA[
entry:15 %input_r_load = load i5 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="5">
<![CDATA[
entry:15 %input_r_load = load i5 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %input_r_addr_1 = getelementptr i16 %input_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_r_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="5">
<![CDATA[
entry:17 %input_r_load_1 = load i5 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="5">
<![CDATA[
entry:17 %input_r_load_1 = load i5 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %input_r_addr_2 = getelementptr i16 %input_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_r_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="5">
<![CDATA[
entry:19 %input_r_load_2 = load i5 %input_r_addr_2

]]></Node>
<StgValue><ssdm name="input_r_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="5">
<![CDATA[
entry:19 %input_r_load_2 = load i5 %input_r_addr_2

]]></Node>
<StgValue><ssdm name="input_r_load_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %input_r_addr_3 = getelementptr i16 %input_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_r_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="5">
<![CDATA[
entry:21 %input_r_load_3 = load i5 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="5">
<![CDATA[
entry:21 %input_r_load_3 = load i5 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %input_r_addr_4 = getelementptr i16 %input_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_r_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="5">
<![CDATA[
entry:23 %input_r_load_4 = load i5 %input_r_addr_4

]]></Node>
<StgValue><ssdm name="input_r_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="5">
<![CDATA[
entry:23 %input_r_load_4 = load i5 %input_r_addr_4

]]></Node>
<StgValue><ssdm name="input_r_load_4"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %input_r_addr_5 = getelementptr i16 %input_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_r_addr_5"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="5">
<![CDATA[
entry:25 %input_r_load_5 = load i5 %input_r_addr_5

]]></Node>
<StgValue><ssdm name="input_r_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="5">
<![CDATA[
entry:25 %input_r_load_5 = load i5 %input_r_addr_5

]]></Node>
<StgValue><ssdm name="input_r_load_5"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %input_r_addr_6 = getelementptr i16 %input_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_r_addr_6"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="5">
<![CDATA[
entry:27 %input_r_load_6 = load i5 %input_r_addr_6

]]></Node>
<StgValue><ssdm name="input_r_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="5">
<![CDATA[
entry:27 %input_r_load_6 = load i5 %input_r_addr_6

]]></Node>
<StgValue><ssdm name="input_r_load_6"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %input_r_addr_7 = getelementptr i16 %input_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_r_addr_7"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="5">
<![CDATA[
entry:29 %input_r_load_7 = load i5 %input_r_addr_7

]]></Node>
<StgValue><ssdm name="input_r_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="68" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="5">
<![CDATA[
entry:29 %input_r_load_7 = load i5 %input_r_addr_7

]]></Node>
<StgValue><ssdm name="input_r_load_7"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %input_r_addr_8 = getelementptr i16 %input_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_r_addr_8"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="5">
<![CDATA[
entry:31 %input_r_load_8 = load i5 %input_r_addr_8

]]></Node>
<StgValue><ssdm name="input_r_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="71" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="5">
<![CDATA[
entry:31 %input_r_load_8 = load i5 %input_r_addr_8

]]></Node>
<StgValue><ssdm name="input_r_load_8"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %input_r_addr_9 = getelementptr i16 %input_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_r_addr_9"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="5">
<![CDATA[
entry:33 %input_r_load_9 = load i5 %input_r_addr_9

]]></Node>
<StgValue><ssdm name="input_r_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="5">
<![CDATA[
entry:33 %input_r_load_9 = load i5 %input_r_addr_9

]]></Node>
<StgValue><ssdm name="input_r_load_9"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %input_r_addr_10 = getelementptr i16 %input_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_r_addr_10"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="5">
<![CDATA[
entry:35 %input_r_load_10 = load i5 %input_r_addr_10

]]></Node>
<StgValue><ssdm name="input_r_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="77" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="5">
<![CDATA[
entry:35 %input_r_load_10 = load i5 %input_r_addr_10

]]></Node>
<StgValue><ssdm name="input_r_load_10"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %input_r_addr_11 = getelementptr i16 %input_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_r_addr_11"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="5">
<![CDATA[
entry:37 %input_r_load_11 = load i5 %input_r_addr_11

]]></Node>
<StgValue><ssdm name="input_r_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="5">
<![CDATA[
entry:37 %input_r_load_11 = load i5 %input_r_addr_11

]]></Node>
<StgValue><ssdm name="input_r_load_11"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %input_r_addr_12 = getelementptr i16 %input_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_r_addr_12"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="5">
<![CDATA[
entry:39 %input_r_load_12 = load i5 %input_r_addr_12

]]></Node>
<StgValue><ssdm name="input_r_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="83" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="5">
<![CDATA[
entry:39 %input_r_load_12 = load i5 %input_r_addr_12

]]></Node>
<StgValue><ssdm name="input_r_load_12"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %input_r_addr_13 = getelementptr i16 %input_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_r_addr_13"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="5">
<![CDATA[
entry:41 %input_r_load_13 = load i5 %input_r_addr_13

]]></Node>
<StgValue><ssdm name="input_r_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="86" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="5">
<![CDATA[
entry:41 %input_r_load_13 = load i5 %input_r_addr_13

]]></Node>
<StgValue><ssdm name="input_r_load_13"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %input_r_addr_14 = getelementptr i16 %input_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_r_addr_14"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="5">
<![CDATA[
entry:43 %input_r_load_14 = load i5 %input_r_addr_14

]]></Node>
<StgValue><ssdm name="input_r_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="89" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="5">
<![CDATA[
entry:43 %input_r_load_14 = load i5 %input_r_addr_14

]]></Node>
<StgValue><ssdm name="input_r_load_14"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %input_r_addr_15 = getelementptr i16 %input_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_r_addr_15"/></StgValue>
</operation>

<operation id="91" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="5">
<![CDATA[
entry:45 %input_r_load_15 = load i5 %input_r_addr_15

]]></Node>
<StgValue><ssdm name="input_r_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="92" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="5">
<![CDATA[
entry:45 %input_r_load_15 = load i5 %input_r_addr_15

]]></Node>
<StgValue><ssdm name="input_r_load_15"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %input_r_addr_16 = getelementptr i16 %input_r, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_r_addr_16"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="5">
<![CDATA[
entry:47 %input_r_load_16 = load i5 %input_r_addr_16

]]></Node>
<StgValue><ssdm name="input_r_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="5">
<![CDATA[
entry:47 %input_r_load_16 = load i5 %input_r_addr_16

]]></Node>
<StgValue><ssdm name="input_r_load_16"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %input_r_addr_17 = getelementptr i16 %input_r, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_r_addr_17"/></StgValue>
</operation>

<operation id="97" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="5">
<![CDATA[
entry:49 %input_r_load_17 = load i5 %input_r_addr_17

]]></Node>
<StgValue><ssdm name="input_r_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="98" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="5">
<![CDATA[
entry:49 %input_r_load_17 = load i5 %input_r_addr_17

]]></Node>
<StgValue><ssdm name="input_r_load_17"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="15" op_20_bw="10" op_21_bw="9" op_22_bw="10" op_23_bw="9" op_24_bw="10" op_25_bw="9" op_26_bw="10" op_27_bw="11" op_28_bw="10" op_29_bw="9" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="12" op_34_bw="11" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10">
<![CDATA[
entry:50 %call_ln45 = call void @neural_network_Pipeline_VITIS_LOOP_42_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i16 %input_r_load_4, i16 %input_r_load_5, i16 %input_r_load_6, i16 %input_r_load_7, i16 %input_r_load_8, i16 %input_r_load_9, i16 %input_r_load_10, i16 %input_r_load_11, i16 %input_r_load_12, i16 %input_r_load_13, i16 %input_r_load_14, i16 %input_r_load_15, i16 %input_r_load_16, i16 %input_r_load_17, i15 %layer1_output, i10 %layer1_weights_0, i9 %layer1_weights_1, i10 %layer1_weights_2, i9 %layer1_weights_3, i10 %layer1_weights_4, i9 %layer1_weights_5, i10 %layer1_weights_6, i11 %layer1_weights_7, i10 %layer1_weights_8, i9 %layer1_weights_9, i11 %layer1_weights_10, i11 %layer1_weights_11, i11 %layer1_weights_12, i12 %layer1_weights_13, i11 %layer1_weights_14, i10 %layer1_weights_15, i10 %layer1_weights_16, i10 %layer1_weights_17, i10 %layer1_bias

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="100" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="15" op_20_bw="10" op_21_bw="9" op_22_bw="10" op_23_bw="9" op_24_bw="10" op_25_bw="9" op_26_bw="10" op_27_bw="11" op_28_bw="10" op_29_bw="9" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="12" op_34_bw="11" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10">
<![CDATA[
entry:50 %call_ln45 = call void @neural_network_Pipeline_VITIS_LOOP_42_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i16 %input_r_load_4, i16 %input_r_load_5, i16 %input_r_load_6, i16 %input_r_load_7, i16 %input_r_load_8, i16 %input_r_load_9, i16 %input_r_load_10, i16 %input_r_load_11, i16 %input_r_load_12, i16 %input_r_load_13, i16 %input_r_load_14, i16 %input_r_load_15, i16 %input_r_load_16, i16 %input_r_load_17, i15 %layer1_output, i10 %layer1_weights_0, i9 %layer1_weights_1, i10 %layer1_weights_2, i9 %layer1_weights_3, i10 %layer1_weights_4, i9 %layer1_weights_5, i10 %layer1_weights_6, i11 %layer1_weights_7, i10 %layer1_weights_8, i9 %layer1_weights_9, i11 %layer1_weights_10, i11 %layer1_weights_11, i11 %layer1_weights_12, i12 %layer1_weights_13, i11 %layer1_weights_14, i10 %layer1_weights_15, i10 %layer1_weights_16, i10 %layer1_weights_17, i10 %layer1_bias

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="101" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="layer1_output_addr"/></StgValue>
</operation>

<operation id="102" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:52 %layer1_output_load = load i5 %layer1_output_addr

]]></Node>
<StgValue><ssdm name="layer1_output_load"/></StgValue>
</operation>

<operation id="103" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %layer1_output_addr_1 = getelementptr i15 %layer1_output, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="layer1_output_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:54 %layer1_output_load_1 = load i5 %layer1_output_addr_1

]]></Node>
<StgValue><ssdm name="layer1_output_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="105" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:52 %layer1_output_load = load i5 %layer1_output_addr

]]></Node>
<StgValue><ssdm name="layer1_output_load"/></StgValue>
</operation>

<operation id="106" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:54 %layer1_output_load_1 = load i5 %layer1_output_addr_1

]]></Node>
<StgValue><ssdm name="layer1_output_load_1"/></StgValue>
</operation>

<operation id="107" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %layer1_output_addr_2 = getelementptr i15 %layer1_output, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="layer1_output_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:56 %layer1_output_load_2 = load i5 %layer1_output_addr_2

]]></Node>
<StgValue><ssdm name="layer1_output_load_2"/></StgValue>
</operation>

<operation id="109" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %layer1_output_addr_3 = getelementptr i15 %layer1_output, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="layer1_output_addr_3"/></StgValue>
</operation>

<operation id="110" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:58 %layer1_output_load_3 = load i5 %layer1_output_addr_3

]]></Node>
<StgValue><ssdm name="layer1_output_load_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="111" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:56 %layer1_output_load_2 = load i5 %layer1_output_addr_2

]]></Node>
<StgValue><ssdm name="layer1_output_load_2"/></StgValue>
</operation>

<operation id="112" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:58 %layer1_output_load_3 = load i5 %layer1_output_addr_3

]]></Node>
<StgValue><ssdm name="layer1_output_load_3"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %layer1_output_addr_4 = getelementptr i15 %layer1_output, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="layer1_output_addr_4"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:60 %layer1_output_load_4 = load i5 %layer1_output_addr_4

]]></Node>
<StgValue><ssdm name="layer1_output_load_4"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %layer1_output_addr_5 = getelementptr i15 %layer1_output, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="layer1_output_addr_5"/></StgValue>
</operation>

<operation id="116" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:62 %layer1_output_load_5 = load i5 %layer1_output_addr_5

]]></Node>
<StgValue><ssdm name="layer1_output_load_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="117" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:60 %layer1_output_load_4 = load i5 %layer1_output_addr_4

]]></Node>
<StgValue><ssdm name="layer1_output_load_4"/></StgValue>
</operation>

<operation id="118" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:62 %layer1_output_load_5 = load i5 %layer1_output_addr_5

]]></Node>
<StgValue><ssdm name="layer1_output_load_5"/></StgValue>
</operation>

<operation id="119" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %layer1_output_addr_6 = getelementptr i15 %layer1_output, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="layer1_output_addr_6"/></StgValue>
</operation>

<operation id="120" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:64 %layer1_output_load_6 = load i5 %layer1_output_addr_6

]]></Node>
<StgValue><ssdm name="layer1_output_load_6"/></StgValue>
</operation>

<operation id="121" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %layer1_output_addr_7 = getelementptr i15 %layer1_output, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="layer1_output_addr_7"/></StgValue>
</operation>

<operation id="122" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:66 %layer1_output_load_7 = load i5 %layer1_output_addr_7

]]></Node>
<StgValue><ssdm name="layer1_output_load_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="123" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:64 %layer1_output_load_6 = load i5 %layer1_output_addr_6

]]></Node>
<StgValue><ssdm name="layer1_output_load_6"/></StgValue>
</operation>

<operation id="124" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:66 %layer1_output_load_7 = load i5 %layer1_output_addr_7

]]></Node>
<StgValue><ssdm name="layer1_output_load_7"/></StgValue>
</operation>

<operation id="125" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %layer1_output_addr_8 = getelementptr i15 %layer1_output, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="layer1_output_addr_8"/></StgValue>
</operation>

<operation id="126" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:68 %layer1_output_load_8 = load i5 %layer1_output_addr_8

]]></Node>
<StgValue><ssdm name="layer1_output_load_8"/></StgValue>
</operation>

<operation id="127" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %layer1_output_addr_9 = getelementptr i15 %layer1_output, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="layer1_output_addr_9"/></StgValue>
</operation>

<operation id="128" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:70 %layer1_output_load_9 = load i5 %layer1_output_addr_9

]]></Node>
<StgValue><ssdm name="layer1_output_load_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="129" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:68 %layer1_output_load_8 = load i5 %layer1_output_addr_8

]]></Node>
<StgValue><ssdm name="layer1_output_load_8"/></StgValue>
</operation>

<operation id="130" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:70 %layer1_output_load_9 = load i5 %layer1_output_addr_9

]]></Node>
<StgValue><ssdm name="layer1_output_load_9"/></StgValue>
</operation>

<operation id="131" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %layer1_output_addr_10 = getelementptr i15 %layer1_output, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="layer1_output_addr_10"/></StgValue>
</operation>

<operation id="132" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:72 %layer1_output_load_10 = load i5 %layer1_output_addr_10

]]></Node>
<StgValue><ssdm name="layer1_output_load_10"/></StgValue>
</operation>

<operation id="133" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %layer1_output_addr_11 = getelementptr i15 %layer1_output, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="layer1_output_addr_11"/></StgValue>
</operation>

<operation id="134" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:74 %layer1_output_load_11 = load i5 %layer1_output_addr_11

]]></Node>
<StgValue><ssdm name="layer1_output_load_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="135" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:72 %layer1_output_load_10 = load i5 %layer1_output_addr_10

]]></Node>
<StgValue><ssdm name="layer1_output_load_10"/></StgValue>
</operation>

<operation id="136" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:74 %layer1_output_load_11 = load i5 %layer1_output_addr_11

]]></Node>
<StgValue><ssdm name="layer1_output_load_11"/></StgValue>
</operation>

<operation id="137" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %layer1_output_addr_12 = getelementptr i15 %layer1_output, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="layer1_output_addr_12"/></StgValue>
</operation>

<operation id="138" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:76 %layer1_output_load_12 = load i5 %layer1_output_addr_12

]]></Node>
<StgValue><ssdm name="layer1_output_load_12"/></StgValue>
</operation>

<operation id="139" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %layer1_output_addr_13 = getelementptr i15 %layer1_output, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="layer1_output_addr_13"/></StgValue>
</operation>

<operation id="140" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:78 %layer1_output_load_13 = load i5 %layer1_output_addr_13

]]></Node>
<StgValue><ssdm name="layer1_output_load_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="141" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:76 %layer1_output_load_12 = load i5 %layer1_output_addr_12

]]></Node>
<StgValue><ssdm name="layer1_output_load_12"/></StgValue>
</operation>

<operation id="142" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:78 %layer1_output_load_13 = load i5 %layer1_output_addr_13

]]></Node>
<StgValue><ssdm name="layer1_output_load_13"/></StgValue>
</operation>

<operation id="143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %layer1_output_addr_14 = getelementptr i15 %layer1_output, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="layer1_output_addr_14"/></StgValue>
</operation>

<operation id="144" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:80 %layer1_output_load_14 = load i5 %layer1_output_addr_14

]]></Node>
<StgValue><ssdm name="layer1_output_load_14"/></StgValue>
</operation>

<operation id="145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:81 %layer1_output_addr_15 = getelementptr i15 %layer1_output, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="layer1_output_addr_15"/></StgValue>
</operation>

<operation id="146" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:82 %layer1_output_load_15 = load i5 %layer1_output_addr_15

]]></Node>
<StgValue><ssdm name="layer1_output_load_15"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="147" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:80 %layer1_output_load_14 = load i5 %layer1_output_addr_14

]]></Node>
<StgValue><ssdm name="layer1_output_load_14"/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:82 %layer1_output_load_15 = load i5 %layer1_output_addr_15

]]></Node>
<StgValue><ssdm name="layer1_output_load_15"/></StgValue>
</operation>

<operation id="149" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %layer1_output_addr_16 = getelementptr i15 %layer1_output, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="layer1_output_addr_16"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:84 %layer1_output_load_16 = load i5 %layer1_output_addr_16

]]></Node>
<StgValue><ssdm name="layer1_output_load_16"/></StgValue>
</operation>

<operation id="151" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %layer1_output_addr_17 = getelementptr i15 %layer1_output, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="layer1_output_addr_17"/></StgValue>
</operation>

<operation id="152" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:86 %layer1_output_load_17 = load i5 %layer1_output_addr_17

]]></Node>
<StgValue><ssdm name="layer1_output_load_17"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="153" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:84 %layer1_output_load_16 = load i5 %layer1_output_addr_16

]]></Node>
<StgValue><ssdm name="layer1_output_load_16"/></StgValue>
</operation>

<operation id="154" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:86 %layer1_output_load_17 = load i5 %layer1_output_addr_17

]]></Node>
<StgValue><ssdm name="layer1_output_load_17"/></StgValue>
</operation>

<operation id="155" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %layer1_output_addr_18 = getelementptr i15 %layer1_output, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="layer1_output_addr_18"/></StgValue>
</operation>

<operation id="156" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:88 %layer1_output_load_18 = load i5 %layer1_output_addr_18

]]></Node>
<StgValue><ssdm name="layer1_output_load_18"/></StgValue>
</operation>

<operation id="157" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %layer1_output_addr_19 = getelementptr i15 %layer1_output, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="layer1_output_addr_19"/></StgValue>
</operation>

<operation id="158" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:90 %layer1_output_load_19 = load i5 %layer1_output_addr_19

]]></Node>
<StgValue><ssdm name="layer1_output_load_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="159" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:88 %layer1_output_load_18 = load i5 %layer1_output_addr_18

]]></Node>
<StgValue><ssdm name="layer1_output_load_18"/></StgValue>
</operation>

<operation id="160" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:90 %layer1_output_load_19 = load i5 %layer1_output_addr_19

]]></Node>
<StgValue><ssdm name="layer1_output_load_19"/></StgValue>
</operation>

<operation id="161" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="16" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="10" op_34_bw="12" op_35_bw="11" op_36_bw="11" op_37_bw="10" op_38_bw="11" op_39_bw="11" op_40_bw="11" op_41_bw="11" op_42_bw="9">
<![CDATA[
entry:91 %call_ln55 = call void @neural_network_Pipeline_VITIS_LOOP_52_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i15 %layer1_output_load_8, i15 %layer1_output_load_9, i15 %layer1_output_load_10, i15 %layer1_output_load_11, i15 %layer1_output_load_12, i15 %layer1_output_load_13, i15 %layer1_output_load_14, i15 %layer1_output_load_15, i15 %layer1_output_load_16, i15 %layer1_output_load_17, i15 %layer1_output_load_18, i15 %layer1_output_load_19, i16 %layer2_output, i11 %layer2_weights_0, i11 %layer2_weights_1, i11 %layer2_weights_2, i11 %layer2_weights_3, i10 %layer2_weights_4, i10 %layer2_weights_5, i10 %layer2_weights_6, i10 %layer2_weights_7, i11 %layer2_weights_8, i11 %layer2_weights_9, i11 %layer2_weights_10, i10 %layer2_weights_11, i12 %layer2_weights_12, i11 %layer2_weights_13, i11 %layer2_weights_14, i10 %layer2_weights_15, i11 %layer2_weights_16, i11 %layer2_weights_17, i11 %layer2_weights_18, i11 %layer2_weights_19, i9 %layer2_bias

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="162" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="16" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="10" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="10" op_34_bw="12" op_35_bw="11" op_36_bw="11" op_37_bw="10" op_38_bw="11" op_39_bw="11" op_40_bw="11" op_41_bw="11" op_42_bw="9">
<![CDATA[
entry:91 %call_ln55 = call void @neural_network_Pipeline_VITIS_LOOP_52_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i15 %layer1_output_load_8, i15 %layer1_output_load_9, i15 %layer1_output_load_10, i15 %layer1_output_load_11, i15 %layer1_output_load_12, i15 %layer1_output_load_13, i15 %layer1_output_load_14, i15 %layer1_output_load_15, i15 %layer1_output_load_16, i15 %layer1_output_load_17, i15 %layer1_output_load_18, i15 %layer1_output_load_19, i16 %layer2_output, i11 %layer2_weights_0, i11 %layer2_weights_1, i11 %layer2_weights_2, i11 %layer2_weights_3, i10 %layer2_weights_4, i10 %layer2_weights_5, i10 %layer2_weights_6, i10 %layer2_weights_7, i11 %layer2_weights_8, i11 %layer2_weights_9, i11 %layer2_weights_10, i10 %layer2_weights_11, i12 %layer2_weights_12, i11 %layer2_weights_13, i11 %layer2_weights_14, i10 %layer2_weights_15, i11 %layer2_weights_16, i11 %layer2_weights_17, i11 %layer2_weights_18, i11 %layer2_weights_19, i9 %layer2_bias

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="163" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %input = getelementptr i16 %layer2_output, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input"/></StgValue>
</operation>

<operation id="164" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:93 %max_val = load i3 %input

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="165" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:93 %max_val = load i3 %input

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="166" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
entry:94 %call_ln16 = call void @neural_network_Pipeline_VITIS_LOOP_19_1, i16 %max_val, i16 %layer2_output, i16 %max_val_1_loc

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="167" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
entry:94 %call_ln16 = call void @neural_network_Pipeline_VITIS_LOOP_19_1, i16 %max_val, i16 %layer2_output, i16 %max_val_1_loc

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="168" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:95 %max_val_1_loc_load = load i16 %max_val_1_loc

]]></Node>
<StgValue><ssdm name="max_val_1_loc_load"/></StgValue>
</operation>

<operation id="169" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="11" op_6_bw="25" op_7_bw="25" op_8_bw="0">
<![CDATA[
entry:96 %call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_23_2, i16 %layer2_output, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_1_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="170" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="11" op_6_bw="25" op_7_bw="25" op_8_bw="0">
<![CDATA[
entry:96 %call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_23_2, i16 %layer2_output, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_1_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="171" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:97 %sum_1_loc_load = load i16 %sum_1_loc

]]></Node>
<StgValue><ssdm name="sum_1_loc_load"/></StgValue>
</operation>

<operation id="172" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry:98 %call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_3, i16 %output_r, i16 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="173" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln33 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln33"/></StgValue>
</operation>

<operation id="174" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_10, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="177" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="178" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_11, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_10, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="181" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
entry:98 %call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_3, i16 %output_r, i16 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="184" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0">
<![CDATA[
entry:99 %ret_ln63 = ret

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
