<dec f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='175' type='const llvm::MCOperandInfo *'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='191' u='r' c='_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='193' u='r' c='_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='215' u='r' c='_ZNK4llvm11MCInstrDesc12opInfo_beginEv'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='216' u='r' c='_ZNK4llvm11MCInstrDesc10opInfo_endEv'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='594' u='r' c='_ZNK4llvm11MCInstrDesc23findFirstPredOperandIdxEv'/>
<offset>320</offset>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='175'>// &apos;NumOperands&apos; entries about operands</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='459' u='r' c='_ZNK4llvm13LegalizerInfo9getActionERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1034' u='r' c='_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1438' u='r' c='_ZNK4llvm12MachineInstr14getTypeToPrintEjRNS_14SmallBitVectorERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='928' u='r' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='932' u='r' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1450' u='r' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1458' u='r' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='219' u='r' c='_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfo5125482'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='305' u='r' c='_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1415' u='r' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='50' u='r' c='_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='51' u='r' c='_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='325' u='r' c='_ZNK4llvm15TargetInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='242' u='r' c='_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j'/>
<use f='llvm/llvm/lib/MC/MCInstrAnalysis.cpp' l='29' u='r' c='_ZNK4llvm15MCInstrAnalysis14evaluateBranchERKNS_6MCInstEmmRm'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='518' u='r' c='_ZN12_GLOBAL__N_125AArch64A57FPLoadBalancing16scavengeRegisterEPNS_5ChainENS_5ColorERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp' l='318' u='r' c='_ZNK12_GLOBAL__N_122AArch64MCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='535' u='r' c='_ZN4llvm6AMDGPU14getOperandSizeERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='662' u='r' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='666' u='r' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='673' u='r' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='678' u='r' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='690' u='r' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='478' u='r' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18getOperandRegClassEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1524' u='r' c='_ZNK12_GLOBAL__N_113AMDGPUOperand20addLiteralImmOperandERN4llvm6MCInstElb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2516' u='r' c='_ZNK12_GLOBAL__N_115AMDGPUAsmParser16isInlineConstantERKN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2590' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser30validateConstantBusLimitationsERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='5800' u='r' c='_ZL23isRegOrImmWithInputModsRKN4llvm11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='5804' u='r' c='_ZL23isRegOrImmWithInputModsRKN4llvm11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='482' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='505' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='663' u='r' c='_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='688' u='r' c='_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='694' u='r' c='_ZN4llvm19GCNHazardRecognizer17createsVALUHazardERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='615' u='r' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='667' u='r' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.cpp' l='118' u='r' c='_ZNK12_GLOBAL__N_121AMDGPUMCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='312' u='r' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='371' u='r' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter18getSDWASrcEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='460' u='r' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='524' u='r' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2651' u='r' c='_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2955' u='r' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2957' u='r' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3162' u='r' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3219' u='r' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3222' u='r' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3493' u='r' c='_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3501' u='r' c='_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3638' u='r' c='_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3667' u='r' c='_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3671' u='r' c='_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3741' u='r' c='_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3775' u='r' c='_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5590' u='r' c='_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5597' u='r' c='_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5604' u='r' c='_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5825' u='r' c='_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='870' u='r' c='_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='877' u='r' c='_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='897' u='r' c='_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='950' u='r' c='_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2131' u='r' c='_ZNK4llvm16ARMBaseInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9632' u='r' c='_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='6657' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser19validateInstructionERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='9355' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser25checkTargetMatchPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='605' u='r' c='_ZL13AddThumb1SBitRN4llvm6MCInstEb'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='680' u='r' c='_ZNK12_GLOBAL__N_117ThumbDisassembler17AddThumbPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='722' u='r' c='_ZNK12_GLOBAL__N_117ThumbDisassembler23UpdateThumbVFPPredicateERN4llvm14MCDisassembler12DecodeStatusERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='267' u='r' c='_ZNK12_GLOBAL__N_118ARMMCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='297' u='r' c='_ZNK12_GLOBAL__N_120ThumbMCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='831' u='r' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='833' u='r' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='867' u='r' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='877' u='r' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='938' u='r' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='948' u='r' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='520' u='r' c='_ZNK4llvm14LanaiInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb'/>
<use f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.cpp' l='101' u='r' c='_ZNK12_GLOBAL__N_120LanaiMCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2290' u='r' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2329' u='r' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3942' u='r' c='_ZN12_GLOBAL__N_113MipsAsmParser13expandMemInstERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoEb'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.cpp' l='154' u='r' c='_ZNK12_GLOBAL__N_119MipsMCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp' l='771' u='r' c='_Z20checkScaledImmediateRKN4llvm12MachineInstrERNS_9StringRefEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='180' u='r' c='_ZN4llvm18MipsSEDAGToDAGISel27replaceUsesWithCheriNullRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='439' u='r' c='_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1361' u='r' c='_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyInstPrinter.cpp' l='154' u='r' c='_ZN4llvm22WebAssemblyInstPrinter9printInstEPKNS_6MCInstERNS_11raw_ostreamENS_9StringRefERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyInstPrinter.cpp' l='224' u='r' c='_ZN4llvm22WebAssemblyInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCCodeEmitter.cpp' l='91' u='r' c='_ZNK12_GLOBAL__N_124WebAssemblyMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCCodeEmitter.cpp' l='129' u='r' c='_ZNK12_GLOBAL__N_124WebAssemblyMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCCodeEmitter.cpp' l='142' u='r' c='_ZNK12_GLOBAL__N_124WebAssemblyMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='207' u='r' c='_ZNK4llvm22WebAssemblyMCInstLower5lowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblySetP2AlignOperands.cpp' l='65' u='r' c='_ZL14rewriteP2AlignRN4llvm12MachineInstrEj'/>
