# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fout_bit_adder1.srcs/sources_1/new/ourbit_adder.vhd" \
"../../../../fout_bit_adder1.srcs/sim_1/new/tb_fourbit_adder.vhd" \

# Do not sort compile order
nosort
