#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct  2 12:43:31 2024
# Process ID: 8940
# Current directory: C:/Users/Firmin/Documents/fpga-2d-filter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17500 C:\Users\Firmin\Documents\fpga-2d-filter\fpga-2d-filter.xpr
# Log file: C:/Users/Firmin/Documents/fpga-2d-filter/vivado.log
# Journal file: C:/Users/Firmin/Documents/fpga-2d-filter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.xpr
launch_simulation
launch_simulation
generate_target all [get_files  C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci]
export_ip_user_files -of_objects [get_files C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci]
launch_simulation
launch_simulation
launch_simulation
reset_target all [get_files  C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci]
export_ip_user_files -of_objects  [get_files  C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci]
catch { config_ip_cache -export [get_ips -all fifo] }
export_ip_user_files -of_objects [get_files C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci]
launch_runs -jobs 6 fifo_synth_1
wait_on_run fifo_synth_1
export_simulation -of_objects [get_files C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci] -directory C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.ip_user_files -ipstatic_source_dir C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.cache/compile_simlib/modelsim} {questa=C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.cache/compile_simlib/questa} {riviera=C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.cache/compile_simlib/riviera} {activehdl=C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
set_property part xc7a100tcsg324-1 [current_project]
launch_simulation
export_ip_user_files -of_objects  [get_files C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci
file delete -force C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo
set_property part xc7a100tcsg324-2 [current_project]
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {8} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Input_Port} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target all [get_files  c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 6 fifo_generator_0_synth_1
wait_on_run fifo_generator_0_synth_1
export_simulation -of_objects [get_files c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.ip_user_files -ipstatic_source_dir C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.cache/compile_simlib/modelsim} {questa=C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.cache/compile_simlib/questa} {riviera=C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.cache/compile_simlib/riviera} {activehdl=C:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo_generator_0 c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
file delete -force c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo_generator_0
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo -dir c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {fifo} CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {8} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Input_Port} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo]
generate_target {instantiation_template} [get_files c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci]
generate_target all [get_files  c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci]
catch { config_ip_cache -export [get_ips -all fifo] }
export_ip_user_files -of_objects [get_files c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Firmin/Documents/fpga-2d-filter/fpga-2d-filter.srcs/sources_1/ip/fifo/fifo.xci]
launch_simulation
source tb_filter.tcl
relaunch_sim
run all
run all
run all
run all
run all
close_sim
launch_simulation
source tb_filter.tcl
relaunch_sim
