- 👋 Hi, I’m @ankitsinghyadav81967
- 👀 I’m interested in hardware design, Logic design, verilog, system verilog, architecture.
- 🌱 I’m currently learning ethernet architecture.
- 💞️ I’m looking to collaborate on RTL/Logic design, verification.
- 📫 How to reach me: email me: ankitsinghyadav81967@gmail.com

<!---
ankitsinghyadav81967/ankitsinghyadav81967 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
