m255
K3
13
cModel Technology
Z0 dC:\Users\Antonio\Desktop\FPGA-SOC\CCD_VID\simulation\modelsim
valtera_reset_controller
IzP^DLTVZ@N>7Vadjb>1<k3
Vd6XZeNR]PniX]Sml3E;hm2
Z1 dC:\Users\Antonio\Desktop\FPGA-SOC\CCD_VID\simulation\modelsim
Z2 w1430944390
8c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_controller.v
Fc:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_controller.v
L0 42
Z3 OV;L;10.1e;51
r1
31
Z4 o-vlog01compat -work RAMSYS -O0
Z5 !s92 -vlog01compat -work RAMSYS +incdir+c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules -O0
!i10b 1
!s100 0ZMTM@5G<30:nZhR@Pe3o1
!s85 0
!s108 1431140220.616000
!s107 c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|RAMSYS|+incdir+c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules|c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_controller.v|
!s101 -O0
valtera_reset_synchronizer
!i10b 1
!s100 [7FAiQc;ZKEl3Bz31=A8`3
IhF>LFIh@12o<=h=YGHgZ52
V3CjoOZCIEdzCJgPn8]D7`2
R1
R2
8c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_synchronizer.v
Fc:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
!s85 0
31
!s108 1431140220.828000
!s107 c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|RAMSYS|+incdir+c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules|c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/altera_reset_synchronizer.v|
!s101 -O0
R4
R5
vRAMSYS
IV]PbHFEVW>HOD9KmAgzKI1
V<YPTjjEoWn4LDe7:DW[6@2
R1
w1430944389
8c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/ramsys.v
Fc:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/ramsys.v
L0 6
R3
r1
31
R4
n@r@a@m@s@y@s
!i10b 1
!s100 f4OAm?aG_Xz7^_Lnk5_j:0
!s85 0
!s108 1431140219.987000
!s107 c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/ramsys.v|
!s90 -reportprogress|300|-vlog01compat|-work|RAMSYS|+incdir+c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys|c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/ramsys.v|
!s101 -O0
!s92 -vlog01compat -work RAMSYS +incdir+c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys -O0
vRAMSYS_new_sdram_controller_0
I?Kg^[fA5OT?Y<XlXK2XKM1
V:4b^IY<H43lIA5WoIRg8`0
R1
R2
Z6 8c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v
Z7 Fc:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v
L0 158
R3
r1
31
Z8 !s108 1431140220.184000
Z9 !s107 c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|RAMSYS|+incdir+c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules|c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_new_sdram_controller_0.v|
R4
R5
n@r@a@m@s@y@s_new_sdram_controller_0
!i10b 1
!s100 kOjScC9>;nQ[XT0Dz@>Mi3
!s85 0
!s101 -O0
vRAMSYS_new_sdram_controller_0_input_efifo_module
IE710=k:[N:g751]0GQdhR3
V@Icco[JDY^3DA81WP3f[T0
R1
R2
R6
R7
L0 21
R3
r1
31
R8
R9
R10
R4
R5
n@r@a@m@s@y@s_new_sdram_controller_0_input_efifo_module
!i10b 1
!s100 f6PQ1T3]NLH`2l3E:Ed][1
!s85 0
!s101 -O0
vRAMSYS_pll_0
IZz57J[`3HZNgWQR9HF`cM3
VSzUIX`]2@dDMEA26HVf9;1
R1
R2
8c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_pll_0.v
Fc:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_pll_0.v
L0 2
R3
r1
31
R4
R5
n@r@a@m@s@y@s_pll_0
!i10b 1
!s100 SXB4?>YbRlGB_YO9>1Ung3
!s85 0
!s108 1431140220.432000
!s107 c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_pll_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|RAMSYS|+incdir+c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules|c:/users/antonio/desktop/fpga-soc/ccd_vid/db/ip/ramsys/submodules/ramsys_pll_0.v|
!s101 -O0
