#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 20 16:37:48 2022
# Process ID: 48540
# Current directory: C:/CPU/CPU_final/流水线/cpu_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48304 C:\CPU\CPU_final\流水线\cpu_design\cpu_design.xpr
# Log file: C:/CPU/CPU_final/流水线/cpu_design/vivado.log
# Journal file: C:/CPU/CPU_final/流水线/cpu_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CPU/CPU_final/流水线/cpu_design/cpu_design.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lenovo/Desktop/7.13-2/cpu_design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 751.793 ; gain = 136.520
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/CPU/CPU_final/流水线/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Wed Jul 20 16:39:21 2022] Launched synth_1...
Run output will be captured here: C:/CPU/CPU_final/流水线/cpu_design/cpu_design.runs/synth_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {70} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12} CONFIG.CLKOUT1_JITTER {304.472} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips cpuclk]
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = e8ed71fe917a0179; cache size = 14.988 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/CPU/CPU_final/流水线/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Wed Jul 20 16:40:16 2022] Launched synth_1...
Run output will be captured here: C:/CPU/CPU_final/流水线/cpu_design/cpu_design.runs/synth_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14} CONFIG.CLKOUT1_JITTER {313.062}] [get_ips cpuclk]
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
[Wed Jul 20 16:41:42 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/CPU/CPU_final/流水线/cpu_design/cpu_design.runs/cpuclk_synth_1/runme.log
[Wed Jul 20 16:41:42 2022] Launched synth_1...
Run output will be captured here: C:/CPU/CPU_final/流水线/cpu_design/cpu_design.runs/synth_1/runme.log
reset_run cpuclk_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul 20 16:42:43 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/CPU/CPU_final/流水线/cpu_design/cpu_design.runs/cpuclk_synth_1/runme.log
[Wed Jul 20 16:42:43 2022] Launched synth_1...
Run output will be captured here: C:/CPU/CPU_final/流水线/cpu_design/cpu_design.runs/synth_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {272.433} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
reset_run cpuclk_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
[Wed Jul 20 16:44:26 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/CPU/CPU_final/流水线/cpu_design/cpu_design.runs/cpuclk_synth_1/runme.log
[Wed Jul 20 16:44:26 2022] Launched synth_1...
Run output will be captured here: C:/CPU/CPU_final/流水线/cpu_design/cpu_design.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 16:44:50 2022...
