{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652728591102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652728591102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:16:30 2022 " "Processing started: Mon May 16 16:16:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652728591102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652728591102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652728591102 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652728592123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica/rectificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica/rectificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rectificador-a_delay " "Found design unit 1: rectificador-a_delay" {  } { { "Logica/rectificador.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/rectificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592823 ""} { "Info" "ISGN_ENTITY_NAME" "1 rectificador " "Found entity 1: rectificador" {  } { { "Logica/rectificador.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/rectificador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica/string/escribelcd_string.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica/string/escribelcd_string.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 escribelcd_string-a_escribelcd " "Found design unit 1: escribelcd_string-a_escribelcd" {  } { { "Logica/String/escribelcd_string.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/String/escribelcd_string.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592843 ""} { "Info" "ISGN_ENTITY_NAME" "1 escribelcd_string " "Found entity 1: escribelcd_string" {  } { { "Logica/String/escribelcd_string.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/String/escribelcd_string.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica/rom/rom_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica/rom/rom_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_lcd-a_rom_lcd " "Found design unit 1: rom_lcd-a_rom_lcd" {  } { { "Logica/Rom/ROM_LCD.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/Rom/ROM_LCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592854 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_lcd " "Found entity 1: rom_lcd" {  } { { "Logica/Rom/ROM_LCD.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/Rom/ROM_LCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica/mi_paquete.vhd 1 0 " "Found 1 design units, including 0 entities, in source file logica/mi_paquete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mi_paquete " "Found design unit 1: mi_paquete" {  } { { "Logica/mi_paquete.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/mi_paquete.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica/logica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica/logica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica-a_logica " "Found design unit 1: logica-a_logica" {  } { { "Logica/logica.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/logica.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592893 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica " "Found entity 1: logica" {  } { { "Logica/logica.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/logica.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-a_contador " "Found design unit 1: contador-a_contador" {  } { { "Logica/contador.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/contador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592913 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Logica/contador.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_uart-a_tx_uart " "Found design unit 1: tx_uart-a_tx_uart" {  } { { "TX_UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/TX_UART.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592923 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_uart " "Found entity 1: tx_uart" {  } { { "TX_UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/TX_UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-a_uart " "Found design unit 1: uart-a_uart" {  } { { "UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592943 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_uart-a_rx_uart " "Found design unit 1: rx_uart-a_rx_uart" {  } { { "RX_UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/RX_UART.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592954 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Found entity 1: rx_uart" {  } { { "RX_UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/RX_UART.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paquete_uart.vhd 1 0 " "Found 1 design units, including 0 entities, in source file paquete_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paquete_uart " "Found design unit 1: paquete_uart" {  } { { "paquete_uart.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/paquete_uart.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "string_tx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file string_tx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 string_tx_uart-a_string_tx_uart " "Found design unit 1: string_tx_uart-a_string_tx_uart" {  } { { "string_tx_uart.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/string_tx_uart.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592993 ""} { "Info" "ISGN_ENTITY_NAME" "1 string_tx_uart " "Found entity 1: string_tx_uart" {  } { { "string_tx_uart.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/string_tx_uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652728592993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652728592993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652728593083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_done UART.vhd(33) " "Verilog HDL or VHDL warning at UART.vhd(33): object \"rx_done\" assigned a value but never read" {  } { { "UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652728593083 "|UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:ut_9600 " "Elaborating entity \"contador\" for hierarchy \"contador:ut_9600\"" {  } { { "UART.vhd" "ut_9600" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652728593093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:ut_clk_rx " "Elaborating entity \"contador\" for hierarchy \"contador:ut_clk_rx\"" {  } { { "UART.vhd" "ut_clk_rx" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652728593103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica logica:ut_logica " "Elaborating entity \"logica\" for hierarchy \"logica:ut_logica\"" {  } { { "UART.vhd" "ut_logica" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652728593113 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "salidas logica.vhd(14) " "VHDL Signal Declaration warning at logica.vhd(14): used implicit default value for signal \"salidas\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Logica/logica.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/logica.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1652728593113 "|UART|logica:ut_logica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "string_tx_uart logica:ut_logica\|string_tx_uart:ut_string_tx_uart " "Elaborating entity \"string_tx_uart\" for hierarchy \"logica:ut_logica\|string_tx_uart:ut_string_tx_uart\"" {  } { { "Logica/logica.vhd" "ut_string_tx_uart" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/Logica/logica.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652728593123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_uart tx_uart:ut_tx_uart " "Elaborating entity \"tx_uart\" for hierarchy \"tx_uart:ut_tx_uart\"" {  } { { "UART.vhd" "ut_tx_uart" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652728593154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_uart rx_uart:ut_rx_uart " "Elaborating entity \"rx_uart\" for hierarchy \"rx_uart:ut_rx_uart\"" {  } { { "UART.vhd" "ut_rx_uart" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652728593163 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salidas\[0\] GND " "Pin \"salidas\[0\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652728594043 "|uart|salidas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidas\[1\] GND " "Pin \"salidas\[1\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652728594043 "|uart|salidas[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1652728594043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1652728594223 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1652728594433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652728594763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652728594763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/fpga_uart/UART_restored/UART.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652728594893 "|uart|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1652728594893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652728594893 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652728594893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652728594893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652728594893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652728594963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 16:16:34 2022 " "Processing ended: Mon May 16 16:16:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652728594963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652728594963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652728594963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652728594963 ""}
