$date
	Thu Mar 22 17:14:11 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0048 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0048 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#17
0"
#22
1"
#24
0!
#29
0"
#34
1"
#36
1!
#41
0"
#46
1"
#48
0!
#53
0"
#58
1"
#60
1!
#65
0"
#70
1"
#72
0!
#77
0"
#82
1"
#84
1!
#89
0"
#94
1"
#96
0!
#101
0"
#106
1"
#108
1!
#113
0"
#118
1"
#120
0!
