{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718040561358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718040561358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 14:29:21 2024 " "Processing started: Mon Jun 10 14:29:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718040561358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040561358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040561358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718040561473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718040561473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopt.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopt.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopt " "Found entity 1: flipflopt" {  } { { "flipflopt.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL2Flores/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopd " "Found entity 1: flipflopd" {  } { { "flipflopd.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "da DA clock.v(32) " "Verilog HDL Declaration information at clock.v(32): object \"da\" differs only in case from object \"DA\" in the same scope" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718040566457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "db DB clock.v(32) " "Verilog HDL Declaration information at clock.v(32): object \"db\" differs only in case from object \"DB\" in the same scope" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718040566457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopjk.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopjk " "Found entity 1: flipflopjk" {  } { { "flipflopjk.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopjk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordezena.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordezena.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadordezena " "Found entity 1: contadordezena" {  } { { "contadordezena.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadordezena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/displaydezena.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/displaydezena.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydezena " "Found entity 1: displaydezena" {  } { { "output_files/displaydezena.v" "" { Text "/home/aluno/Documentos/PBL2Flores/output_files/displaydezena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorunidade.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorunidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorunidade " "Found entity 1: contadorunidade" {  } { { "contadorunidade.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadorunidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopdisplay " "Found entity 1: flipflopdisplay" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorunidademin.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorunidademin.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorunidademin " "Found entity 1: contadorunidademin" {  } { { "contadorunidademin.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadorunidademin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordezenamin.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordezenamin.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadordezenamin " "Found entity 1: contadordezenamin" {  } { { "contadordezenamin.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadordezenamin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxdisplay " "Found entity 1: muxdisplay" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/demuxdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/demuxdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 demuxdisplay " "Found entity 1: demuxdisplay" {  } { { "output_files/demuxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/output_files/demuxdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulse.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 leveltopulse " "Found entity 1: leveltopulse" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Documentos/PBL2Flores/leveltopulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema_irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistema_irrigacao " "Found entity 1: sistema_irrigacao" {  } { { "sistema_irrigacao.v" "" { Text "/home/aluno/Documentos/PBL2Flores/sistema_irrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixa_agua.v 1 1 " "Found 1 design units, including 1 entities, in source file caixa_agua.v" { { "Info" "ISGN_ENTITY_NAME" "1 caixa_agua " "Found entity 1: caixa_agua" {  } { { "caixa_agua.v" "" { Text "/home/aluno/Documentos/PBL2Flores/caixa_agua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigacao " "Found entity 1: irrigacao" {  } { { "irrigacao.v" "" { Text "/home/aluno/Documentos/PBL2Flores/irrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizleds.v 1 1 " "Found 1 design units, including 1 entities, in source file matrizleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrizleds " "Found entity 1: matrizleds" {  } { { "matrizleds.v" "" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jd JD contadormatriz.v(5) " "Verilog HDL Declaration information at contadormatriz.v(5): object \"jd\" differs only in case from object \"JD\" in the same scope" {  } { { "contadormatriz.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadormatriz.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718040566463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jc JC contadormatriz.v(5) " "Verilog HDL Declaration information at contadormatriz.v(5): object \"jc\" differs only in case from object \"JC\" in the same scope" {  } { { "contadormatriz.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadormatriz.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718040566463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kc KC contadormatriz.v(6) " "Verilog HDL Declaration information at contadormatriz.v(6): object \"kc\" differs only in case from object \"KC\" in the same scope" {  } { { "contadormatriz.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadormatriz.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718040566463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jb JB contadormatriz.v(5) " "Verilog HDL Declaration information at contadormatriz.v(5): object \"jb\" differs only in case from object \"JB\" in the same scope" {  } { { "contadormatriz.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadormatriz.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718040566463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadormatriz.v 1 1 " "Found 1 design units, including 1 entities, in source file contadormatriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadormatriz " "Found entity 1: contadormatriz" {  } { { "contadormatriz.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadormatriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_linhas_irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_linhas_irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_linhas_irrigacao " "Found entity 1: decoder_linhas_irrigacao" {  } { { "decoder_linhas_irrigacao.v" "" { Text "/home/aluno/Documentos/PBL2Flores/decoder_linhas_irrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_linhas_caixa.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_linhas_caixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_linhas_caixa " "Found entity 1: decoder_linhas_caixa" {  } { { "decoder_linhas_caixa.v" "" { Text "/home/aluno/Documentos/PBL2Flores/decoder_linhas_caixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mux_linhas.v(23) " "Verilog HDL Module Instantiation warning at mux_linhas.v(23): ignored dangling comma in List of Port Connections" {  } { { "mux_linhas.v" "" { Text "/home/aluno/Documentos/PBL2Flores/mux_linhas.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718040566464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_linhas.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_linhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_linhas " "Found entity 1: mux_linhas" {  } { { "mux_linhas.v" "" { Text "/home/aluno/Documentos/PBL2Flores/mux_linhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x5.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x5 " "Found entity 1: demux1x5" {  } { { "demux1x5.v" "" { Text "/home/aluno/Documentos/PBL2Flores/demux1x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718040566465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gs contador.v(40) " "Verilog HDL Implicit Net warning at contador.v(40): created implicit net for \"gs\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asn contador.v(42) " "Verilog HDL Implicit Net warning at contador.v(42): created implicit net for \"asn\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ag contador.v(44) " "Verilog HDL Implicit Net warning at contador.v(44): created implicit net for \"ag\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "snag contador.v(45) " "Verilog HDL Implicit Net warning at contador.v(45): created implicit net for \"snag\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gas contador.v(49) " "Verilog HDL Implicit Net warning at contador.v(49): created implicit net for \"gas\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asgs contador.v(63) " "Verilog HDL Implicit Net warning at contador.v(63): created implicit net for \"asgs\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ags contador.v(67) " "Verilog HDL Implicit Net warning at contador.v(67): created implicit net for \"ags\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gnsa contador.v(79) " "Verilog HDL Implicit Net warning at contador.v(79): created implicit net for \"gnsa\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gns contador.v(85) " "Verilog HDL Implicit Net warning at contador.v(85): created implicit net for \"gns\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sng contador.v(86) " "Verilog HDL Implicit Net warning at contador.v(86): created implicit net for \"sng\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex1 contador.v(87) " "Verilog HDL Implicit Net warning at contador.v(87): created implicit net for \"ex1\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex2 contador.v(90) " "Verilog HDL Implicit Net warning at contador.v(90): created implicit net for \"ex2\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 contador.v(97) " "Verilog HDL Implicit Net warning at contador.v(97): created implicit net for \"f1\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_clock contador.v(107) " "Verilog HDL Implicit Net warning at contador.v(107): created implicit net for \"new_clock\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h1 contador.v(127) " "Verilog HDL Implicit Net warning at contador.v(127): created implicit net for \"h1\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2 contador.v(128) " "Verilog HDL Implicit Net warning at contador.v(128): created implicit net for \"h2\"" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sespecifica main.v(12) " "Verilog HDL Implicit Net warning at main.v(12): created implicit net for \"Sespecifica\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL2Flores/main.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frequencia_matriz main.v(14) " "Verilog HDL Implicit Net warning at main.v(14): created implicit net for \"frequencia_matriz\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL2Flores/main.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 clock.v(5) " "Verilog HDL Implicit Net warning at clock.v(5): created implicit net for \"Q1\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 clock.v(6) " "Verilog HDL Implicit Net warning at clock.v(6): created implicit net for \"Q2\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 clock.v(7) " "Verilog HDL Implicit Net warning at clock.v(7): created implicit net for \"Q3\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q4 clock.v(8) " "Verilog HDL Implicit Net warning at clock.v(8): created implicit net for \"Q4\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q5 clock.v(9) " "Verilog HDL Implicit Net warning at clock.v(9): created implicit net for \"Q5\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q6 clock.v(10) " "Verilog HDL Implicit Net warning at clock.v(10): created implicit net for \"Q6\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q7 clock.v(11) " "Verilog HDL Implicit Net warning at clock.v(11): created implicit net for \"Q7\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q8 clock.v(12) " "Verilog HDL Implicit Net warning at clock.v(12): created implicit net for \"Q8\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q9 clock.v(13) " "Verilog HDL Implicit Net warning at clock.v(13): created implicit net for \"Q9\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q10 clock.v(14) " "Verilog HDL Implicit Net warning at clock.v(14): created implicit net for \"Q10\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q11 clock.v(15) " "Verilog HDL Implicit Net warning at clock.v(15): created implicit net for \"Q11\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q12 clock.v(16) " "Verilog HDL Implicit Net warning at clock.v(16): created implicit net for \"Q12\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q13 clock.v(17) " "Verilog HDL Implicit Net warning at clock.v(17): created implicit net for \"Q13\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q14 clock.v(18) " "Verilog HDL Implicit Net warning at clock.v(18): created implicit net for \"Q14\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q16 clock.v(20) " "Verilog HDL Implicit Net warning at clock.v(20): created implicit net for \"Q16\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q18 clock.v(22) " "Verilog HDL Implicit Net warning at clock.v(22): created implicit net for \"Q18\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q19 clock.v(23) " "Verilog HDL Implicit Net warning at clock.v(23): created implicit net for \"Q19\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q20 clock.v(24) " "Verilog HDL Implicit Net warning at clock.v(24): created implicit net for \"Q20\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q22 clock.v(26) " "Verilog HDL Implicit Net warning at clock.v(26): created implicit net for \"Q22\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q23 clock.v(27) " "Verilog HDL Implicit Net warning at clock.v(27): created implicit net for \"Q23\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q24 clock.v(28) " "Verilog HDL Implicit Net warning at clock.v(28): created implicit net for \"Q24\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sr clock.v(38) " "Verilog HDL Implicit Net warning at clock.v(38): created implicit net for \"sr\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sr1 clock.v(39) " "Verilog HDL Implicit Net warning at clock.v(39): created implicit net for \"sr1\"" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 display7seg.v(7) " "Verilog HDL Implicit Net warning at display7seg.v(7): created implicit net for \"s1\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 display7seg.v(10) " "Verilog HDL Implicit Net warning at display7seg.v(10): created implicit net for \"s2\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 display7seg.v(13) " "Verilog HDL Implicit Net warning at display7seg.v(13): created implicit net for \"s3\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 display7seg.v(21) " "Verilog HDL Implicit Net warning at display7seg.v(21): created implicit net for \"s4\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s5 display7seg.v(24) " "Verilog HDL Implicit Net warning at display7seg.v(24): created implicit net for \"s5\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 display7seg.v(27) " "Verilog HDL Implicit Net warning at display7seg.v(27): created implicit net for \"s6\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 display7seg.v(40) " "Verilog HDL Implicit Net warning at display7seg.v(40): created implicit net for \"s7\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s8 display7seg.v(43) " "Verilog HDL Implicit Net warning at display7seg.v(43): created implicit net for \"s8\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 display7seg.v(46) " "Verilog HDL Implicit Net warning at display7seg.v(46): created implicit net for \"s9\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s10 display7seg.v(54) " "Verilog HDL Implicit Net warning at display7seg.v(54): created implicit net for \"s10\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s11 display7seg.v(62) " "Verilog HDL Implicit Net warning at display7seg.v(62): created implicit net for \"s11\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s12 display7seg.v(65) " "Verilog HDL Implicit Net warning at display7seg.v(65): created implicit net for \"s12\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s13 display7seg.v(68) " "Verilog HDL Implicit Net warning at display7seg.v(68): created implicit net for \"s13\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s14 display7seg.v(76) " "Verilog HDL Implicit Net warning at display7seg.v(76): created implicit net for \"s14\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s15 display7seg.v(79) " "Verilog HDL Implicit Net warning at display7seg.v(79): created implicit net for \"s15\"" {  } { { "display7seg.v" "" { Text "/home/aluno/Documentos/PBL2Flores/display7seg.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 displaydezena.v(6) " "Verilog HDL Implicit Net warning at displaydezena.v(6): created implicit net for \"s1\"" {  } { { "output_files/displaydezena.v" "" { Text "/home/aluno/Documentos/PBL2Flores/output_files/displaydezena.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 displaydezena.v(7) " "Verilog HDL Implicit Net warning at displaydezena.v(7): created implicit net for \"s2\"" {  } { { "output_files/displaydezena.v" "" { Text "/home/aluno/Documentos/PBL2Flores/output_files/displaydezena.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 displaydezena.v(23) " "Verilog HDL Implicit Net warning at displaydezena.v(23): created implicit net for \"s3\"" {  } { { "output_files/displaydezena.v" "" { Text "/home/aluno/Documentos/PBL2Flores/output_files/displaydezena.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 contadorunidade.v(32) " "Verilog HDL Implicit Net warning at contadorunidade.v(32): created implicit net for \"F1\"" {  } { { "contadorunidade.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadorunidade.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jd1 flipflopdisplay.v(5) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(5): created implicit net for \"jd1\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "kd1 flipflopdisplay.v(5) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(5): created implicit net for \"kd1\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qd1 flipflopdisplay.v(5) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(5): created implicit net for \"qd1\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jd2 flipflopdisplay.v(6) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(6): created implicit net for \"jd2\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "kd2 flipflopdisplay.v(6) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(6): created implicit net for \"kd2\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qd2 flipflopdisplay.v(6) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(6): created implicit net for \"qd2\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jd3 flipflopdisplay.v(7) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(7): created implicit net for \"jd3\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "kd3 flipflopdisplay.v(7) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(7): created implicit net for \"kd3\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qd3 flipflopdisplay.v(7) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(7): created implicit net for \"qd3\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jd4 flipflopdisplay.v(8) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(8): created implicit net for \"jd4\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "kd4 flipflopdisplay.v(8) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(8): created implicit net for \"kd4\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qd4 flipflopdisplay.v(8) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(8): created implicit net for \"qd4\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 flipflopdisplay.v(17) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(17): created implicit net for \"t1\"" {  } { { "flipflopdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopdisplay.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 contadorunidademin.v(33) " "Verilog HDL Implicit Net warning at contadorunidademin.v(33): created implicit net for \"F1\"" {  } { { "contadorunidademin.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadorunidademin.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0 muxdisplay.v(6) " "Verilog HDL Implicit Net warning at muxdisplay.v(6): created implicit net for \"s0\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 muxdisplay.v(7) " "Verilog HDL Implicit Net warning at muxdisplay.v(7): created implicit net for \"s1\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 muxdisplay.v(8) " "Verilog HDL Implicit Net warning at muxdisplay.v(8): created implicit net for \"s2\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 muxdisplay.v(9) " "Verilog HDL Implicit Net warning at muxdisplay.v(9): created implicit net for \"s3\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 muxdisplay.v(13) " "Verilog HDL Implicit Net warning at muxdisplay.v(13): created implicit net for \"s4\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s5 muxdisplay.v(14) " "Verilog HDL Implicit Net warning at muxdisplay.v(14): created implicit net for \"s5\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 muxdisplay.v(15) " "Verilog HDL Implicit Net warning at muxdisplay.v(15): created implicit net for \"s6\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 muxdisplay.v(16) " "Verilog HDL Implicit Net warning at muxdisplay.v(16): created implicit net for \"s7\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s8 muxdisplay.v(20) " "Verilog HDL Implicit Net warning at muxdisplay.v(20): created implicit net for \"s8\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 muxdisplay.v(21) " "Verilog HDL Implicit Net warning at muxdisplay.v(21): created implicit net for \"s9\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s10 muxdisplay.v(22) " "Verilog HDL Implicit Net warning at muxdisplay.v(22): created implicit net for \"s10\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s11 muxdisplay.v(23) " "Verilog HDL Implicit Net warning at muxdisplay.v(23): created implicit net for \"s11\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s12 muxdisplay.v(27) " "Verilog HDL Implicit Net warning at muxdisplay.v(27): created implicit net for \"s12\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s13 muxdisplay.v(28) " "Verilog HDL Implicit Net warning at muxdisplay.v(28): created implicit net for \"s13\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s14 muxdisplay.v(29) " "Verilog HDL Implicit Net warning at muxdisplay.v(29): created implicit net for \"s14\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s15 muxdisplay.v(30) " "Verilog HDL Implicit Net warning at muxdisplay.v(30): created implicit net for \"s15\"" {  } { { "muxdisplay.v" "" { Text "/home/aluno/Documentos/PBL2Flores/muxdisplay.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q0 leveltopulse.v(5) " "Verilog HDL Implicit Net warning at leveltopulse.v(5): created implicit net for \"q0\"" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Documentos/PBL2Flores/leveltopulse.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q0n leveltopulse.v(5) " "Verilog HDL Implicit Net warning at leveltopulse.v(5): created implicit net for \"q0n\"" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Documentos/PBL2Flores/leveltopulse.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst leveltopulse.v(5) " "Verilog HDL Implicit Net warning at leveltopulse.v(5): created implicit net for \"rst\"" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Documentos/PBL2Flores/leveltopulse.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 leveltopulse.v(6) " "Verilog HDL Implicit Net warning at leveltopulse.v(6): created implicit net for \"d1\"" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Documentos/PBL2Flores/leveltopulse.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q1 leveltopulse.v(6) " "Verilog HDL Implicit Net warning at leveltopulse.v(6): created implicit net for \"q1\"" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Documentos/PBL2Flores/leveltopulse.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q1n leveltopulse.v(6) " "Verilog HDL Implicit Net warning at leveltopulse.v(6): created implicit net for \"q1n\"" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Documentos/PBL2Flores/leveltopulse.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 contadormatriz.v(34) " "Verilog HDL Implicit Net warning at contadormatriz.v(34): created implicit net for \"F1\"" {  } { { "contadormatriz.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadormatriz.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "desenho_baixo0 decoder_linhas_caixa.v(11) " "Verilog HDL Implicit Net warning at decoder_linhas_caixa.v(11): created implicit net for \"desenho_baixo0\"" {  } { { "decoder_linhas_caixa.v" "" { Text "/home/aluno/Documentos/PBL2Flores/decoder_linhas_caixa.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "col0_1_2_3 decoder_linhas_caixa.v(30) " "Verilog HDL Implicit Net warning at decoder_linhas_caixa.v(30): created implicit net for \"col0_1_2_3\"" {  } { { "decoder_linhas_caixa.v" "" { Text "/home/aluno/Documentos/PBL2Flores/decoder_linhas_caixa.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "desenho_erro decoder_linhas_caixa.v(47) " "Verilog HDL Implicit Net warning at decoder_linhas_caixa.v(47): created implicit net for \"desenho_erro\"" {  } { { "decoder_linhas_caixa.v" "" { Text "/home/aluno/Documentos/PBL2Flores/decoder_linhas_caixa.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566467 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadordezenamin.v(14) " "Verilog HDL Instantiation warning at contadordezenamin.v(14): instance has no name" {  } { { "contadordezenamin.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadordezenamin.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador.v(134) " "Verilog HDL Instantiation warning at contador.v(134): instance has no name" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 134 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador.v(135) " "Verilog HDL Instantiation warning at contador.v(135): instance has no name" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 135 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador.v(145) " "Verilog HDL Instantiation warning at contador.v(145): instance has no name" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 145 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador.v(147) " "Verilog HDL Instantiation warning at contador.v(147): instance has no name" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 147 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador.v(149) " "Verilog HDL Instantiation warning at contador.v(149): instance has no name" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 149 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(8) " "Verilog HDL Instantiation warning at main.v(8): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL2Flores/main.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(5) " "Verilog HDL Instantiation warning at clock.v(5): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(6) " "Verilog HDL Instantiation warning at clock.v(6): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(7) " "Verilog HDL Instantiation warning at clock.v(7): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(8) " "Verilog HDL Instantiation warning at clock.v(8): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(9) " "Verilog HDL Instantiation warning at clock.v(9): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(10) " "Verilog HDL Instantiation warning at clock.v(10): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(11) " "Verilog HDL Instantiation warning at clock.v(11): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(12) " "Verilog HDL Instantiation warning at clock.v(12): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(13) " "Verilog HDL Instantiation warning at clock.v(13): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(14) " "Verilog HDL Instantiation warning at clock.v(14): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(15) " "Verilog HDL Instantiation warning at clock.v(15): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(16) " "Verilog HDL Instantiation warning at clock.v(16): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(17) " "Verilog HDL Instantiation warning at clock.v(17): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(18) " "Verilog HDL Instantiation warning at clock.v(18): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(19) " "Verilog HDL Instantiation warning at clock.v(19): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566468 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(20) " "Verilog HDL Instantiation warning at clock.v(20): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(21) " "Verilog HDL Instantiation warning at clock.v(21): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(22) " "Verilog HDL Instantiation warning at clock.v(22): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(23) " "Verilog HDL Instantiation warning at clock.v(23): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(24) " "Verilog HDL Instantiation warning at clock.v(24): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(25) " "Verilog HDL Instantiation warning at clock.v(25): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(26) " "Verilog HDL Instantiation warning at clock.v(26): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(27) " "Verilog HDL Instantiation warning at clock.v(27): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(28) " "Verilog HDL Instantiation warning at clock.v(28): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(34) " "Verilog HDL Instantiation warning at clock.v(34): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(35) " "Verilog HDL Instantiation warning at clock.v(35): instance has no name" {  } { { "clock.v" "" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(16) " "Verilog HDL Instantiation warning at main.v(16): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL2Flores/main.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrizleds.v(13) " "Verilog HDL Instantiation warning at matrizleds.v(13): instance has no name" {  } { { "matrizleds.v" "" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrizleds.v(15) " "Verilog HDL Instantiation warning at matrizleds.v(15): instance has no name" {  } { { "matrizleds.v" "" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrizleds.v(17) " "Verilog HDL Instantiation warning at matrizleds.v(17): instance has no name" {  } { { "matrizleds.v" "" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrizleds.v(19) " "Verilog HDL Instantiation warning at matrizleds.v(19): instance has no name" {  } { { "matrizleds.v" "" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrizleds.v(21) " "Verilog HDL Instantiation warning at matrizleds.v(21): instance has no name" {  } { { "matrizleds.v" "" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL2Flores/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(5) " "Verilog HDL Instantiation warning at leveltopulse.v(5): instance has no name" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Documentos/PBL2Flores/leveltopulse.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(6) " "Verilog HDL Instantiation warning at leveltopulse.v(6): instance has no name" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Documentos/PBL2Flores/leveltopulse.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718040566469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718040566504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema_irrigacao sistema_irrigacao:comb_3 " "Elaborating entity \"sistema_irrigacao\" for hierarchy \"sistema_irrigacao:comb_3\"" {  } { { "main.v" "comb_3" { Text "/home/aluno/Documentos/PBL2Flores/main.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caixa_agua sistema_irrigacao:comb_3\|caixa_agua:dut_caixa " "Elaborating entity \"caixa_agua\" for hierarchy \"sistema_irrigacao:comb_3\|caixa_agua:dut_caixa\"" {  } { { "sistema_irrigacao.v" "dut_caixa" { Text "/home/aluno/Documentos/PBL2Flores/sistema_irrigacao.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irrigacao sistema_irrigacao:comb_3\|irrigacao:dut_irrigacao " "Elaborating entity \"irrigacao\" for hierarchy \"sistema_irrigacao:comb_3\|irrigacao:dut_irrigacao\"" {  } { { "sistema_irrigacao.v" "dut_irrigacao" { Text "/home/aluno/Documentos/PBL2Flores/sistema_irrigacao.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:SaidaClock " "Elaborating entity \"clock\" for hierarchy \"clock:SaidaClock\"" {  } { { "main.v" "SaidaClock" { Text "/home/aluno/Documentos/PBL2Flores/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopt clock:SaidaClock\|flipflopt:comb_3 " "Elaborating entity \"flipflopt\" for hierarchy \"clock:SaidaClock\|flipflopt:comb_3\"" {  } { { "clock.v" "comb_3" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopd clock:SaidaClock\|flipflopd:comb_51 " "Elaborating entity \"flipflopd\" for hierarchy \"clock:SaidaClock\|flipflopd:comb_51\"" {  } { { "clock.v" "comb_51" { Text "/home/aluno/Documentos/PBL2Flores/clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:comb_8 " "Elaborating entity \"contador\" for hierarchy \"contador:comb_8\"" {  } { { "main.v" "comb_8" { Text "/home/aluno/Documentos/PBL2Flores/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566509 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contador.v(60) " "Verilog HDL warning at contador.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566510 "|main|contador:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contador.v(77) " "Verilog HDL warning at contador.v(77): actual bit length 32 differs from formal bit length 1" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 77 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566510 "|main|contador:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorunidade contador:comb_8\|contadorunidade:UnidadeSegundos " "Elaborating entity \"contadorunidade\" for hierarchy \"contador:comb_8\|contadorunidade:UnidadeSegundos\"" {  } { { "contador.v" "UnidadeSegundos" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566514 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadorunidade.v(41) " "Verilog HDL warning at contadorunidade.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "contadorunidade.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadorunidade.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566515 "|main|contador:comb_4|contadorunidade:UnidadeSegundos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadorunidade.v(44) " "Verilog HDL warning at contadorunidade.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "contadorunidade.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadorunidade.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566515 "|main|contador:comb_4|contadorunidade:UnidadeSegundos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopjk contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1 " "Elaborating entity \"flipflopjk\" for hierarchy \"contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\"" {  } { { "contadorunidade.v" "Us1" { Text "/home/aluno/Documentos/PBL2Flores/contadorunidade.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadordezena contador:comb_8\|contadordezena:DezenadeSegundos " "Elaborating entity \"contadordezena\" for hierarchy \"contador:comb_8\|contadordezena:DezenadeSegundos\"" {  } { { "contador.v" "DezenadeSegundos" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566515 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezena.v(13) " "Verilog HDL warning at contadordezena.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezena.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadordezena.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566516 "|main|contador:comb_8|contadordezena:DezenadeSegundos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezena.v(16) " "Verilog HDL warning at contadordezena.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezena.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadordezena.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566516 "|main|contador:comb_8|contadordezena:DezenadeSegundos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezena.v(31) " "Verilog HDL warning at contadordezena.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezena.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadordezena.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566516 "|main|contador:comb_8|contadordezena:DezenadeSegundos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezena.v(34) " "Verilog HDL warning at contadordezena.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezena.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadordezena.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566516 "|main|contador:comb_8|contadordezena:DezenadeSegundos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorunidademin contador:comb_8\|contadorunidademin:UnidadedeMinutos " "Elaborating entity \"contadorunidademin\" for hierarchy \"contador:comb_8\|contadorunidademin:UnidadedeMinutos\"" {  } { { "contador.v" "UnidadedeMinutos" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566516 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadorunidademin.v(42) " "Verilog HDL warning at contadorunidademin.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "contadorunidademin.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadorunidademin.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566517 "|main|contador:comb_4|contadorunidademin:UnidadedeMinutos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadorunidademin.v(45) " "Verilog HDL warning at contadorunidademin.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "contadorunidademin.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadorunidademin.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566517 "|main|contador:comb_4|contadorunidademin:UnidadedeMinutos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadordezenamin contador:comb_8\|contadordezenamin:DezenadeMinutos " "Elaborating entity \"contadordezenamin\" for hierarchy \"contador:comb_8\|contadordezenamin:DezenadeMinutos\"" {  } { { "contador.v" "DezenadeMinutos" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566517 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezenamin.v(11) " "Verilog HDL warning at contadordezenamin.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezenamin.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadordezenamin.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566517 "|main|contador:comb_8|contadordezenamin:DezenadeMinutos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezenamin.v(12) " "Verilog HDL warning at contadordezenamin.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezenamin.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadordezenamin.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566517 "|main|contador:comb_8|contadordezenamin:DezenadeMinutos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdisplay contador:comb_8\|muxdisplay:comb_82 " "Elaborating entity \"muxdisplay\" for hierarchy \"contador:comb_8\|muxdisplay:comb_82\"" {  } { { "contador.v" "comb_82" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg contador:comb_8\|display7seg:comb_83 " "Elaborating entity \"display7seg\" for hierarchy \"contador:comb_8\|display7seg:comb_83\"" {  } { { "contador.v" "comb_83" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demuxdisplay contador:comb_8\|demuxdisplay:comb_84 " "Elaborating entity \"demuxdisplay\" for hierarchy \"contador:comb_8\|demuxdisplay:comb_84\"" {  } { { "contador.v" "comb_84" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrizleds matrizleds:comb_9 " "Elaborating entity \"matrizleds\" for hierarchy \"matrizleds:comb_9\"" {  } { { "main.v" "comb_9" { Text "/home/aluno/Documentos/PBL2Flores/main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadormatriz matrizleds:comb_9\|contadormatriz:comb_3 " "Elaborating entity \"contadormatriz\" for hierarchy \"matrizleds:comb_9\|contadormatriz:comb_3\"" {  } { { "matrizleds.v" "comb_3" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566520 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadormatriz.v(43) " "Verilog HDL warning at contadormatriz.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "contadormatriz.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadormatriz.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566520 "|main|matrizleds:comb_5|contadormatriz:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadormatriz.v(46) " "Verilog HDL warning at contadormatriz.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "contadormatriz.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadormatriz.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718040566520 "|main|matrizleds:comb_5|contadormatriz:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x5 matrizleds:comb_9\|demux1x5:comb_4 " "Elaborating entity \"demux1x5\" for hierarchy \"matrizleds:comb_9\|demux1x5:comb_4\"" {  } { { "matrizleds.v" "comb_4" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_linhas_irrigacao matrizleds:comb_9\|decoder_linhas_irrigacao:comb_5 " "Elaborating entity \"decoder_linhas_irrigacao\" for hierarchy \"matrizleds:comb_9\|decoder_linhas_irrigacao:comb_5\"" {  } { { "matrizleds.v" "comb_5" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_linhas_caixa matrizleds:comb_9\|decoder_linhas_caixa:comb_6 " "Elaborating entity \"decoder_linhas_caixa\" for hierarchy \"matrizleds:comb_9\|decoder_linhas_caixa:comb_6\"" {  } { { "matrizleds.v" "comb_6" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566521 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "desenho_erro 0 decoder_linhas_caixa.v(47) " "Net \"desenho_erro\" at decoder_linhas_caixa.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "decoder_linhas_caixa.v" "" { Text "/home/aluno/Documentos/PBL2Flores/decoder_linhas_caixa.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718040566522 "|main|matrizleds:comb_9|decoder_linhas_caixa:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_linhas matrizleds:comb_9\|mux_linhas:comb_7 " "Elaborating entity \"mux_linhas\" for hierarchy \"matrizleds:comb_9\|mux_linhas:comb_7\"" {  } { { "matrizleds.v" "comb_7" { Text "/home/aluno/Documentos/PBL2Flores/matrizleds.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718040566522 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "8 " "Ignored 8 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1718040566592 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1718040566592 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sistema_irrigacao:comb_3\|caixa_agua:dut_caixa\|saida_erro~0 " "Found clock multiplexer sistema_irrigacao:comb_3\|caixa_agua:dut_caixa\|saida_erro~0" {  } { { "caixa_agua.v" "" { Text "/home/aluno/Documentos/PBL2Flores/caixa_agua.v" 21 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1718040566599 "|main|sistema_irrigacao:comb_3|caixa_agua:dut_caixa|saida_erro~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1718040566599 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718040566787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718040566856 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718040566856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718040566856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718040566856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/PBL2Flores/output_files/main.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/PBL2Flores/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718040566891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 14:29:26 2024 " "Processing ended: Mon Jun 10 14:29:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718040566891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718040566891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718040566891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718040566891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1718040567528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718040567528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 14:29:27 2024 " "Processing started: Mon Jun 10 14:29:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718040567528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718040567528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718040567528 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718040567558 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1718040567558 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1718040567558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718040567630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718040567630 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EPM240T100C5 " "Selected device EPM240T100C5 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718040567631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718040567692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718040567692 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718040567718 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718040567720 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718040567750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718040567750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718040567750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718040567750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718040567750 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718040567750 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1718040567783 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1718040567783 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q " "Clock target contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q of clock contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1718040567785 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1718040567787 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1718040567787 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_3\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_5\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_7\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_9\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_11\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_13\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_15\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_15\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_17\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_17\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_19\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_19\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_21\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_21\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_23\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_23\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_25\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_25\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_27\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_27\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_29\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_29\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_31\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_31\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_33\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_33\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_35\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_35\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_37\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_37\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_39\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_39\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock:SaidaClock\|flipflopt:comb_41\|Q " "   1.000 clock:SaidaClock\|flipflopt:comb_41\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q " "   1.000 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q " "   1.000 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q " "   1.000 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718040567788 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1718040567788 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718040567791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718040567791 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1718040567792 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock:SaidaClock\|flipflopt:comb_31\|Q Global clock " "Automatically promoted some destinations of signal \"clock:SaidaClock\|flipflopt:comb_31\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock:SaidaClock\|flipflopt:comb_31\|Q " "Destination \"clock:SaidaClock\|flipflopt:comb_31\|Q\" may be non-global or may not use global clock" {  } { { "flipflopt.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopt.v" 3 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1718040567798 ""}  } { { "flipflopt.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopt.v" 3 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1718040567798 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "contador:comb_8\|contadordezena:DezenadeSegundos\|saidaclock3 Global clock " "Automatically promoted signal \"contador:comb_8\|contadordezena:DezenadeSegundos\|saidaclock3\" to use Global clock" {  } { { "contadordezena.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contadordezena.v" 37 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1718040567798 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "contador:comb_8\|WideAnd0 Global clock " "Automatically promoted signal \"contador:comb_8\|WideAnd0\" to use Global clock" {  } { { "contador.v" "" { Text "/home/aluno/Documentos/PBL2Flores/contador.v" 129 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1718040567798 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock:SaidaClock\|flipflopt:comb_35\|Q Global clock " "Automatically promoted some destinations of signal \"clock:SaidaClock\|flipflopt:comb_35\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock:SaidaClock\|flipflopt:comb_35\|Q " "Destination \"clock:SaidaClock\|flipflopt:comb_35\|Q\" may be non-global or may not use global clock" {  } { { "flipflopt.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopt.v" 3 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1718040567798 ""}  } { { "flipflopt.v" "" { Text "/home/aluno/Documentos/PBL2Flores/flipflopt.v" 3 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1718040567798 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1718040567798 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1718040567799 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1718040567811 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1718040567829 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1718040567829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1718040567829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718040567829 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718040567835 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1718040567837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718040567925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718040567994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718040567995 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718040568363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718040568363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718040568378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/PBL2Flores/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718040568474 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718040568474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718040568596 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718040568596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718040568597 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718040568605 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718040568610 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1718040568616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718040568640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 14:29:28 2024 " "Processing ended: Mon Jun 10 14:29:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718040568640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718040568640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718040568640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718040568640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718040569259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718040569259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 14:29:29 2024 " "Processing started: Mon Jun 10 14:29:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718040569259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718040569259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718040569259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1718040569423 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1718040569436 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718040569439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718040569505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 14:29:29 2024 " "Processing ended: Mon Jun 10 14:29:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718040569505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718040569505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718040569505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718040569505 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1718040569585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718040570088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718040570089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 14:29:29 2024 " "Processing started: Mon Jun 10 14:29:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718040570089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718040570089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718040570089 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718040570120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718040570170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718040570170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718040570233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718040570233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718040570307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718040570407 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1718040570448 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1718040570448 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_35\|Q clock:SaidaClock\|flipflopt:comb_35\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_35\|Q clock:SaidaClock\|flipflopt:comb_35\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_33\|Q clock:SaidaClock\|flipflopt:comb_33\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_33\|Q clock:SaidaClock\|flipflopt:comb_33\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_31\|Q clock:SaidaClock\|flipflopt:comb_31\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_31\|Q clock:SaidaClock\|flipflopt:comb_31\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Alta Alta " "create_clock -period 1.000 -name Alta Alta" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q " "create_clock -period 1.000 -name contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q " "create_clock -period 1.000 -name contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_41\|Q clock:SaidaClock\|flipflopt:comb_41\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_41\|Q clock:SaidaClock\|flipflopt:comb_41\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q " "create_clock -period 1.000 -name contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_29\|Q clock:SaidaClock\|flipflopt:comb_29\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_29\|Q clock:SaidaClock\|flipflopt:comb_29\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_27\|Q clock:SaidaClock\|flipflopt:comb_27\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_27\|Q clock:SaidaClock\|flipflopt:comb_27\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_39\|Q clock:SaidaClock\|flipflopt:comb_39\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_39\|Q clock:SaidaClock\|flipflopt:comb_39\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_25\|Q clock:SaidaClock\|flipflopt:comb_25\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_25\|Q clock:SaidaClock\|flipflopt:comb_25\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_37\|Q clock:SaidaClock\|flipflopt:comb_37\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_37\|Q clock:SaidaClock\|flipflopt:comb_37\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_23\|Q clock:SaidaClock\|flipflopt:comb_23\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_23\|Q clock:SaidaClock\|flipflopt:comb_23\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_21\|Q clock:SaidaClock\|flipflopt:comb_21\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_21\|Q clock:SaidaClock\|flipflopt:comb_21\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_19\|Q clock:SaidaClock\|flipflopt:comb_19\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_19\|Q clock:SaidaClock\|flipflopt:comb_19\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_17\|Q clock:SaidaClock\|flipflopt:comb_17\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_17\|Q clock:SaidaClock\|flipflopt:comb_17\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_15\|Q clock:SaidaClock\|flipflopt:comb_15\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_15\|Q clock:SaidaClock\|flipflopt:comb_15\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_13\|Q clock:SaidaClock\|flipflopt:comb_13\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_13\|Q clock:SaidaClock\|flipflopt:comb_13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_11\|Q clock:SaidaClock\|flipflopt:comb_11\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_11\|Q clock:SaidaClock\|flipflopt:comb_11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_9\|Q clock:SaidaClock\|flipflopt:comb_9\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_9\|Q clock:SaidaClock\|flipflopt:comb_9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_7\|Q clock:SaidaClock\|flipflopt:comb_7\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_7\|Q clock:SaidaClock\|flipflopt:comb_7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_5\|Q clock:SaidaClock\|flipflopt:comb_5\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_5\|Q clock:SaidaClock\|flipflopt:comb_5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_3\|Q clock:SaidaClock\|flipflopt:comb_3\|Q " "create_clock -period 1.000 -name clock:SaidaClock\|flipflopt:comb_3\|Q clock:SaidaClock\|flipflopt:comb_3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718040570450 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718040570450 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q " "Clock target contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q of clock contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1718040570451 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718040570453 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1718040570459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718040570460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.081 " "Worst-case setup slack is -3.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.081             -21.356 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q  " "   -3.081             -21.356 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.895             -14.312 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q  " "   -2.895             -14.312 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865             -14.897 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q  " "   -2.865             -14.897 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945              -7.069 clock:SaidaClock\|flipflopt:comb_31\|Q  " "   -1.945              -7.069 clock:SaidaClock\|flipflopt:comb_31\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.849              -6.645 Alta  " "   -1.849              -6.645 Alta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506              -2.720 clock:SaidaClock\|flipflopt:comb_35\|Q  " "   -1.506              -2.720 clock:SaidaClock\|flipflopt:comb_35\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193              -1.193 clock:SaidaClock\|flipflopt:comb_41\|Q  " "   -1.193              -1.193 clock:SaidaClock\|flipflopt:comb_41\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock:SaidaClock\|flipflopt:comb_21\|Q  " "    0.466               0.000 clock:SaidaClock\|flipflopt:comb_21\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock:SaidaClock\|flipflopt:comb_33\|Q  " "    0.466               0.000 clock:SaidaClock\|flipflopt:comb_33\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock:SaidaClock\|flipflopt:comb_13\|Q  " "    0.467               0.000 clock:SaidaClock\|flipflopt:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock:SaidaClock\|flipflopt:comb_17\|Q  " "    0.467               0.000 clock:SaidaClock\|flipflopt:comb_17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock:SaidaClock\|flipflopt:comb_5\|Q  " "    0.467               0.000 clock:SaidaClock\|flipflopt:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock:SaidaClock\|flipflopt:comb_9\|Q  " "    0.467               0.000 clock:SaidaClock\|flipflopt:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 clock:SaidaClock\|flipflopt:comb_25\|Q  " "    0.468               0.000 clock:SaidaClock\|flipflopt:comb_25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 clock:SaidaClock\|flipflopt:comb_29\|Q  " "    0.469               0.000 clock:SaidaClock\|flipflopt:comb_29\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 clock:SaidaClock\|flipflopt:comb_37\|Q  " "    0.469               0.000 clock:SaidaClock\|flipflopt:comb_37\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 clock:SaidaClock\|flipflopt:comb_15\|Q  " "    0.818               0.000 clock:SaidaClock\|flipflopt:comb_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 clock:SaidaClock\|flipflopt:comb_11\|Q  " "    0.819               0.000 clock:SaidaClock\|flipflopt:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 clock:SaidaClock\|flipflopt:comb_7\|Q  " "    0.819               0.000 clock:SaidaClock\|flipflopt:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 clock:SaidaClock\|flipflopt:comb_39\|Q  " "    0.824               0.000 clock:SaidaClock\|flipflopt:comb_39\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 clock:SaidaClock\|flipflopt:comb_3\|Q  " "    0.825               0.000 clock:SaidaClock\|flipflopt:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 clock:SaidaClock\|flipflopt:comb_23\|Q  " "    0.834               0.000 clock:SaidaClock\|flipflopt:comb_23\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198               0.000 clock:SaidaClock\|flipflopt:comb_27\|Q  " "    1.198               0.000 clock:SaidaClock\|flipflopt:comb_27\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.397               0.000 clock:SaidaClock\|flipflopt:comb_19\|Q  " "    1.397               0.000 clock:SaidaClock\|flipflopt:comb_19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.658               0.000 clk  " "    3.658               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718040570461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.415 " "Worst-case hold slack is -9.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.415             -25.044 Alta  " "   -9.415             -25.044 Alta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.369             -21.906 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q  " "   -8.369             -21.906 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.183             -34.540 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q  " "   -8.183             -34.540 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.349             -19.755 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q  " "   -7.349             -19.755 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.712              -3.712 clk  " "   -3.712              -3.712 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.580              -2.580 clock:SaidaClock\|flipflopt:comb_35\|Q  " "   -2.580              -2.580 clock:SaidaClock\|flipflopt:comb_35\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123              -2.123 clock:SaidaClock\|flipflopt:comb_31\|Q  " "   -2.123              -2.123 clock:SaidaClock\|flipflopt:comb_31\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.451              -1.451 clock:SaidaClock\|flipflopt:comb_19\|Q  " "   -1.451              -1.451 clock:SaidaClock\|flipflopt:comb_19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.252              -1.252 clock:SaidaClock\|flipflopt:comb_27\|Q  " "   -1.252              -1.252 clock:SaidaClock\|flipflopt:comb_27\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888              -0.888 clock:SaidaClock\|flipflopt:comb_23\|Q  " "   -0.888              -0.888 clock:SaidaClock\|flipflopt:comb_23\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 clock:SaidaClock\|flipflopt:comb_3\|Q  " "   -0.879              -0.879 clock:SaidaClock\|flipflopt:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -0.878 clock:SaidaClock\|flipflopt:comb_39\|Q  " "   -0.878              -0.878 clock:SaidaClock\|flipflopt:comb_39\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 clock:SaidaClock\|flipflopt:comb_11\|Q  " "   -0.873              -0.873 clock:SaidaClock\|flipflopt:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 clock:SaidaClock\|flipflopt:comb_7\|Q  " "   -0.873              -0.873 clock:SaidaClock\|flipflopt:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872              -0.872 clock:SaidaClock\|flipflopt:comb_15\|Q  " "   -0.872              -0.872 clock:SaidaClock\|flipflopt:comb_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -0.523 clock:SaidaClock\|flipflopt:comb_29\|Q  " "   -0.523              -0.523 clock:SaidaClock\|flipflopt:comb_29\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -0.523 clock:SaidaClock\|flipflopt:comb_37\|Q  " "   -0.523              -0.523 clock:SaidaClock\|flipflopt:comb_37\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 clock:SaidaClock\|flipflopt:comb_25\|Q  " "   -0.522              -0.522 clock:SaidaClock\|flipflopt:comb_25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock:SaidaClock\|flipflopt:comb_13\|Q  " "   -0.521              -0.521 clock:SaidaClock\|flipflopt:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock:SaidaClock\|flipflopt:comb_17\|Q  " "   -0.521              -0.521 clock:SaidaClock\|flipflopt:comb_17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock:SaidaClock\|flipflopt:comb_5\|Q  " "   -0.521              -0.521 clock:SaidaClock\|flipflopt:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock:SaidaClock\|flipflopt:comb_9\|Q  " "   -0.521              -0.521 clock:SaidaClock\|flipflopt:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock:SaidaClock\|flipflopt:comb_21\|Q  " "   -0.520              -0.520 clock:SaidaClock\|flipflopt:comb_21\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock:SaidaClock\|flipflopt:comb_33\|Q  " "   -0.520              -0.520 clock:SaidaClock\|flipflopt:comb_33\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 clock:SaidaClock\|flipflopt:comb_41\|Q  " "    1.639               0.000 clock:SaidaClock\|flipflopt:comb_41\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718040570463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.060 " "Worst-case recovery slack is -6.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.060             -16.959 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q  " "   -6.060             -16.959 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.947             -20.720 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q  " "   -5.947             -20.720 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.411             -24.006 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q  " "   -4.411             -24.006 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.215              -4.860 Alta  " "   -1.215              -4.860 Alta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718040570464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.161 " "Worst-case removal slack is 1.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 Alta  " "    1.161               0.000 Alta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.200               0.000 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q  " "    1.200               0.000 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.177               0.000 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q  " "    2.177               0.000 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.207               0.000 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q  " "    2.207               0.000 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718040570465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 Alta  " "   -2.289              -2.289 Alta " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_11\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_13\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_15\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_17\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_19\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_21\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_21\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_23\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_23\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_25\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_27\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_27\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_29\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_29\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_31\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_31\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_33\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_33\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_35\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_35\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_37\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_37\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_39\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_39\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_3\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_41\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_41\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_5\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_7\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_9\|Q  " "    0.234               0.000 clock:SaidaClock\|flipflopt:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q  " "    0.234               0.000 contador:comb_8\|contadordezena:DezenadeSegundos\|flipflopjk:D2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q  " "    0.234               0.000 contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q  " "    0.234               0.000 contador:comb_8\|contadorunidademin:UnidadedeMinutos\|flipflopjk:Us1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718040570466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718040570466 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1718040570554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718040570564 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718040570565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718040570586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 14:29:30 2024 " "Processing ended: Mon Jun 10 14:29:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718040570586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718040570586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718040570586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718040570586 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 172 s " "Quartus Prime Full Compilation was successful. 0 errors, 172 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718040570666 ""}
