Classic Timing Analyzer report for SAP_1
Sat Mar 13 01:21:43 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                         ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.585 ns    ; from_BUS[3]      ; register[3]~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.342 ns   ; register[1]~reg0 ; register[1]      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.654 ns    ; from_BUS[2]      ; register[2]~reg0 ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+-------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To               ; To Clock ;
+-------+--------------+------------+-------------+------------------+----------+
; N/A   ; None         ; 4.585 ns   ; from_BUS[3] ; register[3]~reg0 ; clock    ;
; N/A   ; None         ; 4.137 ns   ; from_BUS[0] ; register[0]~reg0 ; clock    ;
; N/A   ; None         ; 0.100 ns   ; enable_load ; register[0]~reg0 ; clock    ;
; N/A   ; None         ; 0.100 ns   ; enable_load ; register[1]~reg0 ; clock    ;
; N/A   ; None         ; 0.100 ns   ; enable_load ; register[2]~reg0 ; clock    ;
; N/A   ; None         ; 0.100 ns   ; enable_load ; register[3]~reg0 ; clock    ;
; N/A   ; None         ; -0.233 ns  ; from_BUS[1] ; register[1]~reg0 ; clock    ;
; N/A   ; None         ; -0.388 ns  ; from_BUS[2] ; register[2]~reg0 ; clock    ;
+-------+--------------+------------+-------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 10.342 ns  ; register[1]~reg0 ; register[1] ; clock      ;
; N/A   ; None         ; 10.109 ns  ; register[2]~reg0 ; register[2] ; clock      ;
; N/A   ; None         ; 7.620 ns   ; register[0]~reg0 ; register[0] ; clock      ;
; N/A   ; None         ; 6.807 ns   ; register[3]~reg0 ; register[3] ; clock      ;
+-------+--------------+------------+------------------+-------------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+-------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To               ; To Clock ;
+---------------+-------------+-----------+-------------+------------------+----------+
; N/A           ; None        ; 0.654 ns  ; from_BUS[2] ; register[2]~reg0 ; clock    ;
; N/A           ; None        ; 0.499 ns  ; from_BUS[1] ; register[1]~reg0 ; clock    ;
; N/A           ; None        ; 0.166 ns  ; enable_load ; register[0]~reg0 ; clock    ;
; N/A           ; None        ; 0.166 ns  ; enable_load ; register[1]~reg0 ; clock    ;
; N/A           ; None        ; 0.166 ns  ; enable_load ; register[2]~reg0 ; clock    ;
; N/A           ; None        ; 0.166 ns  ; enable_load ; register[3]~reg0 ; clock    ;
; N/A           ; None        ; -3.871 ns ; from_BUS[0] ; register[0]~reg0 ; clock    ;
; N/A           ; None        ; -4.319 ns ; from_BUS[3] ; register[3]~reg0 ; clock    ;
+---------------+-------------+-----------+-------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Mar 13 01:21:42 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SAP_1 -c SAP_1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "register[3]~reg0" (data pin = "from_BUS[3]", clock pin = "clock") is 4.585 ns
    Info: + Longest pin to register delay is 7.358 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_8; Fanout = 1; PIN Node = 'from_BUS[3]'
        Info: 2: + IC(5.953 ns) + CELL(0.460 ns) = 7.358 ns; Loc. = LCFF_X1_Y5_N23; Fanout = 1; REG Node = 'register[3]~reg0'
        Info: Total cell delay = 1.405 ns ( 19.09 % )
        Info: Total interconnect delay = 5.953 ns ( 80.91 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N23; Fanout = 1; REG Node = 'register[3]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.62 % )
        Info: Total interconnect delay = 0.967 ns ( 35.38 % )
Info: tco from clock "clock" to destination pin "register[1]" through register "register[1]~reg0" is 10.342 ns
    Info: + Longest clock path from clock "clock" to source register is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N11; Fanout = 1; REG Node = 'register[1]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.62 % )
        Info: Total interconnect delay = 0.967 ns ( 35.38 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.305 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N11; Fanout = 1; REG Node = 'register[1]~reg0'
        Info: 2: + IC(4.075 ns) + CELL(3.230 ns) = 7.305 ns; Loc. = PIN_104; Fanout = 0; PIN Node = 'register[1]'
        Info: Total cell delay = 3.230 ns ( 44.22 % )
        Info: Total interconnect delay = 4.075 ns ( 55.78 % )
Info: th for register "register[2]~reg0" (data pin = "from_BUS[2]", clock pin = "clock") is 0.654 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 1; REG Node = 'register[2]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.62 % )
        Info: Total interconnect delay = 0.967 ns ( 35.38 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.385 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'from_BUS[2]'
        Info: 2: + IC(0.971 ns) + CELL(0.206 ns) = 2.277 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 1; COMB Node = 'register[2]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.385 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 1; REG Node = 'register[2]~reg0'
        Info: Total cell delay = 1.414 ns ( 59.29 % )
        Info: Total interconnect delay = 0.971 ns ( 40.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Sat Mar 13 01:21:43 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


