timestamp 1749377282
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_01v8_J4Y94J sky130_fd_pr__nfet_01v8_J4Y94J_0 1 0 790 0 1 -2446
use sky130_fd_pr__nfet_01v8_46WN23 XM5 1 0 158 0 1 -3346
use sky130_fd_pr__nfet_01v8_J47Z3J XM6 1 0 790 0 1 -1394
use sky130_fd_pr__nfet_01v8_D4Y996 XM8 1 0 474 0 1 -1044
use sky130_fd_pr__nfet_01v8_D47ZC5 XM9 1 0 474 0 1 -2796
use sky130_fd_pr__pfet_01v8_27QFPY XM1 1 0 158 0 1 144
use sky130_fd_pr__pfet_01v8_MGASDN XM2 1 0 834 0 1 469
use sky130_fd_pr__pfet_01v8_LGMQDL XM3 1 0 1150 0 1 269
use sky130_fd_pr__nfet_01v8_CQKS6Z XM4 1 0 158 0 1 -344
use sky130_fd_pr__cap_mim_m3_1_9XU9T9 XC1 0 1 -4855 1 0 -1077
port "CK" 5 1399 -3587 1433 -3553 m1
port "IN" 2 1390 -2494 1424 -2460 m1
port "VGS" 3 1389 -1839 1423 -1805 m1
port "CKB" 6 1399 -132 1433 -98 m1
port "VSS" 1 1464 -4101 1498 -4067 v0
port "VDD" 0 1464 1913 1498 1947 v0
node "m4_n9543_n2713#" 0 0 -9543 -2713 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CK" 0 0 1399 -3587 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "IN" 0 0 1390 -2494 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_345_n3515#" 0 0 345 -3515 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_29_n3515#" 0 0 29 -3515 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VGS" 0 0 1389 -1839 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CKB" 0 0 1399 -132 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_215_n425#" 0 0 215 -425 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSS" 0 0 1464 -4101 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_975_139#" 0 0 975 139 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 1464 1913 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_623_n115#" 0 0 623 -115 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM1/a_15_n39#" "XM4/a_15_n81#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM4/a_15_n81#" "XM3/a_n33_n261#"
merge "XM3/a_n33_n261#" "XM6/a_15_n369#"
merge "XM6/a_15_n369#" "m1_215_n425#"
merge "XM3/a_15_n164#" "XM2/a_n33_395#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM2/a_n33_395#" "XM8/a_15_n781#"
merge "XM8/a_15_n781#" "XM6/a_n33_n457#"
merge "XM6/a_n33_n457#" "sky130_fd_pr__nfet_01v8_J4Y94J_0/a_n33_391#"
merge "sky130_fd_pr__nfet_01v8_J4Y94J_0/a_n33_391#" "VGS"
merge "XM9/a_n33_n807#" "XM5/a_n33_n257#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM5/a_n33_n257#" "CK"
merge "XM3/VSUBS" "XM2/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM2/VSUBS" "XM4/a_n175_n193#"
merge "XM4/a_n175_n193#" "XM1/VSUBS"
merge "XM1/VSUBS" "XM8/a_n175_n893#"
merge "XM8/a_n175_n893#" "XM6/a_n175_n543#"
merge "XM6/a_n175_n543#" "XM9/a_15_n719#"
merge "XM9/a_15_n719#" "XM9/a_n175_n893#"
merge "XM9/a_n175_n893#" "XM5/a_15_n169#"
merge "XM5/a_15_n169#" "XM5/a_n175_n343#"
merge "XM5/a_n175_n343#" "VSS"
merge "VSS" "sky130_fd_pr__nfet_01v8_J4Y94J_0/a_n175_n543#"
merge "sky130_fd_pr__nfet_01v8_J4Y94J_0/a_n175_n543#" "XC1/VSUBS"
merge "XC1/VSUBS" "VSUBS"
merge "XM3/a_n73_n164#" "XM2/a_15_n436#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM2/a_15_n436#" "XM3/w_n211_n384#"
merge "XM3/w_n211_n384#" "XM2/w_n211_n584#"
merge "XM2/w_n211_n584#" "w_623_n115#"
merge "w_623_n115#" "XC1/c1_1572_n4320#"
merge "XC1/c1_1572_n4320#" "XC1/c1_160_n4320#"
merge "XC1/c1_160_n4320#" "XC1/c1_n1252_n4320#"
merge "XC1/c1_n1252_n4320#" "XC1/c1_n2664_n4320#"
merge "XC1/c1_n2664_n4320#" "li_975_139#"
merge "XC1/m3_1532_n4360#" "XC1/m3_120_n4360#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XC1/m3_120_n4360#" "XM4/a_n73_n81#"
merge "XM4/a_n73_n81#" "XC1/m3_n1292_n4360#"
merge "XC1/m3_n1292_n4360#" "XM6/a_n73_n369#"
merge "XM6/a_n73_n369#" "XC1/m3_n2704_n4360#"
merge "XC1/m3_n2704_n4360#" "m4_n9543_n2713#"
merge "m4_n9543_n2713#" "XM5/a_n73_n169#"
merge "XM5/a_n73_n169#" "sky130_fd_pr__nfet_01v8_J4Y94J_0/a_n73_n431#"
merge "sky130_fd_pr__nfet_01v8_J4Y94J_0/a_n73_n431#" "m1_29_n3515#"
merge "sky130_fd_pr__nfet_01v8_J4Y94J_0/a_15_n431#" "IN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM4/a_n33_41#" "XM1/a_n33_n136#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM1/a_n33_n136#" "CKB"
merge "XM1/a_n73_n39#" "XM1/w_n211_n259#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM1/w_n211_n259#" "XM2/a_n73_n436#"
merge "XM2/a_n73_n436#" "XM8/a_n33_741#"
merge "XM8/a_n33_741#" "VDD"
merge "XM8/a_n73_n781#" "XM9/a_n73_n719#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM9/a_n73_n719#" "m1_345_n3515#"
