#include "stm32f1xx.h"

#ifndef HSE_VALUE
#define HSE_VALUE 8000000U
#endif

#ifndef HSI_VALUE
#define HSI_VALUE 8000000U
#endif

#define SYSCLK_HZ 72000000U

uint32_t SystemCoreClock = SYSCLK_HZ;

const uint8_t AHBPrescTable[16U] = {
    0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U
};
const uint8_t APBPrescTable[8U] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};

void SystemInit(void)
{
    FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY_2;

    RCC->CR |= RCC_CR_HSEON;
    while ((RCC->CR & RCC_CR_HSERDY) == 0U) {
    }

    RCC->CFGR &= ~(RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 |
                   RCC_CFGR_PPRE2 | RCC_CFGR_PLLSRC |
                   RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL);
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV2 |
                 RCC_CFGR_PPRE2_DIV1 | RCC_CFGR_PLLSRC |
                 RCC_CFGR_PLLMULL9;

    RCC->CR |= RCC_CR_PLLON;
    while ((RCC->CR & RCC_CR_PLLRDY) == 0U) {
    }

    RCC->CFGR = (RCC->CFGR & ~RCC_CFGR_SW) | RCC_CFGR_SW_PLL;
    while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL) {
    }

    SystemCoreClock = SYSCLK_HZ;
}

void SystemCoreClockUpdate(void)
{
    uint32_t system_clock;

    switch (RCC->CFGR & RCC_CFGR_SWS) {
    case RCC_CFGR_SWS_HSE:
        system_clock = HSE_VALUE;
        break;

    case RCC_CFGR_SWS_PLL: {
        uint32_t pll_multiplier =
            ((RCC->CFGR & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos) + 2U;

        if ((RCC->CFGR & RCC_CFGR_PLLSRC) != 0U) {
            uint32_t pll_input = HSE_VALUE;

            if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != 0U) {
                pll_input /= 2U;
            }
            system_clock = pll_input * pll_multiplier;
        } else {
            system_clock = (HSI_VALUE / 2U) * pll_multiplier;
        }
        break;
    }

    case RCC_CFGR_SWS_HSI:
    default:
        system_clock = HSI_VALUE;
        break;
    }

    SystemCoreClock = system_clock >>
        AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
}

void __libc_init_array(void)
{
}
