// Seed: 1282877445
module module_0 (
    input tri id_0,
    output wand id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    input wor id_10,
    input wire id_11,
    input wire id_12,
    input tri0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input tri0 id_17
);
  tri0 id_19;
  wire id_20;
  assign id_19 = id_17;
endmodule
module module_1 (
    input  tri   id_0,
    output wire  id_1,
    output uwire id_2,
    input  wor   id_3,
    input  tri1  id_4
);
  wire id_6;
  module_0(
      id_3,
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_1,
      id_4,
      id_3,
      id_3,
      id_4,
      id_0,
      id_3,
      id_3,
      id_3,
      id_4,
      id_0,
      id_4
  );
endmodule
