0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_transmitter/UART_transmitter.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_transmitter/UART_transmitter.srcs/sources_1/new/FSM.v,1636971985,verilog,,C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_transmitter/UART_transmitter.srcs/sources_1/new/FSM_tb.v,,FSM,,,,,,,,
C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_transmitter/UART_transmitter.srcs/sources_1/new/FSM_tb.v,1636973059,verilog,,,,FSM_tb,,,,,,,,
