#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13c74a9e0 .scope module, "cpu_matmul_tb" "cpu_matmul_tb" 2 3;
 .timescale -9 -12;
L_0x13c780080 .functor BUFZ 32, v0x13c77eaa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13c780120 .functor BUFZ 32, v0x13c77ef40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13c7801d0 .functor BUFZ 32, v0x13c77efd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13c7802a0 .functor BUFZ 32, v0x13c77f580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13c780350 .functor BUFZ 32, v0x13c77f610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13c77fb10_0 .var "clk", 0 0;
v0x13c77fba0_0 .net "cycle_count", 31 0, v0x13c77e690_0;  1 drivers
v0x13c77fc40_0 .net "instr_count", 31 0, L_0x13c780080;  1 drivers
v0x13c77fcf0_0 .net "mem_read_count", 31 0, L_0x13c780120;  1 drivers
v0x13c77fda0_0 .net "mem_write_count", 31 0, L_0x13c7801d0;  1 drivers
v0x13c77fe90_0 .var "reset", 0 0;
v0x13c77ff20_0 .net "rf_read_count", 31 0, L_0x13c7802a0;  1 drivers
v0x13c77ffd0_0 .net "rf_write_count", 31 0, L_0x13c780350;  1 drivers
S_0x13c74a680 .scope module, "uut" "cpu" 2 13, 3 1 0, S_0x13c74a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "cycle_count";
P_0x13c74e510 .param/str "MEMFILE" 0 3 2, "test_mem/matmul.mem";
L_0x140088448 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x13c782a60 .functor AND 32, L_0x13c782960, L_0x140088448, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x13c781e00 .functor AND 1, v0x13c7768b0_0, v0x13c77e430_0, C4<1>, C4<1>;
L_0x13c781ce0 .functor AND 1, v0x13c776960_0, L_0x13c783030, C4<1>, C4<1>;
L_0x13c7831f0 .functor AND 1, v0x13c776960_0, L_0x13c7830d0, C4<1>, C4<1>;
L_0x13c7832a0 .functor OR 1, L_0x13c781ce0, L_0x13c7831f0, C4<0>, C4<0>;
v0x13c77d700_0 .net "ALUOp", 1 0, v0x13c76ced0_0;  1 drivers
v0x13c77d790_0 .net "ALUSrc", 0 0, v0x13c776810_0;  1 drivers
v0x13c77d860_0 .net "Branch", 0 0, v0x13c7768b0_0;  1 drivers
v0x13c77d930_0 .net "Jump", 0 0, v0x13c776960_0;  1 drivers
v0x13c77d9c0_0 .net "MemRead", 0 0, v0x13c776a00_0;  1 drivers
v0x13c77dad0_0 .net "MemWrite", 0 0, v0x13c776ae0_0;  1 drivers
v0x13c77dba0_0 .net "RegWrite", 0 0, v0x13c776b80_0;  1 drivers
L_0x140088400 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13c77dc30_0 .net/2u *"_ivl_16", 31 0, L_0x140088400;  1 drivers
v0x13c77dcc0_0 .net *"_ivl_22", 31 0, L_0x13c782960;  1 drivers
v0x13c77ddd0_0 .net/2u *"_ivl_24", 31 0, L_0x140088448;  1 drivers
L_0x140088490 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x13c77de60_0 .net/2u *"_ivl_36", 6 0, L_0x140088490;  1 drivers
v0x13c77def0_0 .net *"_ivl_38", 0 0, L_0x13c783030;  1 drivers
L_0x1400884d8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x13c77df80_0 .net/2u *"_ivl_42", 6 0, L_0x1400884d8;  1 drivers
v0x13c77e010_0 .net *"_ivl_44", 0 0, L_0x13c7830d0;  1 drivers
v0x13c77e0b0_0 .net *"_ivl_48", 0 0, L_0x13c7832a0;  1 drivers
v0x13c77e160_0 .net *"_ivl_50", 31 0, L_0x13c783410;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<00000000000100000000000001110011>, C4<0>, C4<0>, C4<0>;
v0x13c77e210_0 .net/2u *"_ivl_6", 31 0, L_0x1400880a0;  1 drivers
v0x13c77e3a0_0 .net "alu_result", 31 0, v0x13c778450_0;  1 drivers
v0x13c77e430_0 .var "branch_cond", 0 0;
v0x13c77e4c0_0 .net "branch_taken", 0 0, L_0x13c781e00;  1 drivers
v0x13c77e570_0 .net "branch_target", 31 0, L_0x13c7827e0;  1 drivers
v0x13c77e600_0 .net "clk", 0 0, v0x13c77fb10_0;  1 drivers
v0x13c77e690_0 .var "cycle_count", 31 0;
v0x13c77e720_0 .net "eq", 0 0, L_0x13c782ad0;  1 drivers
v0x13c77e7b0_0 .net "funct3", 2 0, L_0x13c780f00;  1 drivers
v0x13c77e840_0 .net "funct7", 6 0, L_0x13c781120;  1 drivers
v0x13c77e8d0_0 .net "halt", 0 0, L_0x13c7811c0;  1 drivers
v0x13c77e960_0 .net "imm", 31 0, v0x13c77d520_0;  1 drivers
v0x13c77ea10_0 .net "instr", 31 0, L_0x13c780770;  1 drivers
v0x13c77eaa0_0 .var "instr_count", 31 0;
v0x13c77eb50_0 .net "jal", 0 0, L_0x13c781ce0;  1 drivers
v0x13c77ec00_0 .net "jalr", 0 0, L_0x13c7831f0;  1 drivers
v0x13c77ecb0_0 .net "jalr_target", 31 0, L_0x13c782a60;  1 drivers
v0x13c77e2c0_0 .net "mem_data", 31 0, L_0x13c781760;  1 drivers
v0x13c77ef40_0 .var "mem_read_count", 31 0;
v0x13c77efd0_0 .var "mem_write_count", 31 0;
v0x13c77f060_0 .net "opcode", 6 0, L_0x13c780e20;  1 drivers
v0x13c77f110_0 .net "pc_out", 31 0, v0x13c77c550_0;  1 drivers
v0x13c77f1a0_0 .net "pc_plus4", 31 0, L_0x13c7826e0;  1 drivers
v0x13c77f250_0 .net "rd", 4 0, L_0x13c781260;  1 drivers
v0x13c77f330_0 .net "rd1", 31 0, L_0x13c781d60;  1 drivers
v0x13c77f3d0_0 .net "rd2", 31 0, L_0x13c782340;  1 drivers
v0x13c77f470_0 .net "reset", 0 0, v0x13c77fe90_0;  1 drivers
v0x13c77f580_0 .var "rf_read_count", 31 0;
v0x13c77f610_0 .var "rf_write_count", 31 0;
v0x13c77f6c0_0 .net "rs1", 4 0, L_0x13c781300;  1 drivers
v0x13c77f760_0 .net "rs2", 4 0, L_0x13c7813a0;  1 drivers
v0x13c77f840_0 .net "slt", 0 0, L_0x13c782b70;  1 drivers
v0x13c77f8d0_0 .net "sltu", 0 0, L_0x13c782c10;  1 drivers
v0x13c77f960_0 .net "write_back_data", 31 0, L_0x13c783530;  1 drivers
v0x13c77fa40_0 .net "zero", 0 0, L_0x13c782600;  1 drivers
E_0x13c716510 .event anyedge, v0x13c776c20_0, v0x13c77e720_0, v0x13c77f840_0, v0x13c77f8d0_0;
L_0x13c780e20 .part L_0x13c780770, 0, 7;
L_0x13c780f00 .part L_0x13c780770, 12, 3;
L_0x13c781120 .part L_0x13c780770, 25, 7;
L_0x13c7811c0 .cmp/eq 32, L_0x13c780770, L_0x1400880a0;
L_0x13c781260 .part L_0x13c780770, 7, 5;
L_0x13c781300 .part L_0x13c780770, 15, 5;
L_0x13c7813a0 .part L_0x13c780770, 20, 5;
L_0x13c7826e0 .arith/sum 32, v0x13c77c550_0, L_0x140088400;
L_0x13c7827e0 .arith/sum 32, v0x13c77c550_0, v0x13c77d520_0;
L_0x13c782960 .arith/sum 32, L_0x13c781d60, v0x13c77d520_0;
L_0x13c782ad0 .cmp/eq 32, L_0x13c781d60, L_0x13c782340;
L_0x13c782b70 .cmp/gt.s 32, L_0x13c782340, L_0x13c781d60;
L_0x13c782c10 .cmp/gt 32, L_0x13c782340, L_0x13c781d60;
L_0x13c783030 .cmp/eq 7, L_0x13c780e20, L_0x140088490;
L_0x13c7830d0 .cmp/eq 7, L_0x13c780e20, L_0x1400884d8;
L_0x13c783410 .functor MUXZ 32, v0x13c778450_0, L_0x13c781760, v0x13c776a00_0, C4<>;
L_0x13c783530 .functor MUXZ 32, L_0x13c783410, L_0x13c7826e0, L_0x13c7832a0, C4<>;
S_0x13c74a320 .scope module, "cu" "control_unit" 3 58, 4 1 0, S_0x13c74a680;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ALUSrc";
v0x13c76ced0_0 .var "ALUOp", 1 0;
v0x13c776810_0 .var "ALUSrc", 0 0;
v0x13c7768b0_0 .var "Branch", 0 0;
v0x13c776960_0 .var "Jump", 0 0;
v0x13c776a00_0 .var "MemRead", 0 0;
v0x13c776ae0_0 .var "MemWrite", 0 0;
v0x13c776b80_0 .var "RegWrite", 0 0;
v0x13c776c20_0 .net "funct3", 2 0, L_0x13c780f00;  alias, 1 drivers
v0x13c776cd0_0 .net "funct7", 6 0, L_0x13c781120;  alias, 1 drivers
v0x13c776de0_0 .net "opcode", 6 0, L_0x13c780e20;  alias, 1 drivers
E_0x13c71d090 .event anyedge, v0x13c776de0_0;
S_0x13c776f80 .scope module, "dmem" "data_mem" 3 79, 5 1 0, S_0x13c74a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x13c7771d0_0 .net *"_ivl_0", 31 0, L_0x13c781440;  1 drivers
v0x13c777290_0 .net *"_ivl_3", 7 0, L_0x13c7814e0;  1 drivers
v0x13c777340_0 .net *"_ivl_4", 9 0, L_0x13c781600;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13c777400_0 .net *"_ivl_7", 1 0, L_0x1400880e8;  1 drivers
L_0x140088130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c7774b0_0 .net/2u *"_ivl_8", 31 0, L_0x140088130;  1 drivers
v0x13c7775a0_0 .net "addr", 31 0, v0x13c778450_0;  alias, 1 drivers
v0x13c777650_0 .net "clk", 0 0, v0x13c77fb10_0;  alias, 1 drivers
v0x13c7776f0 .array "mem", 255 0, 31 0;
v0x13c777790_0 .net "mem_read", 0 0, v0x13c776a00_0;  alias, 1 drivers
v0x13c7778a0_0 .net "mem_write", 0 0, v0x13c776ae0_0;  alias, 1 drivers
v0x13c777930_0 .net "read_data", 31 0, L_0x13c781760;  alias, 1 drivers
v0x13c7779c0_0 .net "write_data", 31 0, L_0x13c782340;  alias, 1 drivers
E_0x13c777180 .event posedge, v0x13c777650_0;
L_0x13c781440 .array/port v0x13c7776f0, L_0x13c781600;
L_0x13c7814e0 .part v0x13c778450_0, 2, 8;
L_0x13c781600 .concat [ 8 2 0 0], L_0x13c7814e0, L_0x1400880e8;
L_0x13c781760 .functor MUXZ 32, L_0x140088130, L_0x13c781440, v0x13c776a00_0, C4<>;
S_0x13c777ae0 .scope module, "exec_unit" "execute" 3 89, 6 1 0, S_0x13c74a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 32 "instr";
    .port_info 8 /INPUT 1 "alu_src";
    .port_info 9 /INPUT 3 "funct3";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 32 "wb_data";
    .port_info 12 /OUTPUT 32 "alu_result";
    .port_info 13 /OUTPUT 1 "zero";
    .port_info 14 /OUTPUT 32 "rd1";
    .port_info 15 /OUTPUT 32 "rd2";
v0x13c77a6e0_0 .net "alu_control", 3 0, v0x13c778990_0;  1 drivers
v0x13c77a7d0_0 .net "alu_op", 1 0, v0x13c76ced0_0;  alias, 1 drivers
v0x13c77a860_0 .net "alu_result", 31 0, v0x13c778450_0;  alias, 1 drivers
v0x13c77a930_0 .net "alu_src", 0 0, v0x13c776810_0;  alias, 1 drivers
v0x13c77a9c0_0 .net "clk", 0 0, v0x13c77fb10_0;  alias, 1 drivers
v0x13c77aad0_0 .net "funct3", 2 0, L_0x13c780f00;  alias, 1 drivers
v0x13c77aba0_0 .net "funct7", 6 0, L_0x13c781120;  alias, 1 drivers
v0x13c77ac70_0 .net "imm", 31 0, v0x13c778e50_0;  1 drivers
v0x13c77ad00_0 .net "instr", 31 0, L_0x13c780770;  alias, 1 drivers
v0x13c77ae10_0 .net "op2", 31 0, L_0x13c7824e0;  1 drivers
v0x13c77aea0_0 .net "rd", 4 0, L_0x13c781260;  alias, 1 drivers
v0x13c77af30_0 .net "rd1", 31 0, L_0x13c781d60;  alias, 1 drivers
v0x13c77afc0_0 .net "rd2", 31 0, L_0x13c782340;  alias, 1 drivers
v0x13c77b0a0_0 .net "reset", 0 0, v0x13c77fe90_0;  alias, 1 drivers
v0x13c77b130_0 .net "rs1", 4 0, L_0x13c781300;  alias, 1 drivers
v0x13c77b1c0_0 .net "rs2", 4 0, L_0x13c7813a0;  alias, 1 drivers
v0x13c77b270_0 .net "wb_data", 31 0, L_0x13c783530;  alias, 1 drivers
v0x13c77b420_0 .net "we", 0 0, v0x13c776b80_0;  alias, 1 drivers
v0x13c77b4b0_0 .net "zero", 0 0, L_0x13c782600;  alias, 1 drivers
L_0x13c7824e0 .functor MUXZ 32, L_0x13c782340, v0x13c778e50_0, v0x13c776810_0, C4<>;
S_0x13c777ec0 .scope module, "alu_core" "alu" 6 52, 7 1 0, S_0x13c777ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x1400883b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c778170_0 .net/2u *"_ivl_0", 31 0, L_0x1400883b8;  1 drivers
v0x13c778230_0 .net "a", 31 0, L_0x13c781d60;  alias, 1 drivers
v0x13c7782e0_0 .net "alu_control", 3 0, v0x13c778990_0;  alias, 1 drivers
v0x13c7783a0_0 .net "b", 31 0, L_0x13c7824e0;  alias, 1 drivers
v0x13c778450_0 .var "result", 31 0;
v0x13c778530_0 .net "zero", 0 0, L_0x13c782600;  alias, 1 drivers
E_0x13c778100 .event anyedge, v0x13c7782e0_0, v0x13c778230_0, v0x13c7783a0_0;
L_0x13c782600 .cmp/eq 32, v0x13c778450_0, L_0x1400883b8;
S_0x13c778640 .scope module, "alu_ctl" "alu_control" 6 35, 8 1 0, S_0x13c777ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x13c7788d0_0 .net "ALUOp", 1 0, v0x13c76ced0_0;  alias, 1 drivers
v0x13c778990_0 .var "alu_control", 3 0;
v0x13c778a40_0 .net "funct3", 2 0, L_0x13c780f00;  alias, 1 drivers
v0x13c778b10_0 .net "funct7", 6 0, L_0x13c781120;  alias, 1 drivers
E_0x13c778870 .event anyedge, v0x13c76ced0_0, v0x13c776cd0_0, v0x13c776c20_0;
S_0x13c778c00 .scope module, "imm_generator" "imm_gen" 6 43, 9 1 0, S_0x13c777ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x13c778e50_0 .var "imm_out", 31 0;
v0x13c778f10_0 .net "instr", 31 0, L_0x13c780770;  alias, 1 drivers
E_0x13c778df0 .event anyedge, v0x13c778f10_0;
S_0x13c778ff0 .scope module, "rf" "regfile" 6 22, 10 1 0, S_0x13c777ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x13c7792e0_0 .net *"_ivl_0", 31 0, L_0x13c7818c0;  1 drivers
v0x13c779390_0 .net *"_ivl_10", 31 0, L_0x13c781b00;  1 drivers
v0x13c779440_0 .net *"_ivl_12", 6 0, L_0x13c781ba0;  1 drivers
L_0x140088250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13c779500_0 .net *"_ivl_15", 1 0, L_0x140088250;  1 drivers
v0x13c7795b0_0 .net *"_ivl_18", 31 0, L_0x13c781ef0;  1 drivers
L_0x140088298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c7796a0_0 .net *"_ivl_21", 26 0, L_0x140088298;  1 drivers
L_0x1400882e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c779750_0 .net/2u *"_ivl_22", 31 0, L_0x1400882e0;  1 drivers
v0x13c779800_0 .net *"_ivl_24", 0 0, L_0x13c782010;  1 drivers
L_0x140088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c7798a0_0 .net/2u *"_ivl_26", 31 0, L_0x140088328;  1 drivers
v0x13c7799b0_0 .net *"_ivl_28", 31 0, L_0x13c782170;  1 drivers
L_0x140088178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c779a60_0 .net *"_ivl_3", 26 0, L_0x140088178;  1 drivers
v0x13c779b10_0 .net *"_ivl_30", 6 0, L_0x13c782210;  1 drivers
L_0x140088370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13c779bc0_0 .net *"_ivl_33", 1 0, L_0x140088370;  1 drivers
L_0x1400881c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c779c70_0 .net/2u *"_ivl_4", 31 0, L_0x1400881c0;  1 drivers
v0x13c779d20_0 .net *"_ivl_6", 0 0, L_0x13c7819e0;  1 drivers
L_0x140088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13c779dc0_0 .net/2u *"_ivl_8", 31 0, L_0x140088208;  1 drivers
v0x13c779e70_0 .net "clk", 0 0, v0x13c77fb10_0;  alias, 1 drivers
v0x13c77a000_0 .var/i "i", 31 0;
v0x13c77a090_0 .net "rd", 4 0, L_0x13c781260;  alias, 1 drivers
v0x13c77a120_0 .net "rd1", 31 0, L_0x13c781d60;  alias, 1 drivers
v0x13c77a1b0_0 .net "rd2", 31 0, L_0x13c782340;  alias, 1 drivers
v0x13c77a240 .array "regs", 31 0, 31 0;
v0x13c77a2d0_0 .net "reset", 0 0, v0x13c77fe90_0;  alias, 1 drivers
v0x13c77a360_0 .net "rs1", 4 0, L_0x13c781300;  alias, 1 drivers
v0x13c77a400_0 .net "rs2", 4 0, L_0x13c7813a0;  alias, 1 drivers
v0x13c77a4b0_0 .net "wd", 31 0, L_0x13c783530;  alias, 1 drivers
v0x13c77a560_0 .net "we", 0 0, v0x13c776b80_0;  alias, 1 drivers
L_0x13c7818c0 .concat [ 5 27 0 0], L_0x13c781300, L_0x140088178;
L_0x13c7819e0 .cmp/eq 32, L_0x13c7818c0, L_0x1400881c0;
L_0x13c781b00 .array/port v0x13c77a240, L_0x13c781ba0;
L_0x13c781ba0 .concat [ 5 2 0 0], L_0x13c781300, L_0x140088250;
L_0x13c781d60 .functor MUXZ 32, L_0x13c781b00, L_0x140088208, L_0x13c7819e0, C4<>;
L_0x13c781ef0 .concat [ 5 27 0 0], L_0x13c7813a0, L_0x140088298;
L_0x13c782010 .cmp/eq 32, L_0x13c781ef0, L_0x1400882e0;
L_0x13c782170 .array/port v0x13c77a240, L_0x13c782210;
L_0x13c782210 .concat [ 5 2 0 0], L_0x13c7813a0, L_0x140088370;
L_0x13c782340 .functor MUXZ 32, L_0x13c782170, L_0x140088328, L_0x13c782010, C4<>;
S_0x13c77b660 .scope module, "fetch_unit" "cpu_fetch" 3 23, 11 1 0, S_0x13c74a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /INPUT 32 "jalr_target";
    .port_info 8 /OUTPUT 32 "instr";
    .port_info 9 /OUTPUT 32 "pc_out";
P_0x13c77b820 .param/str "MEMFILE" 0 11 2, "test_mem/matmul.mem";
L_0x13c780950 .functor AND 1, v0x13c7768b0_0, L_0x13c781e00, C4<1>, C4<1>;
L_0x140088058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13c77c720_0 .net/2u *"_ivl_0", 31 0, L_0x140088058;  1 drivers
v0x13c77c7e0_0 .net *"_ivl_5", 0 0, L_0x13c780950;  1 drivers
v0x13c77c880_0 .net *"_ivl_6", 31 0, L_0x13c780a00;  1 drivers
v0x13c77c920_0 .net *"_ivl_8", 31 0, L_0x13c780b60;  1 drivers
v0x13c77c9d0_0 .net "branch", 0 0, v0x13c7768b0_0;  alias, 1 drivers
v0x13c77caa0_0 .net "branch_taken", 0 0, L_0x13c781e00;  alias, 1 drivers
v0x13c77cb30_0 .net "branch_target", 31 0, L_0x13c7827e0;  alias, 1 drivers
v0x13c77cbe0_0 .net "clk", 0 0, v0x13c77fb10_0;  alias, 1 drivers
v0x13c77ccf0_0 .net "instr", 31 0, L_0x13c780770;  alias, 1 drivers
v0x13c77ce00_0 .net "jal", 0 0, L_0x13c781ce0;  alias, 1 drivers
v0x13c77ce90_0 .net "jalr", 0 0, L_0x13c7831f0;  alias, 1 drivers
v0x13c77cf20_0 .net "jalr_target", 31 0, L_0x13c782a60;  alias, 1 drivers
v0x13c77cfc0_0 .net "next_pc", 31 0, L_0x13c780cc0;  1 drivers
v0x13c77d080_0 .net "pc_out", 31 0, v0x13c77c550_0;  alias, 1 drivers
v0x13c77d110_0 .net "pc_plus4", 31 0, L_0x13c780850;  1 drivers
v0x13c77d1c0_0 .net "reset", 0 0, v0x13c77fe90_0;  alias, 1 drivers
L_0x13c780850 .arith/sum 32, v0x13c77c550_0, L_0x140088058;
L_0x13c780a00 .functor MUXZ 32, L_0x13c780850, L_0x13c7827e0, L_0x13c780950, C4<>;
L_0x13c780b60 .functor MUXZ 32, L_0x13c780a00, L_0x13c782a60, L_0x13c7831f0, C4<>;
L_0x13c780cc0 .functor MUXZ 32, L_0x13c780b60, L_0x13c7827e0, L_0x13c781ce0, C4<>;
S_0x13c77ba00 .scope module, "imem" "instr_mem" 11 29, 12 1 0, S_0x13c77b660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x13c77bbd0 .param/str "INIT_FILE" 0 12 2, "test_mem/matmul.mem";
L_0x13c780770 .functor BUFZ 32, L_0x13c780430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13c77bcb0_0 .net *"_ivl_0", 31 0, L_0x13c780430;  1 drivers
v0x13c77bd70_0 .net *"_ivl_3", 7 0, L_0x13c7804f0;  1 drivers
v0x13c77be10_0 .net *"_ivl_4", 9 0, L_0x13c780630;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13c77bea0_0 .net *"_ivl_7", 1 0, L_0x140088010;  1 drivers
v0x13c77bf30_0 .net "addr", 31 0, v0x13c77c550_0;  alias, 1 drivers
v0x13c77c000_0 .net "instr", 31 0, L_0x13c780770;  alias, 1 drivers
v0x13c77c0e0 .array "mem", 255 0, 31 0;
L_0x13c780430 .array/port v0x13c77c0e0, L_0x13c780630;
L_0x13c7804f0 .part v0x13c77c550_0, 2, 8;
L_0x13c780630 .concat [ 8 2 0 0], L_0x13c7804f0, L_0x140088010;
S_0x13c77c190 .scope module, "pc_inst" "pc" 11 21, 13 1 0, S_0x13c77b660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x13c77c400_0 .net "clk", 0 0, v0x13c77fb10_0;  alias, 1 drivers
v0x13c77c4a0_0 .net "next_pc", 31 0, L_0x13c780cc0;  alias, 1 drivers
v0x13c77c550_0 .var "pc_out", 31 0;
v0x13c77c620_0 .net "reset", 0 0, v0x13c77fe90_0;  alias, 1 drivers
E_0x13c77c3b0 .event posedge, v0x13c77a2d0_0, v0x13c777650_0;
S_0x13c77d340 .scope module, "imm_unit" "imm_gen" 3 49, 9 1 0, S_0x13c74a680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x13c77d520_0 .var "imm_out", 31 0;
v0x13c77d5d0_0 .net "instr", 31 0, L_0x13c780770;  alias, 1 drivers
    .scope S_0x13c77c190;
T_0 ;
    %wait E_0x13c77c3b0;
    %load/vec4 v0x13c77c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13c77c550_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13c77c4a0_0;
    %assign/vec4 v0x13c77c550_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13c77ba00;
T_1 ;
    %vpi_call 12 10 "$readmemh", P_0x13c77bbd0, v0x13c77c0e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13c77d340;
T_2 ;
    %wait E_0x13c778df0;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c77d520_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13c77d520_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13c77d520_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13c77d520_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13c77d520_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x13c77d520_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x13c77d520_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x13c77d520_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c77d5d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x13c77d520_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13c74a320;
T_3 ;
    %wait E_0x13c71d090;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13c76ced0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c776b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c776a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c776ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c7768b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c776960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c776810_0, 0, 1;
    %load/vec4 v0x13c776de0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776b80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13c76ced0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c776810_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776b80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13c76ced0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776810_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776a00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13c76ced0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776810_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776ae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13c76ced0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776810_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c7768b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13c76ced0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c776810_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776b80_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c776810_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13c76ced0_0, 0, 2;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13c776f80;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x13c776f80;
T_5 ;
    %wait E_0x13c777180;
    %load/vec4 v0x13c7778a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x13c7779c0_0;
    %load/vec4 v0x13c7775a0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13c7776f0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13c778ff0;
T_6 ;
    %wait E_0x13c777180;
    %load/vec4 v0x13c77a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c77a000_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x13c77a000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13c77a000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13c77a240, 0, 4;
    %load/vec4 v0x13c77a000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c77a000_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13c77a560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x13c77a090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x13c77a4b0_0;
    %load/vec4 v0x13c77a090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13c77a240, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13c778640;
T_7 ;
    %wait E_0x13c778870;
    %load/vec4 v0x13c7788d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x13c778b10_0;
    %load/vec4 v0x13c778a40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x13c778a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.28;
T_7.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.28;
T_7.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.28;
T_7.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.28;
T_7.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.28;
T_7.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.28;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.28;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v0x13c778b10_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %store/vec4 v0x13c778990_0, 0, 4;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13c778c00;
T_8 ;
    %wait E_0x13c778df0;
    %load/vec4 v0x13c778f10_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c778e50_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x13c778f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13c778f10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13c778e50_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x13c778f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13c778f10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13c778e50_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x13c778f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13c778f10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13c778e50_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x13c778f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13c778f10_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c778f10_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13c778e50_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x13c778f10_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x13c778f10_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c778f10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c778f10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c778f10_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x13c778e50_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x13c778f10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x13c778e50_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x13c778f10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x13c778e50_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x13c778f10_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x13c778f10_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c778f10_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c778f10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13c778f10_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x13c778e50_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13c777ec0;
T_9 ;
    %wait E_0x13c778100;
    %load/vec4 v0x13c7782e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %and;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %or;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %add;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %sub;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %xor;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.16, 8;
T_9.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.16, 8;
 ; End of false expr.
    %blend;
T_9.16;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x13c778230_0;
    %load/vec4 v0x13c7783a0_0;
    %mul;
    %store/vec4 v0x13c778450_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13c74a680;
T_10 ;
    %wait E_0x13c716510;
    %load/vec4 v0x13c77e7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c77e430_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x13c77e720_0;
    %store/vec4 v0x13c77e430_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x13c77e720_0;
    %nor/r;
    %store/vec4 v0x13c77e430_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x13c77f840_0;
    %store/vec4 v0x13c77e430_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x13c77f840_0;
    %nor/r;
    %store/vec4 v0x13c77e430_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x13c77f8d0_0;
    %store/vec4 v0x13c77e430_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x13c77f8d0_0;
    %nor/r;
    %store/vec4 v0x13c77e430_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x13c74a680;
T_11 ;
    %wait E_0x13c777180;
    %load/vec4 v0x13c77f470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13c77e690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13c77eaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13c77ef40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13c77efd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13c77f580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13c77f610_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x13c77e8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x13c77e690_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13c77e690_0, 0;
    %load/vec4 v0x13c77eaa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13c77eaa0_0, 0;
    %load/vec4 v0x13c77d9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x13c77ef40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13c77ef40_0, 0;
T_11.4 ;
    %load/vec4 v0x13c77dad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x13c77efd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13c77efd0_0, 0;
T_11.6 ;
    %load/vec4 v0x13c77f060_0;
    %cmpi/ne 111, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_11.10, 4;
    %load/vec4 v0x13c77f6c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x13c77f580_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13c77f580_0, 0;
T_11.8 ;
    %load/vec4 v0x13c77f060_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_11.15, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x13c77f060_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 9;
T_11.15;
    %jmp/1 T_11.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x13c77f060_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 9;
T_11.14;
    %flag_get/vec4 4;
    %jmp/0 T_11.13, 4;
    %load/vec4 v0x13c77f760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x13c77f580_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13c77f580_0, 0;
T_11.11 ;
    %load/vec4 v0x13c77dba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0x13c77f250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x13c77f610_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13c77f610_0, 0;
T_11.16 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13c74a9e0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c77fb10_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x13c74a9e0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x13c77fb10_0;
    %inv;
    %store/vec4 v0x13c77fb10_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13c74a9e0;
T_14 ;
    %vpi_call 2 22 "$dumpfile", "sim/cpu_matmul_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13c74a9e0 {0 0 0};
    %vpi_call 2 24 "$display", "=== 2x2 Matrix Multiplication Benchmark ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c77fe90_0, 0, 1;
    %wait E_0x13c777180;
    %wait E_0x13c777180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c77fe90_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13c777180;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 30 "$display", "C00=%0d C01=%0d C10=%0d C11=%0d", &A<v0x13c77a240, 11>, &A<v0x13c77a240, 12>, &A<v0x13c77a240, 13>, &A<v0x13c77a240, 14> {0 0 0};
    %vpi_call 2 35 "$display", "Cycles       : %0d", v0x13c77fba0_0 {0 0 0};
    %vpi_call 2 36 "$display", "Instructions : %0d", v0x13c77fc40_0 {0 0 0};
    %vpi_call 2 37 "$display", "Mem reads    : %0d", v0x13c77fcf0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Mem writes   : %0d", v0x13c77fda0_0 {0 0 0};
    %vpi_call 2 39 "$display", "RF reads     : %0d", v0x13c77ff20_0 {0 0 0};
    %vpi_call 2 40 "$display", "RF writes    : %0d", v0x13c77ffd0_0 {0 0 0};
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench/cpu_matmul_tb.v";
    "src/cpu.v";
    "src/control_unit.v";
    "src/data_mem.v";
    "src/execute.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/imm_gen.v";
    "src/regfile.v";
    "src/cpu_fetch.v";
    "src/instr_mem.v";
    "src/pc.v";
