
BLE_RCC_CARATTERISTICHE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f744  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d98  0800f884  0800f884  00010884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801161c  0801161c  0001261c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011624  08011624  00012624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011628  08011628  00012628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000008c  20000008  0801162c  00013008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000094  080116b8  00013094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200000cc  080116ed  000130cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b04  200000e0  080116fe  000130e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001be4  080116fe  00013be4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00014000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00014000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  080116fe  000131e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   000357b0  00000000  00000000  00013a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000713d  00000000  00000000  00049247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002f30  00000000  00000000  00050388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002454  00000000  00000000  000532b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002edb9  00000000  00000000  0005570c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0003444b  00000000  00000000  000844c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    001050ac  00000000  00000000  000b8910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001bd9bc  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000d150  00000000  00000000  001bda00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000082  00000000  00000000  001cab50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000e0 	.word	0x200000e0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f86c 	.word	0x0800f86c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000e4 	.word	0x200000e4
 800017c:	0800f86c 	.word	0x0800f86c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_dmul>:
 8000230:	b570      	push	{r4, r5, r6, lr}
 8000232:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000236:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800023a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800023e:	bf1d      	ittte	ne
 8000240:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000244:	ea94 0f0c 	teqne	r4, ip
 8000248:	ea95 0f0c 	teqne	r5, ip
 800024c:	f000 f8de 	bleq	800040c <__aeabi_dmul+0x1dc>
 8000250:	442c      	add	r4, r5
 8000252:	ea81 0603 	eor.w	r6, r1, r3
 8000256:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800025a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800025e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000262:	bf18      	it	ne
 8000264:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000268:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800026c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000270:	d038      	beq.n	80002e4 <__aeabi_dmul+0xb4>
 8000272:	fba0 ce02 	umull	ip, lr, r0, r2
 8000276:	f04f 0500 	mov.w	r5, #0
 800027a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800027e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000282:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000286:	f04f 0600 	mov.w	r6, #0
 800028a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800028e:	f09c 0f00 	teq	ip, #0
 8000292:	bf18      	it	ne
 8000294:	f04e 0e01 	orrne.w	lr, lr, #1
 8000298:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800029c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002a0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002a4:	d204      	bcs.n	80002b0 <__aeabi_dmul+0x80>
 80002a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002aa:	416d      	adcs	r5, r5
 80002ac:	eb46 0606 	adc.w	r6, r6, r6
 80002b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002c4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002c8:	bf88      	it	hi
 80002ca:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002ce:	d81e      	bhi.n	800030e <__aeabi_dmul+0xde>
 80002d0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002d4:	bf08      	it	eq
 80002d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002da:	f150 0000 	adcs.w	r0, r0, #0
 80002de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002e8:	ea46 0101 	orr.w	r1, r6, r1
 80002ec:	ea40 0002 	orr.w	r0, r0, r2
 80002f0:	ea81 0103 	eor.w	r1, r1, r3
 80002f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f8:	bfc2      	ittt	gt
 80002fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000302:	bd70      	popgt	{r4, r5, r6, pc}
 8000304:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000308:	f04f 0e00 	mov.w	lr, #0
 800030c:	3c01      	subs	r4, #1
 800030e:	f300 80ab 	bgt.w	8000468 <__aeabi_dmul+0x238>
 8000312:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000316:	bfde      	ittt	le
 8000318:	2000      	movle	r0, #0
 800031a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800031e:	bd70      	pople	{r4, r5, r6, pc}
 8000320:	f1c4 0400 	rsb	r4, r4, #0
 8000324:	3c20      	subs	r4, #32
 8000326:	da35      	bge.n	8000394 <__aeabi_dmul+0x164>
 8000328:	340c      	adds	r4, #12
 800032a:	dc1b      	bgt.n	8000364 <__aeabi_dmul+0x134>
 800032c:	f104 0414 	add.w	r4, r4, #20
 8000330:	f1c4 0520 	rsb	r5, r4, #32
 8000334:	fa00 f305 	lsl.w	r3, r0, r5
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea40 0002 	orr.w	r0, r0, r2
 8000344:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000348:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000350:	fa21 f604 	lsr.w	r6, r1, r4
 8000354:	eb42 0106 	adc.w	r1, r2, r6
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f1c4 040c 	rsb	r4, r4, #12
 8000368:	f1c4 0520 	rsb	r5, r4, #32
 800036c:	fa00 f304 	lsl.w	r3, r0, r4
 8000370:	fa20 f005 	lsr.w	r0, r0, r5
 8000374:	fa01 f204 	lsl.w	r2, r1, r4
 8000378:	ea40 0002 	orr.w	r0, r0, r2
 800037c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000380:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800038c:	bf08      	it	eq
 800038e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f1c4 0520 	rsb	r5, r4, #32
 8000398:	fa00 f205 	lsl.w	r2, r0, r5
 800039c:	ea4e 0e02 	orr.w	lr, lr, r2
 80003a0:	fa20 f304 	lsr.w	r3, r0, r4
 80003a4:	fa01 f205 	lsl.w	r2, r1, r5
 80003a8:	ea43 0302 	orr.w	r3, r3, r2
 80003ac:	fa21 f004 	lsr.w	r0, r1, r4
 80003b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	fa21 f204 	lsr.w	r2, r1, r4
 80003b8:	ea20 0002 	bic.w	r0, r0, r2
 80003bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003c4:	bf08      	it	eq
 80003c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003ca:	bd70      	pop	{r4, r5, r6, pc}
 80003cc:	f094 0f00 	teq	r4, #0
 80003d0:	d10f      	bne.n	80003f2 <__aeabi_dmul+0x1c2>
 80003d2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003d6:	0040      	lsls	r0, r0, #1
 80003d8:	eb41 0101 	adc.w	r1, r1, r1
 80003dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003e0:	bf08      	it	eq
 80003e2:	3c01      	subeq	r4, #1
 80003e4:	d0f7      	beq.n	80003d6 <__aeabi_dmul+0x1a6>
 80003e6:	ea41 0106 	orr.w	r1, r1, r6
 80003ea:	f095 0f00 	teq	r5, #0
 80003ee:	bf18      	it	ne
 80003f0:	4770      	bxne	lr
 80003f2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003f6:	0052      	lsls	r2, r2, #1
 80003f8:	eb43 0303 	adc.w	r3, r3, r3
 80003fc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000400:	bf08      	it	eq
 8000402:	3d01      	subeq	r5, #1
 8000404:	d0f7      	beq.n	80003f6 <__aeabi_dmul+0x1c6>
 8000406:	ea43 0306 	orr.w	r3, r3, r6
 800040a:	4770      	bx	lr
 800040c:	ea94 0f0c 	teq	r4, ip
 8000410:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000414:	bf18      	it	ne
 8000416:	ea95 0f0c 	teqne	r5, ip
 800041a:	d00c      	beq.n	8000436 <__aeabi_dmul+0x206>
 800041c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000420:	bf18      	it	ne
 8000422:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000426:	d1d1      	bne.n	80003cc <__aeabi_dmul+0x19c>
 8000428:	ea81 0103 	eor.w	r1, r1, r3
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd70      	pop	{r4, r5, r6, pc}
 8000436:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800043a:	bf06      	itte	eq
 800043c:	4610      	moveq	r0, r2
 800043e:	4619      	moveq	r1, r3
 8000440:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000444:	d019      	beq.n	800047a <__aeabi_dmul+0x24a>
 8000446:	ea94 0f0c 	teq	r4, ip
 800044a:	d102      	bne.n	8000452 <__aeabi_dmul+0x222>
 800044c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000450:	d113      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000452:	ea95 0f0c 	teq	r5, ip
 8000456:	d105      	bne.n	8000464 <__aeabi_dmul+0x234>
 8000458:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800045c:	bf1c      	itt	ne
 800045e:	4610      	movne	r0, r2
 8000460:	4619      	movne	r1, r3
 8000462:	d10a      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000464:	ea81 0103 	eor.w	r1, r1, r3
 8000468:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800046c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd70      	pop	{r4, r5, r6, pc}
 800047a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800047e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000482:	bd70      	pop	{r4, r5, r6, pc}

08000484 <__aeabi_drsub>:
 8000484:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000488:	e002      	b.n	8000490 <__adddf3>
 800048a:	bf00      	nop

0800048c <__aeabi_dsub>:
 800048c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000490 <__adddf3>:
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000496:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	bf1f      	itttt	ne
 80004a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b6:	f000 80e2 	beq.w	800067e <__adddf3+0x1ee>
 80004ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004c2:	bfb8      	it	lt
 80004c4:	426d      	neglt	r5, r5
 80004c6:	dd0c      	ble.n	80004e2 <__adddf3+0x52>
 80004c8:	442c      	add	r4, r5
 80004ca:	ea80 0202 	eor.w	r2, r0, r2
 80004ce:	ea81 0303 	eor.w	r3, r1, r3
 80004d2:	ea82 0000 	eor.w	r0, r2, r0
 80004d6:	ea83 0101 	eor.w	r1, r3, r1
 80004da:	ea80 0202 	eor.w	r2, r0, r2
 80004de:	ea81 0303 	eor.w	r3, r1, r3
 80004e2:	2d36      	cmp	r5, #54	@ 0x36
 80004e4:	bf88      	it	hi
 80004e6:	bd30      	pophi	{r4, r5, pc}
 80004e8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004f0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f8:	d002      	beq.n	8000500 <__adddf3+0x70>
 80004fa:	4240      	negs	r0, r0
 80004fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000500:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000504:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000508:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800050c:	d002      	beq.n	8000514 <__adddf3+0x84>
 800050e:	4252      	negs	r2, r2
 8000510:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000514:	ea94 0f05 	teq	r4, r5
 8000518:	f000 80a7 	beq.w	800066a <__adddf3+0x1da>
 800051c:	f1a4 0401 	sub.w	r4, r4, #1
 8000520:	f1d5 0e20 	rsbs	lr, r5, #32
 8000524:	db0d      	blt.n	8000542 <__adddf3+0xb2>
 8000526:	fa02 fc0e 	lsl.w	ip, r2, lr
 800052a:	fa22 f205 	lsr.w	r2, r2, r5
 800052e:	1880      	adds	r0, r0, r2
 8000530:	f141 0100 	adc.w	r1, r1, #0
 8000534:	fa03 f20e 	lsl.w	r2, r3, lr
 8000538:	1880      	adds	r0, r0, r2
 800053a:	fa43 f305 	asr.w	r3, r3, r5
 800053e:	4159      	adcs	r1, r3
 8000540:	e00e      	b.n	8000560 <__adddf3+0xd0>
 8000542:	f1a5 0520 	sub.w	r5, r5, #32
 8000546:	f10e 0e20 	add.w	lr, lr, #32
 800054a:	2a01      	cmp	r2, #1
 800054c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000550:	bf28      	it	cs
 8000552:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000556:	fa43 f305 	asr.w	r3, r3, r5
 800055a:	18c0      	adds	r0, r0, r3
 800055c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000560:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000564:	d507      	bpl.n	8000576 <__adddf3+0xe6>
 8000566:	f04f 0e00 	mov.w	lr, #0
 800056a:	f1dc 0c00 	rsbs	ip, ip, #0
 800056e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000572:	eb6e 0101 	sbc.w	r1, lr, r1
 8000576:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800057a:	d31b      	bcc.n	80005b4 <__adddf3+0x124>
 800057c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000580:	d30c      	bcc.n	800059c <__adddf3+0x10c>
 8000582:	0849      	lsrs	r1, r1, #1
 8000584:	ea5f 0030 	movs.w	r0, r0, rrx
 8000588:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800058c:	f104 0401 	add.w	r4, r4, #1
 8000590:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000594:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000598:	f080 809a 	bcs.w	80006d0 <__adddf3+0x240>
 800059c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005a0:	bf08      	it	eq
 80005a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005a6:	f150 0000 	adcs.w	r0, r0, #0
 80005aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ae:	ea41 0105 	orr.w	r1, r1, r5
 80005b2:	bd30      	pop	{r4, r5, pc}
 80005b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b8:	4140      	adcs	r0, r0
 80005ba:	eb41 0101 	adc.w	r1, r1, r1
 80005be:	3c01      	subs	r4, #1
 80005c0:	bf28      	it	cs
 80005c2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005c6:	d2e9      	bcs.n	800059c <__adddf3+0x10c>
 80005c8:	f091 0f00 	teq	r1, #0
 80005cc:	bf04      	itt	eq
 80005ce:	4601      	moveq	r1, r0
 80005d0:	2000      	moveq	r0, #0
 80005d2:	fab1 f381 	clz	r3, r1
 80005d6:	bf08      	it	eq
 80005d8:	3320      	addeq	r3, #32
 80005da:	f1a3 030b 	sub.w	r3, r3, #11
 80005de:	f1b3 0220 	subs.w	r2, r3, #32
 80005e2:	da0c      	bge.n	80005fe <__adddf3+0x16e>
 80005e4:	320c      	adds	r2, #12
 80005e6:	dd08      	ble.n	80005fa <__adddf3+0x16a>
 80005e8:	f102 0c14 	add.w	ip, r2, #20
 80005ec:	f1c2 020c 	rsb	r2, r2, #12
 80005f0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005f4:	fa21 f102 	lsr.w	r1, r1, r2
 80005f8:	e00c      	b.n	8000614 <__adddf3+0x184>
 80005fa:	f102 0214 	add.w	r2, r2, #20
 80005fe:	bfd8      	it	le
 8000600:	f1c2 0c20 	rsble	ip, r2, #32
 8000604:	fa01 f102 	lsl.w	r1, r1, r2
 8000608:	fa20 fc0c 	lsr.w	ip, r0, ip
 800060c:	bfdc      	itt	le
 800060e:	ea41 010c 	orrle.w	r1, r1, ip
 8000612:	4090      	lslle	r0, r2
 8000614:	1ae4      	subs	r4, r4, r3
 8000616:	bfa2      	ittt	ge
 8000618:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800061c:	4329      	orrge	r1, r5
 800061e:	bd30      	popge	{r4, r5, pc}
 8000620:	ea6f 0404 	mvn.w	r4, r4
 8000624:	3c1f      	subs	r4, #31
 8000626:	da1c      	bge.n	8000662 <__adddf3+0x1d2>
 8000628:	340c      	adds	r4, #12
 800062a:	dc0e      	bgt.n	800064a <__adddf3+0x1ba>
 800062c:	f104 0414 	add.w	r4, r4, #20
 8000630:	f1c4 0220 	rsb	r2, r4, #32
 8000634:	fa20 f004 	lsr.w	r0, r0, r4
 8000638:	fa01 f302 	lsl.w	r3, r1, r2
 800063c:	ea40 0003 	orr.w	r0, r0, r3
 8000640:	fa21 f304 	lsr.w	r3, r1, r4
 8000644:	ea45 0103 	orr.w	r1, r5, r3
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	f1c4 040c 	rsb	r4, r4, #12
 800064e:	f1c4 0220 	rsb	r2, r4, #32
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 f304 	lsl.w	r3, r1, r4
 800065a:	ea40 0003 	orr.w	r0, r0, r3
 800065e:	4629      	mov	r1, r5
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	fa21 f004 	lsr.w	r0, r1, r4
 8000666:	4629      	mov	r1, r5
 8000668:	bd30      	pop	{r4, r5, pc}
 800066a:	f094 0f00 	teq	r4, #0
 800066e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000672:	bf06      	itte	eq
 8000674:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000678:	3401      	addeq	r4, #1
 800067a:	3d01      	subne	r5, #1
 800067c:	e74e      	b.n	800051c <__adddf3+0x8c>
 800067e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000682:	bf18      	it	ne
 8000684:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000688:	d029      	beq.n	80006de <__adddf3+0x24e>
 800068a:	ea94 0f05 	teq	r4, r5
 800068e:	bf08      	it	eq
 8000690:	ea90 0f02 	teqeq	r0, r2
 8000694:	d005      	beq.n	80006a2 <__adddf3+0x212>
 8000696:	ea54 0c00 	orrs.w	ip, r4, r0
 800069a:	bf04      	itt	eq
 800069c:	4619      	moveq	r1, r3
 800069e:	4610      	moveq	r0, r2
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	ea91 0f03 	teq	r1, r3
 80006a6:	bf1e      	ittt	ne
 80006a8:	2100      	movne	r1, #0
 80006aa:	2000      	movne	r0, #0
 80006ac:	bd30      	popne	{r4, r5, pc}
 80006ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006b2:	d105      	bne.n	80006c0 <__adddf3+0x230>
 80006b4:	0040      	lsls	r0, r0, #1
 80006b6:	4149      	adcs	r1, r1
 80006b8:	bf28      	it	cs
 80006ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006be:	bd30      	pop	{r4, r5, pc}
 80006c0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006c4:	bf3c      	itt	cc
 80006c6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006ca:	bd30      	popcc	{r4, r5, pc}
 80006cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006d0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006d4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf1a      	itte	ne
 80006e4:	4619      	movne	r1, r3
 80006e6:	4610      	movne	r0, r2
 80006e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006ec:	bf1c      	itt	ne
 80006ee:	460b      	movne	r3, r1
 80006f0:	4602      	movne	r2, r0
 80006f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006f6:	bf06      	itte	eq
 80006f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006fc:	ea91 0f03 	teqeq	r1, r3
 8000700:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000704:	bd30      	pop	{r4, r5, pc}
 8000706:	bf00      	nop

08000708 <__aeabi_ui2d>:
 8000708:	f090 0f00 	teq	r0, #0
 800070c:	bf04      	itt	eq
 800070e:	2100      	moveq	r1, #0
 8000710:	4770      	bxeq	lr
 8000712:	b530      	push	{r4, r5, lr}
 8000714:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000718:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071c:	f04f 0500 	mov.w	r5, #0
 8000720:	f04f 0100 	mov.w	r1, #0
 8000724:	e750      	b.n	80005c8 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_i2d>:
 8000728:	f090 0f00 	teq	r0, #0
 800072c:	bf04      	itt	eq
 800072e:	2100      	moveq	r1, #0
 8000730:	4770      	bxeq	lr
 8000732:	b530      	push	{r4, r5, lr}
 8000734:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000738:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800073c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000740:	bf48      	it	mi
 8000742:	4240      	negmi	r0, r0
 8000744:	f04f 0100 	mov.w	r1, #0
 8000748:	e73e      	b.n	80005c8 <__adddf3+0x138>
 800074a:	bf00      	nop

0800074c <__aeabi_f2d>:
 800074c:	0042      	lsls	r2, r0, #1
 800074e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000752:	ea4f 0131 	mov.w	r1, r1, rrx
 8000756:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800075a:	bf1f      	itttt	ne
 800075c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000760:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000764:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000768:	4770      	bxne	lr
 800076a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800076e:	bf08      	it	eq
 8000770:	4770      	bxeq	lr
 8000772:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000776:	bf04      	itt	eq
 8000778:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800077c:	4770      	bxeq	lr
 800077e:	b530      	push	{r4, r5, lr}
 8000780:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000784:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000788:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	e71c      	b.n	80005c8 <__adddf3+0x138>
 800078e:	bf00      	nop

08000790 <__aeabi_ul2d>:
 8000790:	ea50 0201 	orrs.w	r2, r0, r1
 8000794:	bf08      	it	eq
 8000796:	4770      	bxeq	lr
 8000798:	b530      	push	{r4, r5, lr}
 800079a:	f04f 0500 	mov.w	r5, #0
 800079e:	e00a      	b.n	80007b6 <__aeabi_l2d+0x16>

080007a0 <__aeabi_l2d>:
 80007a0:	ea50 0201 	orrs.w	r2, r0, r1
 80007a4:	bf08      	it	eq
 80007a6:	4770      	bxeq	lr
 80007a8:	b530      	push	{r4, r5, lr}
 80007aa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ae:	d502      	bpl.n	80007b6 <__aeabi_l2d+0x16>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007ba:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007c2:	f43f aed8 	beq.w	8000576 <__adddf3+0xe6>
 80007c6:	f04f 0203 	mov.w	r2, #3
 80007ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ce:	bf18      	it	ne
 80007d0:	3203      	addne	r2, #3
 80007d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007d6:	bf18      	it	ne
 80007d8:	3203      	addne	r2, #3
 80007da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007de:	f1c2 0320 	rsb	r3, r2, #32
 80007e2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007e6:	fa20 f002 	lsr.w	r0, r0, r2
 80007ea:	fa01 fe03 	lsl.w	lr, r1, r3
 80007ee:	ea40 000e 	orr.w	r0, r0, lr
 80007f2:	fa21 f102 	lsr.w	r1, r1, r2
 80007f6:	4414      	add	r4, r2
 80007f8:	e6bd      	b.n	8000576 <__adddf3+0xe6>
 80007fa:	bf00      	nop

080007fc <__aeabi_d2uiz>:
 80007fc:	004a      	lsls	r2, r1, #1
 80007fe:	d211      	bcs.n	8000824 <__aeabi_d2uiz+0x28>
 8000800:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000804:	d211      	bcs.n	800082a <__aeabi_d2uiz+0x2e>
 8000806:	d50d      	bpl.n	8000824 <__aeabi_d2uiz+0x28>
 8000808:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800080c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000810:	d40e      	bmi.n	8000830 <__aeabi_d2uiz+0x34>
 8000812:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000816:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800081a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800081e:	fa23 f002 	lsr.w	r0, r3, r2
 8000822:	4770      	bx	lr
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	4770      	bx	lr
 800082a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800082e:	d102      	bne.n	8000836 <__aeabi_d2uiz+0x3a>
 8000830:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000834:	4770      	bx	lr
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	4770      	bx	lr

0800083c <__aeabi_uldivmod>:
 800083c:	b953      	cbnz	r3, 8000854 <__aeabi_uldivmod+0x18>
 800083e:	b94a      	cbnz	r2, 8000854 <__aeabi_uldivmod+0x18>
 8000840:	2900      	cmp	r1, #0
 8000842:	bf08      	it	eq
 8000844:	2800      	cmpeq	r0, #0
 8000846:	bf1c      	itt	ne
 8000848:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800084c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000850:	f000 b988 	b.w	8000b64 <__aeabi_idiv0>
 8000854:	f1ad 0c08 	sub.w	ip, sp, #8
 8000858:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800085c:	f000 f806 	bl	800086c <__udivmoddi4>
 8000860:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000864:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000868:	b004      	add	sp, #16
 800086a:	4770      	bx	lr

0800086c <__udivmoddi4>:
 800086c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000870:	9d08      	ldr	r5, [sp, #32]
 8000872:	468e      	mov	lr, r1
 8000874:	4604      	mov	r4, r0
 8000876:	4688      	mov	r8, r1
 8000878:	2b00      	cmp	r3, #0
 800087a:	d14a      	bne.n	8000912 <__udivmoddi4+0xa6>
 800087c:	428a      	cmp	r2, r1
 800087e:	4617      	mov	r7, r2
 8000880:	d962      	bls.n	8000948 <__udivmoddi4+0xdc>
 8000882:	fab2 f682 	clz	r6, r2
 8000886:	b14e      	cbz	r6, 800089c <__udivmoddi4+0x30>
 8000888:	f1c6 0320 	rsb	r3, r6, #32
 800088c:	fa01 f806 	lsl.w	r8, r1, r6
 8000890:	fa20 f303 	lsr.w	r3, r0, r3
 8000894:	40b7      	lsls	r7, r6
 8000896:	ea43 0808 	orr.w	r8, r3, r8
 800089a:	40b4      	lsls	r4, r6
 800089c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008a0:	fa1f fc87 	uxth.w	ip, r7
 80008a4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008a8:	0c23      	lsrs	r3, r4, #16
 80008aa:	fb0e 8811 	mls	r8, lr, r1, r8
 80008ae:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008b2:	fb01 f20c 	mul.w	r2, r1, ip
 80008b6:	429a      	cmp	r2, r3
 80008b8:	d909      	bls.n	80008ce <__udivmoddi4+0x62>
 80008ba:	18fb      	adds	r3, r7, r3
 80008bc:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80008c0:	f080 80ea 	bcs.w	8000a98 <__udivmoddi4+0x22c>
 80008c4:	429a      	cmp	r2, r3
 80008c6:	f240 80e7 	bls.w	8000a98 <__udivmoddi4+0x22c>
 80008ca:	3902      	subs	r1, #2
 80008cc:	443b      	add	r3, r7
 80008ce:	1a9a      	subs	r2, r3, r2
 80008d0:	b2a3      	uxth	r3, r4
 80008d2:	fbb2 f0fe 	udiv	r0, r2, lr
 80008d6:	fb0e 2210 	mls	r2, lr, r0, r2
 80008da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008de:	fb00 fc0c 	mul.w	ip, r0, ip
 80008e2:	459c      	cmp	ip, r3
 80008e4:	d909      	bls.n	80008fa <__udivmoddi4+0x8e>
 80008e6:	18fb      	adds	r3, r7, r3
 80008e8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80008ec:	f080 80d6 	bcs.w	8000a9c <__udivmoddi4+0x230>
 80008f0:	459c      	cmp	ip, r3
 80008f2:	f240 80d3 	bls.w	8000a9c <__udivmoddi4+0x230>
 80008f6:	443b      	add	r3, r7
 80008f8:	3802      	subs	r0, #2
 80008fa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80008fe:	eba3 030c 	sub.w	r3, r3, ip
 8000902:	2100      	movs	r1, #0
 8000904:	b11d      	cbz	r5, 800090e <__udivmoddi4+0xa2>
 8000906:	40f3      	lsrs	r3, r6
 8000908:	2200      	movs	r2, #0
 800090a:	e9c5 3200 	strd	r3, r2, [r5]
 800090e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000912:	428b      	cmp	r3, r1
 8000914:	d905      	bls.n	8000922 <__udivmoddi4+0xb6>
 8000916:	b10d      	cbz	r5, 800091c <__udivmoddi4+0xb0>
 8000918:	e9c5 0100 	strd	r0, r1, [r5]
 800091c:	2100      	movs	r1, #0
 800091e:	4608      	mov	r0, r1
 8000920:	e7f5      	b.n	800090e <__udivmoddi4+0xa2>
 8000922:	fab3 f183 	clz	r1, r3
 8000926:	2900      	cmp	r1, #0
 8000928:	d146      	bne.n	80009b8 <__udivmoddi4+0x14c>
 800092a:	4573      	cmp	r3, lr
 800092c:	d302      	bcc.n	8000934 <__udivmoddi4+0xc8>
 800092e:	4282      	cmp	r2, r0
 8000930:	f200 8105 	bhi.w	8000b3e <__udivmoddi4+0x2d2>
 8000934:	1a84      	subs	r4, r0, r2
 8000936:	eb6e 0203 	sbc.w	r2, lr, r3
 800093a:	2001      	movs	r0, #1
 800093c:	4690      	mov	r8, r2
 800093e:	2d00      	cmp	r5, #0
 8000940:	d0e5      	beq.n	800090e <__udivmoddi4+0xa2>
 8000942:	e9c5 4800 	strd	r4, r8, [r5]
 8000946:	e7e2      	b.n	800090e <__udivmoddi4+0xa2>
 8000948:	2a00      	cmp	r2, #0
 800094a:	f000 8090 	beq.w	8000a6e <__udivmoddi4+0x202>
 800094e:	fab2 f682 	clz	r6, r2
 8000952:	2e00      	cmp	r6, #0
 8000954:	f040 80a4 	bne.w	8000aa0 <__udivmoddi4+0x234>
 8000958:	1a8a      	subs	r2, r1, r2
 800095a:	0c03      	lsrs	r3, r0, #16
 800095c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000960:	b280      	uxth	r0, r0
 8000962:	b2bc      	uxth	r4, r7
 8000964:	2101      	movs	r1, #1
 8000966:	fbb2 fcfe 	udiv	ip, r2, lr
 800096a:	fb0e 221c 	mls	r2, lr, ip, r2
 800096e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000972:	fb04 f20c 	mul.w	r2, r4, ip
 8000976:	429a      	cmp	r2, r3
 8000978:	d907      	bls.n	800098a <__udivmoddi4+0x11e>
 800097a:	18fb      	adds	r3, r7, r3
 800097c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000980:	d202      	bcs.n	8000988 <__udivmoddi4+0x11c>
 8000982:	429a      	cmp	r2, r3
 8000984:	f200 80e0 	bhi.w	8000b48 <__udivmoddi4+0x2dc>
 8000988:	46c4      	mov	ip, r8
 800098a:	1a9b      	subs	r3, r3, r2
 800098c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000990:	fb0e 3312 	mls	r3, lr, r2, r3
 8000994:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000998:	fb02 f404 	mul.w	r4, r2, r4
 800099c:	429c      	cmp	r4, r3
 800099e:	d907      	bls.n	80009b0 <__udivmoddi4+0x144>
 80009a0:	18fb      	adds	r3, r7, r3
 80009a2:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80009a6:	d202      	bcs.n	80009ae <__udivmoddi4+0x142>
 80009a8:	429c      	cmp	r4, r3
 80009aa:	f200 80ca 	bhi.w	8000b42 <__udivmoddi4+0x2d6>
 80009ae:	4602      	mov	r2, r0
 80009b0:	1b1b      	subs	r3, r3, r4
 80009b2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009b6:	e7a5      	b.n	8000904 <__udivmoddi4+0x98>
 80009b8:	f1c1 0620 	rsb	r6, r1, #32
 80009bc:	408b      	lsls	r3, r1
 80009be:	fa22 f706 	lsr.w	r7, r2, r6
 80009c2:	431f      	orrs	r7, r3
 80009c4:	fa0e f401 	lsl.w	r4, lr, r1
 80009c8:	fa20 f306 	lsr.w	r3, r0, r6
 80009cc:	fa2e fe06 	lsr.w	lr, lr, r6
 80009d0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80009d4:	4323      	orrs	r3, r4
 80009d6:	fa00 f801 	lsl.w	r8, r0, r1
 80009da:	fa1f fc87 	uxth.w	ip, r7
 80009de:	fbbe f0f9 	udiv	r0, lr, r9
 80009e2:	0c1c      	lsrs	r4, r3, #16
 80009e4:	fb09 ee10 	mls	lr, r9, r0, lr
 80009e8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80009ec:	fb00 fe0c 	mul.w	lr, r0, ip
 80009f0:	45a6      	cmp	lr, r4
 80009f2:	fa02 f201 	lsl.w	r2, r2, r1
 80009f6:	d909      	bls.n	8000a0c <__udivmoddi4+0x1a0>
 80009f8:	193c      	adds	r4, r7, r4
 80009fa:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80009fe:	f080 809c 	bcs.w	8000b3a <__udivmoddi4+0x2ce>
 8000a02:	45a6      	cmp	lr, r4
 8000a04:	f240 8099 	bls.w	8000b3a <__udivmoddi4+0x2ce>
 8000a08:	3802      	subs	r0, #2
 8000a0a:	443c      	add	r4, r7
 8000a0c:	eba4 040e 	sub.w	r4, r4, lr
 8000a10:	fa1f fe83 	uxth.w	lr, r3
 8000a14:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a18:	fb09 4413 	mls	r4, r9, r3, r4
 8000a1c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a20:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a24:	45a4      	cmp	ip, r4
 8000a26:	d908      	bls.n	8000a3a <__udivmoddi4+0x1ce>
 8000a28:	193c      	adds	r4, r7, r4
 8000a2a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000a2e:	f080 8082 	bcs.w	8000b36 <__udivmoddi4+0x2ca>
 8000a32:	45a4      	cmp	ip, r4
 8000a34:	d97f      	bls.n	8000b36 <__udivmoddi4+0x2ca>
 8000a36:	3b02      	subs	r3, #2
 8000a38:	443c      	add	r4, r7
 8000a3a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a3e:	eba4 040c 	sub.w	r4, r4, ip
 8000a42:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a46:	4564      	cmp	r4, ip
 8000a48:	4673      	mov	r3, lr
 8000a4a:	46e1      	mov	r9, ip
 8000a4c:	d362      	bcc.n	8000b14 <__udivmoddi4+0x2a8>
 8000a4e:	d05f      	beq.n	8000b10 <__udivmoddi4+0x2a4>
 8000a50:	b15d      	cbz	r5, 8000a6a <__udivmoddi4+0x1fe>
 8000a52:	ebb8 0203 	subs.w	r2, r8, r3
 8000a56:	eb64 0409 	sbc.w	r4, r4, r9
 8000a5a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a5e:	fa22 f301 	lsr.w	r3, r2, r1
 8000a62:	431e      	orrs	r6, r3
 8000a64:	40cc      	lsrs	r4, r1
 8000a66:	e9c5 6400 	strd	r6, r4, [r5]
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	e74f      	b.n	800090e <__udivmoddi4+0xa2>
 8000a6e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a72:	0c01      	lsrs	r1, r0, #16
 8000a74:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a78:	b280      	uxth	r0, r0
 8000a7a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a7e:	463b      	mov	r3, r7
 8000a80:	4638      	mov	r0, r7
 8000a82:	463c      	mov	r4, r7
 8000a84:	46b8      	mov	r8, r7
 8000a86:	46be      	mov	lr, r7
 8000a88:	2620      	movs	r6, #32
 8000a8a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a8e:	eba2 0208 	sub.w	r2, r2, r8
 8000a92:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a96:	e766      	b.n	8000966 <__udivmoddi4+0xfa>
 8000a98:	4601      	mov	r1, r0
 8000a9a:	e718      	b.n	80008ce <__udivmoddi4+0x62>
 8000a9c:	4610      	mov	r0, r2
 8000a9e:	e72c      	b.n	80008fa <__udivmoddi4+0x8e>
 8000aa0:	f1c6 0220 	rsb	r2, r6, #32
 8000aa4:	fa2e f302 	lsr.w	r3, lr, r2
 8000aa8:	40b7      	lsls	r7, r6
 8000aaa:	40b1      	lsls	r1, r6
 8000aac:	fa20 f202 	lsr.w	r2, r0, r2
 8000ab0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000aba:	b2bc      	uxth	r4, r7
 8000abc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ac0:	0c11      	lsrs	r1, r2, #16
 8000ac2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ac6:	fb08 f904 	mul.w	r9, r8, r4
 8000aca:	40b0      	lsls	r0, r6
 8000acc:	4589      	cmp	r9, r1
 8000ace:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ad2:	b280      	uxth	r0, r0
 8000ad4:	d93e      	bls.n	8000b54 <__udivmoddi4+0x2e8>
 8000ad6:	1879      	adds	r1, r7, r1
 8000ad8:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000adc:	d201      	bcs.n	8000ae2 <__udivmoddi4+0x276>
 8000ade:	4589      	cmp	r9, r1
 8000ae0:	d81f      	bhi.n	8000b22 <__udivmoddi4+0x2b6>
 8000ae2:	eba1 0109 	sub.w	r1, r1, r9
 8000ae6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aea:	fb09 f804 	mul.w	r8, r9, r4
 8000aee:	fb0e 1119 	mls	r1, lr, r9, r1
 8000af2:	b292      	uxth	r2, r2
 8000af4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000af8:	4542      	cmp	r2, r8
 8000afa:	d229      	bcs.n	8000b50 <__udivmoddi4+0x2e4>
 8000afc:	18ba      	adds	r2, r7, r2
 8000afe:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000b02:	d2c4      	bcs.n	8000a8e <__udivmoddi4+0x222>
 8000b04:	4542      	cmp	r2, r8
 8000b06:	d2c2      	bcs.n	8000a8e <__udivmoddi4+0x222>
 8000b08:	f1a9 0102 	sub.w	r1, r9, #2
 8000b0c:	443a      	add	r2, r7
 8000b0e:	e7be      	b.n	8000a8e <__udivmoddi4+0x222>
 8000b10:	45f0      	cmp	r8, lr
 8000b12:	d29d      	bcs.n	8000a50 <__udivmoddi4+0x1e4>
 8000b14:	ebbe 0302 	subs.w	r3, lr, r2
 8000b18:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b1c:	3801      	subs	r0, #1
 8000b1e:	46e1      	mov	r9, ip
 8000b20:	e796      	b.n	8000a50 <__udivmoddi4+0x1e4>
 8000b22:	eba7 0909 	sub.w	r9, r7, r9
 8000b26:	4449      	add	r1, r9
 8000b28:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b2c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b30:	fb09 f804 	mul.w	r8, r9, r4
 8000b34:	e7db      	b.n	8000aee <__udivmoddi4+0x282>
 8000b36:	4673      	mov	r3, lr
 8000b38:	e77f      	b.n	8000a3a <__udivmoddi4+0x1ce>
 8000b3a:	4650      	mov	r0, sl
 8000b3c:	e766      	b.n	8000a0c <__udivmoddi4+0x1a0>
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e6fd      	b.n	800093e <__udivmoddi4+0xd2>
 8000b42:	443b      	add	r3, r7
 8000b44:	3a02      	subs	r2, #2
 8000b46:	e733      	b.n	80009b0 <__udivmoddi4+0x144>
 8000b48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b4c:	443b      	add	r3, r7
 8000b4e:	e71c      	b.n	800098a <__udivmoddi4+0x11e>
 8000b50:	4649      	mov	r1, r9
 8000b52:	e79c      	b.n	8000a8e <__udivmoddi4+0x222>
 8000b54:	eba1 0109 	sub.w	r1, r1, r9
 8000b58:	46c4      	mov	ip, r8
 8000b5a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b5e:	fb09 f804 	mul.w	r8, r9, r4
 8000b62:	e7c4      	b.n	8000aee <__udivmoddi4+0x282>

08000b64 <__aeabi_idiv0>:
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000b70:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <LL_EXTI_EnableIT_32_63+0x24>)
 8000b72:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000b76:	4905      	ldr	r1, [pc, #20]	@ (8000b8c <LL_EXTI_EnableIT_32_63+0x24>)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000b80:	bf00      	nop
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	58000800 	.word	0x58000800

08000b90 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b9e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ba8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bb4:	68fb      	ldr	r3, [r7, #12]
}
 8000bb6:	bf00      	nop
 8000bb8:	3714      	adds	r7, #20
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	b085      	sub	sp, #20
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000bca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bce:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000bd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000bde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000be2:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4013      	ands	r3, r2
 8000bea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bec:	68fb      	ldr	r3, [r7, #12]
}
 8000bee:	bf00      	nop
 8000bf0:	3714      	adds	r7, #20
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr

08000bfa <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000bfe:	f002 fa55 	bl	80030ac <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000c02:	f002 fa59 	bl	80030b8 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000c06:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000c0a:	f7ff ffad 	bl	8000b68 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000c0e:	f00a f815 	bl	800ac3c <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000c12:	f000 f821 	bl	8000c58 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000c16:	f000 f8c1 	bl	8000d9c <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000c1a:	bf00      	nop
}
 8000c1c:	bd80      	pop	{r7, pc}
	...

08000c20 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000c20:	b5b0      	push	{r4, r5, r7, lr}
 8000c22:	b088      	sub	sp, #32
 8000c24:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000c26:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <APPD_EnableCPU2+0x34>)
 8000c28:	1d3c      	adds	r4, r7, #4
 8000c2a:	461d      	mov	r5, r3
 8000c2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c34:	c403      	stmia	r4!, {r0, r1}
 8000c36:	8022      	strh	r2, [r4, #0]
 8000c38:	3402      	adds	r4, #2
 8000c3a:	0c13      	lsrs	r3, r2, #16
 8000c3c:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000c3e:	f009 ff09 	bl	800aa54 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000c42:	1d3b      	adds	r3, r7, #4
 8000c44:	4618      	mov	r0, r3
 8000c46:	f009 f996 	bl	8009f76 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000c4a:	bf00      	nop
}
 8000c4c:	3720      	adds	r7, #32
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bdb0      	pop	{r4, r5, r7, pc}
 8000c52:	bf00      	nop
 8000c54:	0800f884 	.word	0x0800f884

08000c58 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;
  gpioa_pin_list = 0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000c78:	2300      	movs	r3, #0
 8000c7a:	77fb      	strb	r3, [r7, #31]
 8000c7c:	e036      	b.n	8000cec <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8000c7e:	7ffb      	ldrb	r3, [r7, #31]
 8000c80:	4a43      	ldr	r2, [pc, #268]	@ (8000d90 <APPD_SetCPU2GpioConfig+0x138>)
 8000c82:	00db      	lsls	r3, r3, #3
 8000c84:	4413      	add	r3, r2
 8000c86:	799b      	ldrb	r3, [r3, #6]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d02c      	beq.n	8000ce6 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8000c8c:	7ffb      	ldrb	r3, [r7, #31]
 8000c8e:	4a40      	ldr	r2, [pc, #256]	@ (8000d90 <APPD_SetCPU2GpioConfig+0x138>)
 8000c90:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000c94:	4a3f      	ldr	r2, [pc, #252]	@ (8000d94 <APPD_SetCPU2GpioConfig+0x13c>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d01b      	beq.n	8000cd2 <APPD_SetCPU2GpioConfig+0x7a>
 8000c9a:	4a3e      	ldr	r2, [pc, #248]	@ (8000d94 <APPD_SetCPU2GpioConfig+0x13c>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d821      	bhi.n	8000ce4 <APPD_SetCPU2GpioConfig+0x8c>
 8000ca0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ca4:	d003      	beq.n	8000cae <APPD_SetCPU2GpioConfig+0x56>
 8000ca6:	4a3c      	ldr	r2, [pc, #240]	@ (8000d98 <APPD_SetCPU2GpioConfig+0x140>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d009      	beq.n	8000cc0 <APPD_SetCPU2GpioConfig+0x68>
          break;
        case (uint32_t)GPIOC:
          gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;
        default:
          break;
 8000cac:	e01a      	b.n	8000ce4 <APPD_SetCPU2GpioConfig+0x8c>
          gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8000cae:	7ffb      	ldrb	r3, [r7, #31]
 8000cb0:	4a37      	ldr	r2, [pc, #220]	@ (8000d90 <APPD_SetCPU2GpioConfig+0x138>)
 8000cb2:	00db      	lsls	r3, r3, #3
 8000cb4:	4413      	add	r3, r2
 8000cb6:	889a      	ldrh	r2, [r3, #4]
 8000cb8:	8bbb      	ldrh	r3, [r7, #28]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	83bb      	strh	r3, [r7, #28]
          break;
 8000cbe:	e012      	b.n	8000ce6 <APPD_SetCPU2GpioConfig+0x8e>
          gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8000cc0:	7ffb      	ldrb	r3, [r7, #31]
 8000cc2:	4a33      	ldr	r2, [pc, #204]	@ (8000d90 <APPD_SetCPU2GpioConfig+0x138>)
 8000cc4:	00db      	lsls	r3, r3, #3
 8000cc6:	4413      	add	r3, r2
 8000cc8:	889a      	ldrh	r2, [r3, #4]
 8000cca:	8b7b      	ldrh	r3, [r7, #26]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	837b      	strh	r3, [r7, #26]
          break;
 8000cd0:	e009      	b.n	8000ce6 <APPD_SetCPU2GpioConfig+0x8e>
          gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8000cd2:	7ffb      	ldrb	r3, [r7, #31]
 8000cd4:	4a2e      	ldr	r2, [pc, #184]	@ (8000d90 <APPD_SetCPU2GpioConfig+0x138>)
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	4413      	add	r3, r2
 8000cda:	889a      	ldrh	r2, [r3, #4]
 8000cdc:	8b3b      	ldrh	r3, [r7, #24]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	833b      	strh	r3, [r7, #24]
          break;
 8000ce2:	e000      	b.n	8000ce6 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8000ce4:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000ce6:	7ffb      	ldrb	r3, [r7, #31]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	77fb      	strb	r3, [r7, #31]
 8000cec:	7ffb      	ldrb	r3, [r7, #31]
 8000cee:	2b25      	cmp	r3, #37	@ 0x25
 8000cf0:	d9c5      	bls.n	8000c7e <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 8000cfe:	8bbb      	ldrh	r3, [r7, #28]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d014      	beq.n	8000d2e <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 8000d04:	8bbb      	ldrh	r3, [r7, #28]
 8000d06:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f7ff ff41 	bl	8000b90 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 8000d0e:	2001      	movs	r0, #1
 8000d10:	f7ff ff57 	bl	8000bc2 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	4619      	mov	r1, r3
 8000d18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d1c:	f002 fe9e 	bl	8003a5c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8000d20:	8bbb      	ldrh	r3, [r7, #28]
 8000d22:	2200      	movs	r2, #0
 8000d24:	4619      	mov	r1, r3
 8000d26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d2a:	f003 f807 	bl	8003d3c <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 8000d2e:	8b7b      	ldrh	r3, [r7, #26]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d012      	beq.n	8000d5a <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 8000d34:	8b7b      	ldrh	r3, [r7, #26]
 8000d36:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d38:	2002      	movs	r0, #2
 8000d3a:	f7ff ff29 	bl	8000b90 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 8000d3e:	2002      	movs	r0, #2
 8000d40:	f7ff ff3f 	bl	8000bc2 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	4619      	mov	r1, r3
 8000d48:	4813      	ldr	r0, [pc, #76]	@ (8000d98 <APPD_SetCPU2GpioConfig+0x140>)
 8000d4a:	f002 fe87 	bl	8003a5c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 8000d4e:	8b7b      	ldrh	r3, [r7, #26]
 8000d50:	2200      	movs	r2, #0
 8000d52:	4619      	mov	r1, r3
 8000d54:	4810      	ldr	r0, [pc, #64]	@ (8000d98 <APPD_SetCPU2GpioConfig+0x140>)
 8000d56:	f002 fff1 	bl	8003d3c <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 8000d5a:	8b3b      	ldrh	r3, [r7, #24]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d013      	beq.n	8000d88 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 8000d60:	8b3b      	ldrh	r3, [r7, #24]
 8000d62:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d64:	2004      	movs	r0, #4
 8000d66:	f7ff ff13 	bl	8000b90 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 8000d6a:	2004      	movs	r0, #4
 8000d6c:	f7ff ff29 	bl	8000bc2 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	4619      	mov	r1, r3
 8000d74:	4807      	ldr	r0, [pc, #28]	@ (8000d94 <APPD_SetCPU2GpioConfig+0x13c>)
 8000d76:	f002 fe71 	bl	8003a5c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 8000d7a:	8b3b      	ldrh	r3, [r7, #24]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4804      	ldr	r0, [pc, #16]	@ (8000d94 <APPD_SetCPU2GpioConfig+0x13c>)
 8000d82:	f002 ffdb 	bl	8003d3c <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 8000d86:	bf00      	nop
 8000d88:	bf00      	nop
}
 8000d8a:	3720      	adds	r7, #32
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	08011224 	.word	0x08011224
 8000d94:	48000800 	.word	0x48000800
 8000d98:	48000400 	.word	0x48000400

08000d9c <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 8000da0:	bf00      	nop
}
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0
#endif
}
else if (CFG_DEBUG_TRACE_UART == hw_uart1)
{
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 8000dae:	f001 fceb 	bl	8002788 <MX_USART1_UART_Init>
#endif
}
#endif

/* USER CODE END DbgOutputInit */
  return;
 8000db2:	bf00      	nop
}
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b084      	sub	sp, #16
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	60f8      	str	r0, [r7, #12]
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	607a      	str	r2, [r7, #4]
 8000dc2:	817b      	strh	r3, [r7, #10]
/* USER CODE BEGIN DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8000dc4:	897a      	ldrh	r2, [r7, #10]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	68f9      	ldr	r1, [r7, #12]
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f001 fa2a 	bl	8002224 <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 8000dd0:	bf00      	nop
}
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000de0:	4b07      	ldr	r3, [pc, #28]	@ (8000e00 <LL_C2_PWR_SetPowerMode+0x28>)
 8000de2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000de6:	f023 0207 	bic.w	r2, r3, #7
 8000dea:	4905      	ldr	r1, [pc, #20]	@ (8000e00 <LL_C2_PWR_SetPowerMode+0x28>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000df4:	bf00      	nop
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	58000400 	.word	0x58000400

08000e04 <LL_EXTI_EnableIT_32_63>:
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000e0c:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <LL_EXTI_EnableIT_32_63+0x24>)
 8000e0e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000e12:	4905      	ldr	r1, [pc, #20]	@ (8000e28 <LL_EXTI_EnableIT_32_63+0x24>)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4313      	orrs	r3, r2
 8000e18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	58000800 	.word	0x58000800

08000e2c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000e34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e38:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000e3a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8000e3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000e46:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	021b      	lsls	r3, r3, #8
 8000e4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e52:	4313      	orrs	r3, r2
 8000e54:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	cafecafe 	.word	0xcafecafe

08000e68 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000e70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000e7a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	608b      	str	r3, [r1, #8]
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr

08000e90 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8000e94:	4b04      	ldr	r3, [pc, #16]	@ (8000ea8 <LL_DBGMCU_GetDeviceID+0x18>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	e0042000 	.word	0xe0042000

08000eac <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8000eb0:	4b04      	ldr	r3, [pc, #16]	@ (8000ec4 <LL_DBGMCU_GetRevisionID+0x18>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	0c1b      	lsrs	r3, r3, #16
 8000eb6:	b29b      	uxth	r3, r3
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	e0042000 	.word	0xe0042000

08000ec8 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000ecc:	4b05      	ldr	r3, [pc, #20]	@ (8000ee4 <LL_LPM_EnableSleep+0x1c>)
 8000ece:	691b      	ldr	r3, [r3, #16]
 8000ed0:	4a04      	ldr	r2, [pc, #16]	@ (8000ee4 <LL_LPM_EnableSleep+0x1c>)
 8000ed2:	f023 0304 	bic.w	r3, r3, #4
 8000ed6:	6113      	str	r3, [r2, #16]
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	22ff      	movs	r2, #255	@ 0xff
 8000ef4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8000f02:	b480      	push	{r7}
 8000f04:	b083      	sub	sp, #12
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	22ca      	movs	r2, #202	@ 0xca
 8000f0e:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2253      	movs	r2, #83	@ 0x53
 8000f14:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	f023 0207 	bic.w	r2, r3, #7
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	431a      	orrs	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	609a      	str	r2, [r3, #8]
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000f4c:	4b04      	ldr	r3, [pc, #16]	@ (8000f60 <MX_APPE_Config+0x18>)
 8000f4e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000f52:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8000f54:	f000 f826 	bl	8000fa4 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8000f58:	f000 f82b 	bl	8000fb2 <Config_HSE>

  return;
 8000f5c:	bf00      	nop
}
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	58004000 	.word	0x58004000

08000f64 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8000f68:	f000 f837 	bl	8000fda <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8000f6c:	f000 f850 	bl	8001010 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000f70:	4904      	ldr	r1, [pc, #16]	@ (8000f84 <MX_APPE_Init+0x20>)
 8000f72:	2000      	movs	r0, #0
 8000f74:	f000 feea 	bl	8001d4c <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
	APPD_Init();
 8000f78:	f7ff fe3f 	bl	8000bfa <APPD_Init>
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000f7c:	f000 f856 	bl	800102c <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8000f80:	bf00      	nop
}
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	200001e0 	.word	0x200001e0

08000f88 <Init_Smps>:

void Init_Smps(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8000f8c:	bf00      	nop
}
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <Init_Exti>:

void Init_Exti(void)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8000f9a:	2050      	movs	r0, #80	@ 0x50
 8000f9c:	f7ff ff32 	bl	8000e04 <LL_EXTI_EnableIT_32_63>

  return;
 8000fa0:	bf00      	nop
}
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8000fa8:	bf00      	nop
}
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b082      	sub	sp, #8
 8000fb6:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f009 febd 	bl	800ad38 <OTP_Read>
 8000fbe:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d005      	beq.n	8000fd2 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	799b      	ldrb	r3, [r3, #6]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ff2e 	bl	8000e2c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8000fd0:	bf00      	nop
 8000fd2:	bf00      	nop
}
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <System_Init>:

static void System_Init(void)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	af00      	add	r7, sp, #0
  Init_Smps();
 8000fde:	f7ff ffd3 	bl	8000f88 <Init_Smps>

  Init_Exti();
 8000fe2:	f7ff ffd8 	bl	8000f96 <Init_Exti>

  Init_Rtc();
 8000fe6:	f000 f803 	bl	8000ff0 <Init_Rtc>

  return;
 8000fea:	bf00      	nop
}
 8000fec:	bd80      	pop	{r7, pc}
	...

08000ff0 <Init_Rtc>:

static void Init_Rtc(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8000ff4:	4805      	ldr	r0, [pc, #20]	@ (800100c <Init_Rtc+0x1c>)
 8000ff6:	f7ff ff84 	bl	8000f02 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	4803      	ldr	r0, [pc, #12]	@ (800100c <Init_Rtc+0x1c>)
 8000ffe:	f7ff ff90 	bl	8000f22 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8001002:	4802      	ldr	r0, [pc, #8]	@ (800100c <Init_Rtc+0x1c>)
 8001004:	f7ff ff70 	bl	8000ee8 <LL_RTC_EnableWriteProtection>

  return;
 8001008:	bf00      	nop
}
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40002800 	.word	0x40002800

08001010 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001014:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001018:	f7ff ff26 	bl	8000e68 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 800101c:	f00c ff52 	bl	800dec4 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001020:	2004      	movs	r0, #4
 8001022:	f7ff fed9 	bl	8000dd8 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8001026:	bf00      	nop
}
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8001032:	f009 fb55 	bl	800a6e0 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8001036:	4a11      	ldr	r2, [pc, #68]	@ (800107c <appe_Tl_Init+0x50>)
 8001038:	2100      	movs	r1, #0
 800103a:	2010      	movs	r0, #16
 800103c:	f00d f906 	bl	800e24c <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001040:	4b0f      	ldr	r3, [pc, #60]	@ (8001080 <appe_Tl_Init+0x54>)
 8001042:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001044:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <appe_Tl_Init+0x58>)
 8001046:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001048:	463b      	mov	r3, r7
 800104a:	4619      	mov	r1, r3
 800104c:	480e      	ldr	r0, [pc, #56]	@ (8001088 <appe_Tl_Init+0x5c>)
 800104e:	f009 fa09 	bl	800a464 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001052:	4b0e      	ldr	r3, [pc, #56]	@ (800108c <appe_Tl_Init+0x60>)
 8001054:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001056:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <appe_Tl_Init+0x64>)
 8001058:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800105a:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <appe_Tl_Init+0x68>)
 800105c:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800105e:	f240 533c 	movw	r3, #1340	@ 0x53c
 8001062:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001064:	f107 0308 	add.w	r3, r7, #8
 8001068:	4618      	mov	r0, r3
 800106a:	f009 fc7f 	bl	800a96c <TL_MM_Init>

  TL_Enable();
 800106e:	f009 fb31 	bl	800a6d4 <TL_Enable>

  return;
 8001072:	bf00      	nop
}
 8001074:	3720      	adds	r7, #32
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	0800a49d 	.word	0x0800a49d
 8001080:	20030734 	.word	0x20030734
 8001084:	08001099 	.word	0x08001099
 8001088:	080010b1 	.word	0x080010b1
 800108c:	2003094c 	.word	0x2003094c
 8001090:	20030840 	.word	0x20030840
 8001094:	200301f8 	.word	0x200301f8

08001098 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 80010a2:	bf00      	nop
}
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
	...

080010b0 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	330b      	adds	r3, #11
 80010be:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	881b      	ldrh	r3, [r3, #0]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 80010ca:	2b07      	cmp	r3, #7
 80010cc:	f200 80d0 	bhi.w	8001270 <APPE_SysUserEvtRx+0x1c0>
 80010d0:	a201      	add	r2, pc, #4	@ (adr r2, 80010d8 <APPE_SysUserEvtRx+0x28>)
 80010d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d6:	bf00      	nop
 80010d8:	080010f9 	.word	0x080010f9
 80010dc:	0800118b 	.word	0x0800118b
 80010e0:	080011ad 	.word	0x080011ad
 80010e4:	08001271 	.word	0x08001271
 80010e8:	080011f1 	.word	0x080011f1
 80010ec:	08001215 	.word	0x08001215
 80010f0:	08001231 	.word	0x08001231
 80010f4:	08001255 	.word	0x08001255
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	4618      	mov	r0, r3
 80010fe:	f008 ff67 	bl	8009fd0 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 8001102:	485e      	ldr	r0, [pc, #376]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001104:	f009 fd3a 	bl	800ab7c <DbgTraceGetFileName>
 8001108:	4601      	mov	r1, r0
 800110a:	f44f 73b5 	mov.w	r3, #362	@ 0x16a
 800110e:	4a5c      	ldr	r2, [pc, #368]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001110:	485c      	ldr	r0, [pc, #368]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001112:	f00d faa9 	bl	800e668 <iprintf>
 8001116:	7b3b      	ldrb	r3, [r7, #12]
 8001118:	4619      	mov	r1, r3
 800111a:	7b7b      	ldrb	r3, [r7, #13]
 800111c:	461a      	mov	r2, r3
 800111e:	7bbb      	ldrb	r3, [r7, #14]
 8001120:	4859      	ldr	r0, [pc, #356]	@ (8001288 <APPE_SysUserEvtRx+0x1d8>)
 8001122:	f00d faa1 	bl	800e668 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 8001126:	4855      	ldr	r0, [pc, #340]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001128:	f009 fd28 	bl	800ab7c <DbgTraceGetFileName>
 800112c:	4601      	mov	r1, r0
 800112e:	f240 136b 	movw	r3, #363	@ 0x16b
 8001132:	4a53      	ldr	r2, [pc, #332]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001134:	4853      	ldr	r0, [pc, #332]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001136:	f00d fa97 	bl	800e668 <iprintf>
 800113a:	7c3b      	ldrb	r3, [r7, #16]
 800113c:	4619      	mov	r1, r3
 800113e:	4853      	ldr	r0, [pc, #332]	@ (800128c <APPE_SysUserEvtRx+0x1dc>)
 8001140:	f00d fa92 	bl	800e668 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 8001144:	484d      	ldr	r0, [pc, #308]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001146:	f009 fd19 	bl	800ab7c <DbgTraceGetFileName>
 800114a:	4601      	mov	r1, r0
 800114c:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 8001150:	4a4b      	ldr	r2, [pc, #300]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001152:	484c      	ldr	r0, [pc, #304]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001154:	f00d fa88 	bl	800e668 <iprintf>
 8001158:	7dbb      	ldrb	r3, [r7, #22]
 800115a:	4619      	mov	r1, r3
 800115c:	7dfb      	ldrb	r3, [r7, #23]
 800115e:	461a      	mov	r2, r3
 8001160:	7e3b      	ldrb	r3, [r7, #24]
 8001162:	484b      	ldr	r0, [pc, #300]	@ (8001290 <APPE_SysUserEvtRx+0x1e0>)
 8001164:	f00d fa80 	bl	800e668 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 8001168:	4844      	ldr	r0, [pc, #272]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 800116a:	f009 fd07 	bl	800ab7c <DbgTraceGetFileName>
 800116e:	4601      	mov	r1, r0
 8001170:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 8001174:	4a42      	ldr	r2, [pc, #264]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001176:	4843      	ldr	r0, [pc, #268]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001178:	f00d fa76 	bl	800e668 <iprintf>
 800117c:	4845      	ldr	r0, [pc, #276]	@ (8001294 <APPE_SysUserEvtRx+0x1e4>)
 800117e:	f00d fa73 	bl	800e668 <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f000 f8e0 	bl	8001348 <APPE_SysEvtReadyProcessing>
    break;
 8001188:	e073      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 800118a:	483c      	ldr	r0, [pc, #240]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 800118c:	f009 fcf6 	bl	800ab7c <DbgTraceGetFileName>
 8001190:	4601      	mov	r1, r0
 8001192:	f240 1373 	movw	r3, #371	@ 0x173
 8001196:	4a3a      	ldr	r2, [pc, #232]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001198:	483a      	ldr	r0, [pc, #232]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 800119a:	f00d fa65 	bl	800e668 <iprintf>
 800119e:	483e      	ldr	r0, [pc, #248]	@ (8001298 <APPE_SysUserEvtRx+0x1e8>)
 80011a0:	f00d fa62 	bl	800e668 <iprintf>
    APPE_SysEvtError(pPayload);
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f000 f885 	bl	80012b4 <APPE_SysEvtError>
    break;
 80011aa:	e062      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 80011ac:	4833      	ldr	r0, [pc, #204]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 80011ae:	f009 fce5 	bl	800ab7c <DbgTraceGetFileName>
 80011b2:	4601      	mov	r1, r0
 80011b4:	f44f 73bc 	mov.w	r3, #376	@ 0x178
 80011b8:	4a31      	ldr	r2, [pc, #196]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 80011ba:	4832      	ldr	r0, [pc, #200]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 80011bc:	f00d fa54 	bl	800e668 <iprintf>
 80011c0:	4836      	ldr	r0, [pc, #216]	@ (800129c <APPE_SysUserEvtRx+0x1ec>)
 80011c2:	f00d fac1 	bl	800e748 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 80011c6:	482d      	ldr	r0, [pc, #180]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 80011c8:	f009 fcd8 	bl	800ab7c <DbgTraceGetFileName>
 80011cc:	4601      	mov	r1, r0
 80011ce:	f240 1379 	movw	r3, #377	@ 0x179
 80011d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 80011d4:	482b      	ldr	r0, [pc, #172]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 80011d6:	f00d fa47 	bl	800e668 <iprintf>
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	3302      	adds	r3, #2
 80011de:	6819      	ldr	r1, [r3, #0]
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	3302      	adds	r3, #2
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	461a      	mov	r2, r3
 80011e8:	482d      	ldr	r0, [pc, #180]	@ (80012a0 <APPE_SysUserEvtRx+0x1f0>)
 80011ea:	f00d fa3d 	bl	800e668 <iprintf>
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
    break;
 80011ee:	e040      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 80011f0:	4822      	ldr	r0, [pc, #136]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 80011f2:	f009 fcc3 	bl	800ab7c <DbgTraceGetFileName>
 80011f6:	4601      	mov	r1, r0
 80011f8:	f240 137f 	movw	r3, #383	@ 0x17f
 80011fc:	4a20      	ldr	r2, [pc, #128]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 80011fe:	4821      	ldr	r0, [pc, #132]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001200:	f00d fa32 	bl	800e668 <iprintf>
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	3302      	adds	r3, #2
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4619      	mov	r1, r3
 800120c:	4825      	ldr	r0, [pc, #148]	@ (80012a4 <APPE_SysUserEvtRx+0x1f4>)
 800120e:	f00d fa2b 	bl	800e668 <iprintf>
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
    break;
 8001212:	e02e      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 8001214:	4819      	ldr	r0, [pc, #100]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001216:	f009 fcb1 	bl	800ab7c <DbgTraceGetFileName>
 800121a:	4601      	mov	r1, r0
 800121c:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8001220:	4a17      	ldr	r2, [pc, #92]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001222:	4818      	ldr	r0, [pc, #96]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001224:	f00d fa20 	bl	800e668 <iprintf>
 8001228:	481f      	ldr	r0, [pc, #124]	@ (80012a8 <APPE_SysUserEvtRx+0x1f8>)
 800122a:	f00d fa1d 	bl	800e668 <iprintf>
    break;
 800122e:	e020      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 8001230:	4812      	ldr	r0, [pc, #72]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001232:	f009 fca3 	bl	800ab7c <DbgTraceGetFileName>
 8001236:	4601      	mov	r1, r0
 8001238:	f44f 73c4 	mov.w	r3, #392	@ 0x188
 800123c:	4a10      	ldr	r2, [pc, #64]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 800123e:	4811      	ldr	r0, [pc, #68]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001240:	f00d fa12 	bl	800e668 <iprintf>
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	3302      	adds	r3, #2
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4619      	mov	r1, r3
 800124c:	4817      	ldr	r0, [pc, #92]	@ (80012ac <APPE_SysUserEvtRx+0x1fc>)
 800124e:	f00d fa0b 	bl	800e668 <iprintf>
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
    break;
 8001252:	e00e      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 8001254:	4809      	ldr	r0, [pc, #36]	@ (800127c <APPE_SysUserEvtRx+0x1cc>)
 8001256:	f009 fc91 	bl	800ab7c <DbgTraceGetFileName>
 800125a:	4601      	mov	r1, r0
 800125c:	f240 138d 	movw	r3, #397	@ 0x18d
 8001260:	4a07      	ldr	r2, [pc, #28]	@ (8001280 <APPE_SysUserEvtRx+0x1d0>)
 8001262:	4808      	ldr	r0, [pc, #32]	@ (8001284 <APPE_SysUserEvtRx+0x1d4>)
 8001264:	f00d fa00 	bl	800e668 <iprintf>
 8001268:	4811      	ldr	r0, [pc, #68]	@ (80012b0 <APPE_SysUserEvtRx+0x200>)
 800126a:	f00d f9fd 	bl	800e668 <iprintf>
    break;
 800126e:	e000      	b.n	8001272 <APPE_SysUserEvtRx+0x1c2>

  default:
    break;
 8001270:	bf00      	nop
  }

  return;
 8001272:	bf00      	nop
}
 8001274:	3720      	adds	r7, #32
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	0800f8a0 	.word	0x0800f8a0
 8001280:	08011354 	.word	0x08011354
 8001284:	0800f8b8 	.word	0x0800f8b8
 8001288:	0800f8cc 	.word	0x0800f8cc
 800128c:	0800f8f0 	.word	0x0800f8f0
 8001290:	0800f90c 	.word	0x0800f90c
 8001294:	0800f924 	.word	0x0800f924
 8001298:	0800f944 	.word	0x0800f944
 800129c:	0800f968 	.word	0x0800f968
 80012a0:	0800f9b8 	.word	0x0800f9b8
 80012a4:	0800f9e0 	.word	0x0800f9e0
 80012a8:	0800fa1c 	.word	0x0800fa1c
 80012ac:	0800fa40 	.word	0x0800fa40
 80012b0:	0800fa7c 	.word	0x0800fa7c

080012b4 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	330b      	adds	r3, #11
 80012c2:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	3302      	adds	r3, #2
 80012c8:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 80012ca:	4819      	ldr	r0, [pc, #100]	@ (8001330 <APPE_SysEvtError+0x7c>)
 80012cc:	f009 fc56 	bl	800ab7c <DbgTraceGetFileName>
 80012d0:	4601      	mov	r1, r0
 80012d2:	f240 13a5 	movw	r3, #421	@ 0x1a5
 80012d6:	4a17      	ldr	r2, [pc, #92]	@ (8001334 <APPE_SysEvtError+0x80>)
 80012d8:	4817      	ldr	r0, [pc, #92]	@ (8001338 <APPE_SysEvtError+0x84>)
 80012da:	f00d f9c5 	bl	800e668 <iprintf>
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	4619      	mov	r1, r3
 80012e4:	4815      	ldr	r0, [pc, #84]	@ (800133c <APPE_SysEvtError+0x88>)
 80012e6:	f00d f9bf 	bl	800e668 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d10d      	bne.n	800130e <APPE_SysEvtError+0x5a>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 80012f2:	480f      	ldr	r0, [pc, #60]	@ (8001330 <APPE_SysEvtError+0x7c>)
 80012f4:	f009 fc42 	bl	800ab7c <DbgTraceGetFileName>
 80012f8:	4601      	mov	r1, r0
 80012fa:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80012fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001334 <APPE_SysEvtError+0x80>)
 8001300:	480d      	ldr	r0, [pc, #52]	@ (8001338 <APPE_SysEvtError+0x84>)
 8001302:	f00d f9b1 	bl	800e668 <iprintf>
 8001306:	480e      	ldr	r0, [pc, #56]	@ (8001340 <APPE_SysEvtError+0x8c>)
 8001308:	f00d fa1e 	bl	800e748 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 800130c:	e00d      	b.n	800132a <APPE_SysEvtError+0x76>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 800130e:	4808      	ldr	r0, [pc, #32]	@ (8001330 <APPE_SysEvtError+0x7c>)
 8001310:	f009 fc34 	bl	800ab7c <DbgTraceGetFileName>
 8001314:	4601      	mov	r1, r0
 8001316:	f44f 73d7 	mov.w	r3, #430	@ 0x1ae
 800131a:	4a06      	ldr	r2, [pc, #24]	@ (8001334 <APPE_SysEvtError+0x80>)
 800131c:	4806      	ldr	r0, [pc, #24]	@ (8001338 <APPE_SysEvtError+0x84>)
 800131e:	f00d f9a3 	bl	800e668 <iprintf>
 8001322:	4808      	ldr	r0, [pc, #32]	@ (8001344 <APPE_SysEvtError+0x90>)
 8001324:	f00d fa10 	bl	800e748 <puts>
  return;
 8001328:	bf00      	nop
}
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	0800f8a0 	.word	0x0800f8a0
 8001334:	08011368 	.word	0x08011368
 8001338:	0800f8b8 	.word	0x0800f8b8
 800133c:	0800faa0 	.word	0x0800faa0
 8001340:	0800fad0 	.word	0x0800fad0
 8001344:	0800fb0c 	.word	0x0800fb0c

08001348 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	@ 0x28
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001350:	f107 0308 	add.w	r3, r7, #8
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 800135e:	2300      	movs	r3, #0
 8001360:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8001362:	2300      	movs	r3, #0
 8001364:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	330b      	adds	r3, #11
 800136c:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	3302      	adds	r3, #2
 8001372:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d146      	bne.n	800140a <APPE_SysEvtReadyProcessing+0xc2>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 800137c:	4836      	ldr	r0, [pc, #216]	@ (8001458 <APPE_SysEvtReadyProcessing+0x110>)
 800137e:	f009 fbfd 	bl	800ab7c <DbgTraceGetFileName>
 8001382:	4601      	mov	r1, r0
 8001384:	f44f 73e2 	mov.w	r3, #452	@ 0x1c4
 8001388:	4a34      	ldr	r2, [pc, #208]	@ (800145c <APPE_SysEvtReadyProcessing+0x114>)
 800138a:	4835      	ldr	r0, [pc, #212]	@ (8001460 <APPE_SysEvtReadyProcessing+0x118>)
 800138c:	f00d f96c 	bl	800e668 <iprintf>
 8001390:	4834      	ldr	r0, [pc, #208]	@ (8001464 <APPE_SysEvtReadyProcessing+0x11c>)
 8001392:	f00d f9d9 	bl	800e748 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001396:	f7ff fc43 	bl	8000c20 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800139a:	230f      	movs	r3, #15
 800139c:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800139e:	237f      	movs	r3, #127	@ 0x7f
 80013a0:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 80013a2:	f7ff fd83 	bl	8000eac <LL_DBGMCU_GetRevisionID>
 80013a6:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 80013a8:	482b      	ldr	r0, [pc, #172]	@ (8001458 <APPE_SysEvtReadyProcessing+0x110>)
 80013aa:	f009 fbe7 	bl	800ab7c <DbgTraceGetFileName>
 80013ae:	4601      	mov	r1, r0
 80013b0:	f44f 73ee 	mov.w	r3, #476	@ 0x1dc
 80013b4:	4a29      	ldr	r2, [pc, #164]	@ (800145c <APPE_SysEvtReadyProcessing+0x114>)
 80013b6:	482a      	ldr	r0, [pc, #168]	@ (8001460 <APPE_SysEvtReadyProcessing+0x118>)
 80013b8:	f00d f956 	bl	800e668 <iprintf>
 80013bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80013be:	482a      	ldr	r0, [pc, #168]	@ (8001468 <APPE_SysEvtReadyProcessing+0x120>)
 80013c0:	f00d f952 	bl	800e668 <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 80013c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 80013ca:	f7ff fd61 	bl	8000e90 <LL_DBGMCU_GetDeviceID>
 80013ce:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 80013d0:	4821      	ldr	r0, [pc, #132]	@ (8001458 <APPE_SysEvtReadyProcessing+0x110>)
 80013d2:	f009 fbd3 	bl	800ab7c <DbgTraceGetFileName>
 80013d6:	4601      	mov	r1, r0
 80013d8:	f240 13e1 	movw	r3, #481	@ 0x1e1
 80013dc:	4a1f      	ldr	r2, [pc, #124]	@ (800145c <APPE_SysEvtReadyProcessing+0x114>)
 80013de:	4820      	ldr	r0, [pc, #128]	@ (8001460 <APPE_SysEvtReadyProcessing+0x118>)
 80013e0:	f00d f942 	bl	800e668 <iprintf>
 80013e4:	6a39      	ldr	r1, [r7, #32]
 80013e6:	4821      	ldr	r0, [pc, #132]	@ (800146c <APPE_SysEvtReadyProcessing+0x124>)
 80013e8:	f00d f93e 	bl	800e668 <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 80013ec:	6a3b      	ldr	r3, [r7, #32]
 80013ee:	b29b      	uxth	r3, r3
 80013f0:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	4618      	mov	r0, r3
 80013f8:	f008 fdd4 	bl	8009fa4 <SHCI_C2_Config>

    APP_BLE_Init();
 80013fc:	f00a fb6e 	bl	800badc <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001400:	2100      	movs	r1, #0
 8001402:	2001      	movs	r0, #1
 8001404:	f00c fd70 	bl	800dee8 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8001408:	e022      	b.n	8001450 <APPE_SysEvtReadyProcessing+0x108>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d110      	bne.n	8001434 <APPE_SysEvtReadyProcessing+0xec>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 8001412:	4811      	ldr	r0, [pc, #68]	@ (8001458 <APPE_SysEvtReadyProcessing+0x110>)
 8001414:	f009 fbb2 	bl	800ab7c <DbgTraceGetFileName>
 8001418:	4601      	mov	r1, r0
 800141a:	f44f 73f7 	mov.w	r3, #494	@ 0x1ee
 800141e:	4a0f      	ldr	r2, [pc, #60]	@ (800145c <APPE_SysEvtReadyProcessing+0x114>)
 8001420:	480f      	ldr	r0, [pc, #60]	@ (8001460 <APPE_SysEvtReadyProcessing+0x118>)
 8001422:	f00d f921 	bl	800e668 <iprintf>
 8001426:	4812      	ldr	r0, [pc, #72]	@ (8001470 <APPE_SysEvtReadyProcessing+0x128>)
 8001428:	f00d f91e 	bl	800e668 <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
  return;
 8001432:	e00d      	b.n	8001450 <APPE_SysEvtReadyProcessing+0x108>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 8001434:	4808      	ldr	r0, [pc, #32]	@ (8001458 <APPE_SysEvtReadyProcessing+0x110>)
 8001436:	f009 fba1 	bl	800ab7c <DbgTraceGetFileName>
 800143a:	4601      	mov	r1, r0
 800143c:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8001440:	4a06      	ldr	r2, [pc, #24]	@ (800145c <APPE_SysEvtReadyProcessing+0x114>)
 8001442:	4807      	ldr	r0, [pc, #28]	@ (8001460 <APPE_SysEvtReadyProcessing+0x118>)
 8001444:	f00d f910 	bl	800e668 <iprintf>
 8001448:	480a      	ldr	r0, [pc, #40]	@ (8001474 <APPE_SysEvtReadyProcessing+0x12c>)
 800144a:	f00d f90d 	bl	800e668 <iprintf>
  return;
 800144e:	bf00      	nop
}
 8001450:	3728      	adds	r7, #40	@ 0x28
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	0800f8a0 	.word	0x0800f8a0
 800145c:	0801137c 	.word	0x0801137c
 8001460:	0800f8b8 	.word	0x0800f8b8
 8001464:	0800fb44 	.word	0x0800fb44
 8001468:	0800fb60 	.word	0x0800fb60
 800146c:	0800fb84 	.word	0x0800fb84
 8001470:	0800fba4 	.word	0x0800fba4
 8001474:	0800fbd8 	.word	0x0800fbd8

08001478 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001480:	f001 fdf0 	bl	8003064 <HAL_GetTick>
 8001484:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001490:	d00a      	beq.n	80014a8 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8001492:	f001 fdff 	bl	8003094 <HAL_GetTickFreq>
 8001496:	4603      	mov	r3, r0
 8001498:	461a      	mov	r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	4413      	add	r3, r2
 800149e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014a0:	e002      	b.n	80014a8 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80014a2:	f7ff fd11 	bl	8000ec8 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80014a6:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80014a8:	f001 fddc 	bl	8003064 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d8f4      	bhi.n	80014a2 <HAL_Delay+0x2a>
  }
}
 80014b8:	bf00      	nop
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80014c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014ca:	f00c fd3d 	bl	800df48 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80014d6:	bf00      	nop
}
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80014e8:	2100      	movs	r1, #0
 80014ea:	2010      	movs	r0, #16
 80014ec:	f00c fed0 	bl	800e290 <UTIL_SEQ_SetTask>
  return;
 80014f0:	bf00      	nop
}
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001500:	2002      	movs	r0, #2
 8001502:	f00c ff31 	bl	800e368 <UTIL_SEQ_SetEvt>
  return;
 8001506:	bf00      	nop
}
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001516:	2002      	movs	r0, #2
 8001518:	f00c ff46 	bl	800e3a8 <UTIL_SEQ_WaitEvt>
  return;
 800151c:	bf00      	nop
}
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <LL_EXTI_EnableIT_0_31>:
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <LL_EXTI_EnableIT_0_31+0x24>)
 800152e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001532:	4905      	ldr	r1, [pc, #20]	@ (8001548 <LL_EXTI_EnableIT_0_31+0x24>)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4313      	orrs	r3, r2
 8001538:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 800153c:	bf00      	nop
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	58000800 	.word	0x58000800

0800154c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001554:	4b05      	ldr	r3, [pc, #20]	@ (800156c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	4904      	ldr	r1, [pc, #16]	@ (800156c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4313      	orrs	r3, r2
 800155e:	600b      	str	r3, [r1, #0]

}
 8001560:	bf00      	nop
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	58000800 	.word	0x58000800

08001570 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001576:	4b0d      	ldr	r3, [pc, #52]	@ (80015ac <ReadRtcSsrValue+0x3c>)
 8001578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800157a:	b29b      	uxth	r3, r3
 800157c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800157e:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <ReadRtcSsrValue+0x3c>)
 8001580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001582:	b29b      	uxth	r3, r3
 8001584:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001586:	e005      	b.n	8001594 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800158c:	4b07      	ldr	r3, [pc, #28]	@ (80015ac <ReadRtcSsrValue+0x3c>)
 800158e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001590:	b29b      	uxth	r3, r3
 8001592:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	429a      	cmp	r2, r3
 800159a:	d1f5      	bne.n	8001588 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 800159c:	683b      	ldr	r3, [r7, #0]
}
 800159e:	4618      	mov	r0, r3
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40002800 	.word	0x40002800

080015b0 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	460a      	mov	r2, r1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	4613      	mov	r3, r2
 80015be:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80015c0:	79ba      	ldrb	r2, [r7, #6]
 80015c2:	491d      	ldr	r1, [pc, #116]	@ (8001638 <LinkTimerAfter+0x88>)
 80015c4:	4613      	mov	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	4413      	add	r3, r2
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	440b      	add	r3, r1
 80015ce:	3315      	adds	r3, #21
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
 80015d6:	2b06      	cmp	r3, #6
 80015d8:	d009      	beq.n	80015ee <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80015da:	7bfa      	ldrb	r2, [r7, #15]
 80015dc:	4916      	ldr	r1, [pc, #88]	@ (8001638 <LinkTimerAfter+0x88>)
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	440b      	add	r3, r1
 80015e8:	3314      	adds	r3, #20
 80015ea:	79fa      	ldrb	r2, [r7, #7]
 80015ec:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80015ee:	79fa      	ldrb	r2, [r7, #7]
 80015f0:	4911      	ldr	r1, [pc, #68]	@ (8001638 <LinkTimerAfter+0x88>)
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	440b      	add	r3, r1
 80015fc:	3315      	adds	r3, #21
 80015fe:	7bfa      	ldrb	r2, [r7, #15]
 8001600:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001602:	79fa      	ldrb	r2, [r7, #7]
 8001604:	490c      	ldr	r1, [pc, #48]	@ (8001638 <LinkTimerAfter+0x88>)
 8001606:	4613      	mov	r3, r2
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	4413      	add	r3, r2
 800160c:	00db      	lsls	r3, r3, #3
 800160e:	440b      	add	r3, r1
 8001610:	3314      	adds	r3, #20
 8001612:	79ba      	ldrb	r2, [r7, #6]
 8001614:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001616:	79ba      	ldrb	r2, [r7, #6]
 8001618:	4907      	ldr	r1, [pc, #28]	@ (8001638 <LinkTimerAfter+0x88>)
 800161a:	4613      	mov	r3, r2
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	4413      	add	r3, r2
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	440b      	add	r3, r1
 8001624:	3315      	adds	r3, #21
 8001626:	79fa      	ldrb	r2, [r7, #7]
 8001628:	701a      	strb	r2, [r3, #0]

  return;
 800162a:	bf00      	nop
}
 800162c:	3714      	adds	r7, #20
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	200000fc 	.word	0x200000fc

0800163c <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	460a      	mov	r2, r1
 8001646:	71fb      	strb	r3, [r7, #7]
 8001648:	4613      	mov	r3, r2
 800164a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 800164c:	4b29      	ldr	r3, [pc, #164]	@ (80016f4 <LinkTimerBefore+0xb8>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	79ba      	ldrb	r2, [r7, #6]
 8001654:	429a      	cmp	r2, r3
 8001656:	d032      	beq.n	80016be <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001658:	79ba      	ldrb	r2, [r7, #6]
 800165a:	4927      	ldr	r1, [pc, #156]	@ (80016f8 <LinkTimerBefore+0xbc>)
 800165c:	4613      	mov	r3, r2
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	4413      	add	r3, r2
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	440b      	add	r3, r1
 8001666:	3314      	adds	r3, #20
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 800166c:	7bfa      	ldrb	r2, [r7, #15]
 800166e:	4922      	ldr	r1, [pc, #136]	@ (80016f8 <LinkTimerBefore+0xbc>)
 8001670:	4613      	mov	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	440b      	add	r3, r1
 800167a:	3315      	adds	r3, #21
 800167c:	79fa      	ldrb	r2, [r7, #7]
 800167e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001680:	79fa      	ldrb	r2, [r7, #7]
 8001682:	491d      	ldr	r1, [pc, #116]	@ (80016f8 <LinkTimerBefore+0xbc>)
 8001684:	4613      	mov	r3, r2
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	4413      	add	r3, r2
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	440b      	add	r3, r1
 800168e:	3315      	adds	r3, #21
 8001690:	79ba      	ldrb	r2, [r7, #6]
 8001692:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001694:	79fa      	ldrb	r2, [r7, #7]
 8001696:	4918      	ldr	r1, [pc, #96]	@ (80016f8 <LinkTimerBefore+0xbc>)
 8001698:	4613      	mov	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	4413      	add	r3, r2
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	440b      	add	r3, r1
 80016a2:	3314      	adds	r3, #20
 80016a4:	7bfa      	ldrb	r2, [r7, #15]
 80016a6:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80016a8:	79ba      	ldrb	r2, [r7, #6]
 80016aa:	4913      	ldr	r1, [pc, #76]	@ (80016f8 <LinkTimerBefore+0xbc>)
 80016ac:	4613      	mov	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	4413      	add	r3, r2
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	440b      	add	r3, r1
 80016b6:	3314      	adds	r3, #20
 80016b8:	79fa      	ldrb	r2, [r7, #7]
 80016ba:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 80016bc:	e014      	b.n	80016e8 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 80016be:	79fa      	ldrb	r2, [r7, #7]
 80016c0:	490d      	ldr	r1, [pc, #52]	@ (80016f8 <LinkTimerBefore+0xbc>)
 80016c2:	4613      	mov	r3, r2
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	4413      	add	r3, r2
 80016c8:	00db      	lsls	r3, r3, #3
 80016ca:	440b      	add	r3, r1
 80016cc:	3315      	adds	r3, #21
 80016ce:	79ba      	ldrb	r2, [r7, #6]
 80016d0:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80016d2:	79ba      	ldrb	r2, [r7, #6]
 80016d4:	4908      	ldr	r1, [pc, #32]	@ (80016f8 <LinkTimerBefore+0xbc>)
 80016d6:	4613      	mov	r3, r2
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	4413      	add	r3, r2
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	440b      	add	r3, r1
 80016e0:	3314      	adds	r3, #20
 80016e2:	79fa      	ldrb	r2, [r7, #7]
 80016e4:	701a      	strb	r2, [r3, #0]
  return;
 80016e6:	bf00      	nop
}
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	2000018c 	.word	0x2000018c
 80016f8:	200000fc 	.word	0x200000fc

080016fc <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001706:	4b4e      	ldr	r3, [pc, #312]	@ (8001840 <linkTimer+0x144>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	b2db      	uxtb	r3, r3
 800170c:	2b06      	cmp	r3, #6
 800170e:	d118      	bne.n	8001742 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001710:	4b4b      	ldr	r3, [pc, #300]	@ (8001840 <linkTimer+0x144>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	b2da      	uxtb	r2, r3
 8001716:	4b4b      	ldr	r3, [pc, #300]	@ (8001844 <linkTimer+0x148>)
 8001718:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 800171a:	4a49      	ldr	r2, [pc, #292]	@ (8001840 <linkTimer+0x144>)
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001720:	79fa      	ldrb	r2, [r7, #7]
 8001722:	4949      	ldr	r1, [pc, #292]	@ (8001848 <linkTimer+0x14c>)
 8001724:	4613      	mov	r3, r2
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4413      	add	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	440b      	add	r3, r1
 800172e:	3315      	adds	r3, #21
 8001730:	2206      	movs	r2, #6
 8001732:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001734:	4b45      	ldr	r3, [pc, #276]	@ (800184c <linkTimer+0x150>)
 8001736:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800173a:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	81fb      	strh	r3, [r7, #14]
 8001740:	e078      	b.n	8001834 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001742:	f000 f909 	bl	8001958 <ReturnTimeElapsed>
 8001746:	4603      	mov	r3, r0
 8001748:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 800174a:	79fa      	ldrb	r2, [r7, #7]
 800174c:	493e      	ldr	r1, [pc, #248]	@ (8001848 <linkTimer+0x14c>)
 800174e:	4613      	mov	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4413      	add	r3, r2
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	440b      	add	r3, r1
 8001758:	3308      	adds	r3, #8
 800175a:	6819      	ldr	r1, [r3, #0]
 800175c:	89fb      	ldrh	r3, [r7, #14]
 800175e:	79fa      	ldrb	r2, [r7, #7]
 8001760:	4419      	add	r1, r3
 8001762:	4839      	ldr	r0, [pc, #228]	@ (8001848 <linkTimer+0x14c>)
 8001764:	4613      	mov	r3, r2
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	4413      	add	r3, r2
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	4403      	add	r3, r0
 800176e:	3308      	adds	r3, #8
 8001770:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001772:	79fa      	ldrb	r2, [r7, #7]
 8001774:	4934      	ldr	r1, [pc, #208]	@ (8001848 <linkTimer+0x14c>)
 8001776:	4613      	mov	r3, r2
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	4413      	add	r3, r2
 800177c:	00db      	lsls	r3, r3, #3
 800177e:	440b      	add	r3, r1
 8001780:	3308      	adds	r3, #8
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001786:	4b2e      	ldr	r3, [pc, #184]	@ (8001840 <linkTimer+0x144>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	b2db      	uxtb	r3, r3
 800178c:	4619      	mov	r1, r3
 800178e:	4a2e      	ldr	r2, [pc, #184]	@ (8001848 <linkTimer+0x14c>)
 8001790:	460b      	mov	r3, r1
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	440b      	add	r3, r1
 8001796:	00db      	lsls	r3, r3, #3
 8001798:	4413      	add	r3, r2
 800179a:	3308      	adds	r3, #8
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d337      	bcc.n	8001814 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 80017a4:	4b26      	ldr	r3, [pc, #152]	@ (8001840 <linkTimer+0x144>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 80017aa:	7b7a      	ldrb	r2, [r7, #13]
 80017ac:	4926      	ldr	r1, [pc, #152]	@ (8001848 <linkTimer+0x14c>)
 80017ae:	4613      	mov	r3, r2
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	4413      	add	r3, r2
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	440b      	add	r3, r1
 80017b8:	3315      	adds	r3, #21
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80017be:	e013      	b.n	80017e8 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80017c0:	7b7a      	ldrb	r2, [r7, #13]
 80017c2:	4921      	ldr	r1, [pc, #132]	@ (8001848 <linkTimer+0x14c>)
 80017c4:	4613      	mov	r3, r2
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	4413      	add	r3, r2
 80017ca:	00db      	lsls	r3, r3, #3
 80017cc:	440b      	add	r3, r1
 80017ce:	3315      	adds	r3, #21
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 80017d4:	7b7a      	ldrb	r2, [r7, #13]
 80017d6:	491c      	ldr	r1, [pc, #112]	@ (8001848 <linkTimer+0x14c>)
 80017d8:	4613      	mov	r3, r2
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	4413      	add	r3, r2
 80017de:	00db      	lsls	r3, r3, #3
 80017e0:	440b      	add	r3, r1
 80017e2:	3315      	adds	r3, #21
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80017e8:	7b3b      	ldrb	r3, [r7, #12]
 80017ea:	2b06      	cmp	r3, #6
 80017ec:	d00b      	beq.n	8001806 <linkTimer+0x10a>
 80017ee:	7b3a      	ldrb	r2, [r7, #12]
 80017f0:	4915      	ldr	r1, [pc, #84]	@ (8001848 <linkTimer+0x14c>)
 80017f2:	4613      	mov	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	4413      	add	r3, r2
 80017f8:	00db      	lsls	r3, r3, #3
 80017fa:	440b      	add	r3, r1
 80017fc:	3308      	adds	r3, #8
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	68ba      	ldr	r2, [r7, #8]
 8001802:	429a      	cmp	r2, r3
 8001804:	d2dc      	bcs.n	80017c0 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001806:	7b7a      	ldrb	r2, [r7, #13]
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	4611      	mov	r1, r2
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fecf 	bl	80015b0 <LinkTimerAfter>
 8001812:	e00f      	b.n	8001834 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001814:	4b0a      	ldr	r3, [pc, #40]	@ (8001840 <linkTimer+0x144>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	b2da      	uxtb	r2, r3
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	4611      	mov	r1, r2
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff ff0c 	bl	800163c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <linkTimer+0x144>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <linkTimer+0x148>)
 800182c:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 800182e:	4a04      	ldr	r2, [pc, #16]	@ (8001840 <linkTimer+0x144>)
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001834:	89fb      	ldrh	r3, [r7, #14]
}
 8001836:	4618      	mov	r0, r3
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	2000018c 	.word	0x2000018c
 8001844:	2000018d 	.word	0x2000018d
 8001848:	200000fc 	.word	0x200000fc
 800184c:	20000190 	.word	0x20000190

08001850 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	460a      	mov	r2, r1
 800185a:	71fb      	strb	r3, [r7, #7]
 800185c:	4613      	mov	r3, r2
 800185e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001860:	4b39      	ldr	r3, [pc, #228]	@ (8001948 <UnlinkTimer+0xf8>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	79fa      	ldrb	r2, [r7, #7]
 8001868:	429a      	cmp	r2, r3
 800186a:	d111      	bne.n	8001890 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 800186c:	4b36      	ldr	r3, [pc, #216]	@ (8001948 <UnlinkTimer+0xf8>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	b2da      	uxtb	r2, r3
 8001872:	4b36      	ldr	r3, [pc, #216]	@ (800194c <UnlinkTimer+0xfc>)
 8001874:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001876:	79fa      	ldrb	r2, [r7, #7]
 8001878:	4935      	ldr	r1, [pc, #212]	@ (8001950 <UnlinkTimer+0x100>)
 800187a:	4613      	mov	r3, r2
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	4413      	add	r3, r2
 8001880:	00db      	lsls	r3, r3, #3
 8001882:	440b      	add	r3, r1
 8001884:	3315      	adds	r3, #21
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	b2da      	uxtb	r2, r3
 800188a:	4b2f      	ldr	r3, [pc, #188]	@ (8001948 <UnlinkTimer+0xf8>)
 800188c:	701a      	strb	r2, [r3, #0]
 800188e:	e03e      	b.n	800190e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001890:	79fa      	ldrb	r2, [r7, #7]
 8001892:	492f      	ldr	r1, [pc, #188]	@ (8001950 <UnlinkTimer+0x100>)
 8001894:	4613      	mov	r3, r2
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	4413      	add	r3, r2
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	440b      	add	r3, r1
 800189e:	3314      	adds	r3, #20
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 80018a4:	79fa      	ldrb	r2, [r7, #7]
 80018a6:	492a      	ldr	r1, [pc, #168]	@ (8001950 <UnlinkTimer+0x100>)
 80018a8:	4613      	mov	r3, r2
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	4413      	add	r3, r2
 80018ae:	00db      	lsls	r3, r3, #3
 80018b0:	440b      	add	r3, r1
 80018b2:	3315      	adds	r3, #21
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 80018b8:	79f9      	ldrb	r1, [r7, #7]
 80018ba:	7bfa      	ldrb	r2, [r7, #15]
 80018bc:	4824      	ldr	r0, [pc, #144]	@ (8001950 <UnlinkTimer+0x100>)
 80018be:	460b      	mov	r3, r1
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	440b      	add	r3, r1
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	4403      	add	r3, r0
 80018c8:	3315      	adds	r3, #21
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	b2d8      	uxtb	r0, r3
 80018ce:	4920      	ldr	r1, [pc, #128]	@ (8001950 <UnlinkTimer+0x100>)
 80018d0:	4613      	mov	r3, r2
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	4413      	add	r3, r2
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	440b      	add	r3, r1
 80018da:	3315      	adds	r3, #21
 80018dc:	4602      	mov	r2, r0
 80018de:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80018e0:	7bbb      	ldrb	r3, [r7, #14]
 80018e2:	2b06      	cmp	r3, #6
 80018e4:	d013      	beq.n	800190e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 80018e6:	79f9      	ldrb	r1, [r7, #7]
 80018e8:	7bba      	ldrb	r2, [r7, #14]
 80018ea:	4819      	ldr	r0, [pc, #100]	@ (8001950 <UnlinkTimer+0x100>)
 80018ec:	460b      	mov	r3, r1
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	440b      	add	r3, r1
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	4403      	add	r3, r0
 80018f6:	3314      	adds	r3, #20
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	b2d8      	uxtb	r0, r3
 80018fc:	4914      	ldr	r1, [pc, #80]	@ (8001950 <UnlinkTimer+0x100>)
 80018fe:	4613      	mov	r3, r2
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4413      	add	r3, r2
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	440b      	add	r3, r1
 8001908:	3314      	adds	r3, #20
 800190a:	4602      	mov	r2, r0
 800190c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 800190e:	79fa      	ldrb	r2, [r7, #7]
 8001910:	490f      	ldr	r1, [pc, #60]	@ (8001950 <UnlinkTimer+0x100>)
 8001912:	4613      	mov	r3, r2
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	4413      	add	r3, r2
 8001918:	00db      	lsls	r3, r3, #3
 800191a:	440b      	add	r3, r1
 800191c:	330c      	adds	r3, #12
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001922:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <UnlinkTimer+0xf8>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	b2db      	uxtb	r3, r3
 8001928:	2b06      	cmp	r3, #6
 800192a:	d107      	bne.n	800193c <UnlinkTimer+0xec>
 800192c:	79bb      	ldrb	r3, [r7, #6]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d104      	bne.n	800193c <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001932:	4b08      	ldr	r3, [pc, #32]	@ (8001954 <UnlinkTimer+0x104>)
 8001934:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001938:	601a      	str	r2, [r3, #0]
  }

  return;
 800193a:	bf00      	nop
 800193c:	bf00      	nop
}
 800193e:	3714      	adds	r7, #20
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	2000018c 	.word	0x2000018c
 800194c:	2000018d 	.word	0x2000018d
 8001950:	200000fc 	.word	0x200000fc
 8001954:	20000190 	.word	0x20000190

08001958 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 800195e:	4b1a      	ldr	r3, [pc, #104]	@ (80019c8 <ReturnTimeElapsed+0x70>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001966:	d026      	beq.n	80019b6 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001968:	f7ff fe02 	bl	8001570 <ReadRtcSsrValue>
 800196c:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 800196e:	4b16      	ldr	r3, [pc, #88]	@ (80019c8 <ReturnTimeElapsed+0x70>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	429a      	cmp	r2, r3
 8001976:	d805      	bhi.n	8001984 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001978:	4b13      	ldr	r3, [pc, #76]	@ (80019c8 <ReturnTimeElapsed+0x70>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	e00a      	b.n	800199a <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001984:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <ReturnTimeElapsed+0x74>)
 8001986:	881b      	ldrh	r3, [r3, #0]
 8001988:	461a      	mov	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001990:	4b0d      	ldr	r3, [pc, #52]	@ (80019c8 <ReturnTimeElapsed+0x70>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	4413      	add	r3, r2
 8001998:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 800199a:	4b0d      	ldr	r3, [pc, #52]	@ (80019d0 <ReturnTimeElapsed+0x78>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	fb02 f303 	mul.w	r3, r2, r3
 80019a6:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 80019a8:	4b0a      	ldr	r3, [pc, #40]	@ (80019d4 <ReturnTimeElapsed+0x7c>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	40d3      	lsrs	r3, r2
 80019b2:	607b      	str	r3, [r7, #4]
 80019b4:	e001      	b.n	80019ba <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	b29b      	uxth	r3, r3
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20000190 	.word	0x20000190
 80019cc:	20000198 	.word	0x20000198
 80019d0:	20000196 	.word	0x20000196
 80019d4:	20000195 	.word	0x20000195

080019d8 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 80019e2:	88fb      	ldrh	r3, [r7, #6]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d108      	bne.n	80019fa <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80019e8:	f7ff fdc2 	bl	8001570 <ReadRtcSsrValue>
 80019ec:	4603      	mov	r3, r0
 80019ee:	4a21      	ldr	r2, [pc, #132]	@ (8001a74 <RestartWakeupCounter+0x9c>)
 80019f0:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80019f2:	2003      	movs	r0, #3
 80019f4:	f001 fce3 	bl	80033be <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 80019f8:	e039      	b.n	8001a6e <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 80019fa:	88fb      	ldrh	r3, [r7, #6]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d803      	bhi.n	8001a08 <RestartWakeupCounter+0x30>
 8001a00:	4b1d      	ldr	r3, [pc, #116]	@ (8001a78 <RestartWakeupCounter+0xa0>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d002      	beq.n	8001a0e <RestartWakeupCounter+0x36>
      Value -= 1;
 8001a08:	88fb      	ldrh	r3, [r7, #6]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001a0e:	bf00      	nop
 8001a10:	4b1a      	ldr	r3, [pc, #104]	@ (8001a7c <RestartWakeupCounter+0xa4>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	f003 0304 	and.w	r3, r3, #4
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d0f8      	beq.n	8001a10 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001a1e:	4b17      	ldr	r3, [pc, #92]	@ (8001a7c <RestartWakeupCounter+0xa4>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <RestartWakeupCounter+0xa4>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001a2e:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001a30:	4b13      	ldr	r3, [pc, #76]	@ (8001a80 <RestartWakeupCounter+0xa8>)
 8001a32:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001a36:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001a38:	2003      	movs	r0, #3
 8001a3a:	f001 fcce 	bl	80033da <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001a3e:	4b11      	ldr	r3, [pc, #68]	@ (8001a84 <RestartWakeupCounter+0xac>)
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	0c1b      	lsrs	r3, r3, #16
 8001a44:	041b      	lsls	r3, r3, #16
 8001a46:	88fa      	ldrh	r2, [r7, #6]
 8001a48:	490e      	ldr	r1, [pc, #56]	@ (8001a84 <RestartWakeupCounter+0xac>)
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001a4e:	f7ff fd8f 	bl	8001570 <ReadRtcSsrValue>
 8001a52:	4603      	mov	r3, r0
 8001a54:	4a07      	ldr	r2, [pc, #28]	@ (8001a74 <RestartWakeupCounter+0x9c>)
 8001a56:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001a58:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <RestartWakeupCounter+0xa4>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	689a      	ldr	r2, [r3, #8]
 8001a5e:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <RestartWakeupCounter+0xa4>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001a66:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001a68:	f3af 8000 	nop.w
  return ;
 8001a6c:	bf00      	nop
}
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000190 	.word	0x20000190
 8001a78:	20000195 	.word	0x20000195
 8001a7c:	200001e0 	.word	0x200001e0
 8001a80:	58000800 	.word	0x58000800
 8001a84:	40002800 	.word	0x40002800

08001a88 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001a8e:	4b45      	ldr	r3, [pc, #276]	@ (8001ba4 <RescheduleTimerList+0x11c>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a9a:	d107      	bne.n	8001aac <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001a9c:	bf00      	nop
 8001a9e:	4b42      	ldr	r3, [pc, #264]	@ (8001ba8 <RescheduleTimerList+0x120>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	f003 0304 	and.w	r3, r3, #4
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1f8      	bne.n	8001a9e <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001aac:	4b3e      	ldr	r3, [pc, #248]	@ (8001ba8 <RescheduleTimerList+0x120>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	689a      	ldr	r2, [r3, #8]
 8001ab2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba8 <RescheduleTimerList+0x120>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001aba:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001abc:	4b3b      	ldr	r3, [pc, #236]	@ (8001bac <RescheduleTimerList+0x124>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001ac2:	7bfa      	ldrb	r2, [r7, #15]
 8001ac4:	493a      	ldr	r1, [pc, #232]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	4413      	add	r3, r2
 8001acc:	00db      	lsls	r3, r3, #3
 8001ace:	440b      	add	r3, r1
 8001ad0:	3308      	adds	r3, #8
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001ad6:	f7ff ff3f 	bl	8001958 <ReturnTimeElapsed>
 8001ada:	4603      	mov	r3, r0
 8001adc:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001ade:	88fb      	ldrh	r3, [r7, #6]
 8001ae0:	68ba      	ldr	r2, [r7, #8]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d205      	bcs.n	8001af2 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001aea:	4b32      	ldr	r3, [pc, #200]	@ (8001bb4 <RescheduleTimerList+0x12c>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	701a      	strb	r2, [r3, #0]
 8001af0:	e04d      	b.n	8001b8e <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001af2:	88fb      	ldrh	r3, [r7, #6]
 8001af4:	4a30      	ldr	r2, [pc, #192]	@ (8001bb8 <RescheduleTimerList+0x130>)
 8001af6:	8812      	ldrh	r2, [r2, #0]
 8001af8:	b292      	uxth	r2, r2
 8001afa:	4413      	add	r3, r2
 8001afc:	461a      	mov	r2, r3
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d906      	bls.n	8001b12 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001b04:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb8 <RescheduleTimerList+0x130>)
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001b0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb4 <RescheduleTimerList+0x12c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
 8001b10:	e03d      	b.n	8001b8e <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	88fb      	ldrh	r3, [r7, #6]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001b1c:	4b25      	ldr	r3, [pc, #148]	@ (8001bb4 <RescheduleTimerList+0x12c>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b22:	e034      	b.n	8001b8e <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001b24:	7bfa      	ldrb	r2, [r7, #15]
 8001b26:	4922      	ldr	r1, [pc, #136]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001b28:	4613      	mov	r3, r2
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	4413      	add	r3, r2
 8001b2e:	00db      	lsls	r3, r3, #3
 8001b30:	440b      	add	r3, r1
 8001b32:	3308      	adds	r3, #8
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	88fb      	ldrh	r3, [r7, #6]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d20a      	bcs.n	8001b52 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001b3c:	7bfa      	ldrb	r2, [r7, #15]
 8001b3e:	491c      	ldr	r1, [pc, #112]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001b40:	4613      	mov	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	4413      	add	r3, r2
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	440b      	add	r3, r1
 8001b4a:	3308      	adds	r3, #8
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	e013      	b.n	8001b7a <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001b52:	7bfa      	ldrb	r2, [r7, #15]
 8001b54:	4916      	ldr	r1, [pc, #88]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001b56:	4613      	mov	r3, r2
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	4413      	add	r3, r2
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	440b      	add	r3, r1
 8001b60:	3308      	adds	r3, #8
 8001b62:	6819      	ldr	r1, [r3, #0]
 8001b64:	88fb      	ldrh	r3, [r7, #6]
 8001b66:	7bfa      	ldrb	r2, [r7, #15]
 8001b68:	1ac9      	subs	r1, r1, r3
 8001b6a:	4811      	ldr	r0, [pc, #68]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	4413      	add	r3, r2
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	4403      	add	r3, r0
 8001b76:	3308      	adds	r3, #8
 8001b78:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001b7a:	7bfa      	ldrb	r2, [r7, #15]
 8001b7c:	490c      	ldr	r1, [pc, #48]	@ (8001bb0 <RescheduleTimerList+0x128>)
 8001b7e:	4613      	mov	r3, r2
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	4413      	add	r3, r2
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	440b      	add	r3, r1
 8001b88:	3315      	adds	r3, #21
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	2b06      	cmp	r3, #6
 8001b92:	d1c7      	bne.n	8001b24 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001b94:	89bb      	ldrh	r3, [r7, #12]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff ff1e 	bl	80019d8 <RestartWakeupCounter>

  return ;
 8001b9c:	bf00      	nop
}
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40002800 	.word	0x40002800
 8001ba8:	200001e0 	.word	0x200001e0
 8001bac:	2000018c 	.word	0x2000018c
 8001bb0:	200000fc 	.word	0x200000fc
 8001bb4:	20000194 	.word	0x20000194
 8001bb8:	2000019a 	.word	0x2000019a

08001bbc <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b08a      	sub	sp, #40	@ 0x28
 8001bc0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8001bc6:	617b      	str	r3, [r7, #20]
  return(result);
 8001bc8:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001bca:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001bcc:	b672      	cpsid	i
}
 8001bce:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001bd0:	4b59      	ldr	r3, [pc, #356]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	22ca      	movs	r2, #202	@ 0xca
 8001bd6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001bd8:	4b57      	ldr	r3, [pc, #348]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2253      	movs	r2, #83	@ 0x53
 8001bde:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001be0:	4b55      	ldr	r3, [pc, #340]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	4b54      	ldr	r3, [pc, #336]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001bee:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001bf0:	4b52      	ldr	r3, [pc, #328]	@ (8001d3c <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001bf8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001bfc:	4950      	ldr	r1, [pc, #320]	@ (8001d40 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001bfe:	4613      	mov	r3, r2
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	4413      	add	r3, r2
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	440b      	add	r3, r1
 8001c08:	330c      	adds	r3, #12
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d16e      	bne.n	8001cf0 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8001c12:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c16:	494a      	ldr	r1, [pc, #296]	@ (8001d40 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	440b      	add	r3, r1
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8001c26:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c2a:	4945      	ldr	r1, [pc, #276]	@ (8001d40 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	4413      	add	r3, r2
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	440b      	add	r3, r1
 8001c36:	3310      	adds	r3, #16
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8001c3c:	4b41      	ldr	r3, [pc, #260]	@ (8001d44 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d04c      	beq.n	8001ce0 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8001c46:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c4a:	493d      	ldr	r1, [pc, #244]	@ (8001d40 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	440b      	add	r3, r1
 8001c56:	330d      	adds	r3, #13
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d124      	bne.n	8001caa <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001c60:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c64:	2101      	movs	r1, #1
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff fdf2 	bl	8001850 <UnlinkTimer>
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	f383 8810 	msr	PRIMASK, r3
}
 8001c76:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001c78:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c7c:	4930      	ldr	r1, [pc, #192]	@ (8001d40 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c7e:	4613      	mov	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	4413      	add	r3, r2
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	440b      	add	r3, r1
 8001c88:	3304      	adds	r3, #4
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c90:	4611      	mov	r1, r2
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 fa32 	bl	80020fc <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001c98:	4b27      	ldr	r3, [pc, #156]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	22ca      	movs	r2, #202	@ 0xca
 8001c9e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001ca0:	4b25      	ldr	r3, [pc, #148]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2253      	movs	r2, #83	@ 0x53
 8001ca6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001ca8:	e012      	b.n	8001cd0 <HW_TS_RTC_Wakeup_Handler+0x114>
 8001caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f383 8810 	msr	PRIMASK, r3
}
 8001cb4:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8001cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 f99a 	bl	8001ff4 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	22ca      	movs	r2, #202	@ 0xca
 8001cc6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2253      	movs	r2, #83	@ 0x53
 8001cce:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8001cd0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001cd4:	69fa      	ldr	r2, [r7, #28]
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	69b8      	ldr	r0, [r7, #24]
 8001cda:	f000 fa95 	bl	8002208 <HW_TS_RTC_Int_AppNot>
 8001cde:	e022      	b.n	8001d26 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8001ce0:	f7ff fed2 	bl	8001a88 <RescheduleTimerList>
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	f383 8810 	msr	PRIMASK, r3
}
 8001cee:	e01a      	b.n	8001d26 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001cf0:	bf00      	nop
 8001cf2:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f8      	beq.n	8001cf2 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001d00:	4b0d      	ldr	r3, [pc, #52]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	b2da      	uxtb	r2, r3
 8001d08:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001d10:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001d12:	4b0d      	ldr	r3, [pc, #52]	@ (8001d48 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001d14:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f383 8810 	msr	PRIMASK, r3
}
 8001d24:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001d26:	4b04      	ldr	r3, [pc, #16]	@ (8001d38 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	22ff      	movs	r2, #255	@ 0xff
 8001d2c:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8001d2e:	bf00      	nop
}
 8001d30:	3728      	adds	r7, #40	@ 0x28
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	200001e0 	.word	0x200001e0
 8001d3c:	2000018c 	.word	0x2000018c
 8001d40:	200000fc 	.word	0x200000fc
 8001d44:	20000194 	.word	0x20000194
 8001d48:	58000800 	.word	0x58000800

08001d4c <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b088      	sub	sp, #32
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	6039      	str	r1, [r7, #0]
 8001d56:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001d58:	4b5e      	ldr	r3, [pc, #376]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	22ca      	movs	r2, #202	@ 0xca
 8001d5e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d60:	4b5c      	ldr	r3, [pc, #368]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2253      	movs	r2, #83	@ 0x53
 8001d66:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001d68:	4b5b      	ldr	r3, [pc, #364]	@ (8001ed8 <HW_TS_Init+0x18c>)
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	4a5a      	ldr	r2, [pc, #360]	@ (8001ed8 <HW_TS_Init+0x18c>)
 8001d6e:	f043 0320 	orr.w	r3, r3, #32
 8001d72:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001d74:	4b58      	ldr	r3, [pc, #352]	@ (8001ed8 <HW_TS_Init+0x18c>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	f1c3 0304 	rsb	r3, r3, #4
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	4b55      	ldr	r3, [pc, #340]	@ (8001edc <HW_TS_Init+0x190>)
 8001d88:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001d8a:	4b53      	ldr	r3, [pc, #332]	@ (8001ed8 <HW_TS_Init+0x18c>)
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001d92:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8001d96:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	fa92 f2a2 	rbit	r2, r2
 8001d9e:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	2a00      	cmp	r2, #0
 8001da8:	d101      	bne.n	8001dae <HW_TS_Init+0x62>
  {
    return 32U;
 8001daa:	2220      	movs	r2, #32
 8001dac:	e003      	b.n	8001db6 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	fab2 f282 	clz	r2, r2
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	40d3      	lsrs	r3, r2
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	3301      	adds	r3, #1
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	4b48      	ldr	r3, [pc, #288]	@ (8001ee0 <HW_TS_Init+0x194>)
 8001dc0:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001dc2:	4b45      	ldr	r3, [pc, #276]	@ (8001ed8 <HW_TS_Init+0x18c>)
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	3301      	adds	r3, #1
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	4b44      	ldr	r3, [pc, #272]	@ (8001ee4 <HW_TS_Init+0x198>)
 8001dd4:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001dd6:	4b43      	ldr	r3, [pc, #268]	@ (8001ee4 <HW_TS_Init+0x198>)
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	4a40      	ldr	r2, [pc, #256]	@ (8001ee0 <HW_TS_Init+0x194>)
 8001dde:	7812      	ldrb	r2, [r2, #0]
 8001de0:	fb02 f303 	mul.w	r3, r2, r3
 8001de4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001de8:	4a3c      	ldr	r2, [pc, #240]	@ (8001edc <HW_TS_Init+0x190>)
 8001dea:	7812      	ldrb	r2, [r2, #0]
 8001dec:	40d3      	lsrs	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d904      	bls.n	8001e04 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001dfa:	4b3b      	ldr	r3, [pc, #236]	@ (8001ee8 <HW_TS_Init+0x19c>)
 8001dfc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e00:	801a      	strh	r2, [r3, #0]
 8001e02:	e003      	b.n	8001e0c <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	4b37      	ldr	r3, [pc, #220]	@ (8001ee8 <HW_TS_Init+0x19c>)
 8001e0a:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001e0c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001e10:	f7ff fb9c 	bl	800154c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001e14:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001e18:	f7ff fb84 	bl	8001524 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d13d      	bne.n	8001e9e <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001e22:	4b32      	ldr	r3, [pc, #200]	@ (8001eec <HW_TS_Init+0x1a0>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001e28:	4b31      	ldr	r3, [pc, #196]	@ (8001ef0 <HW_TS_Init+0x1a4>)
 8001e2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e2e:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001e30:	2300      	movs	r3, #0
 8001e32:	77fb      	strb	r3, [r7, #31]
 8001e34:	e00c      	b.n	8001e50 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001e36:	7ffa      	ldrb	r2, [r7, #31]
 8001e38:	492e      	ldr	r1, [pc, #184]	@ (8001ef4 <HW_TS_Init+0x1a8>)
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	4413      	add	r3, r2
 8001e40:	00db      	lsls	r3, r3, #3
 8001e42:	440b      	add	r3, r1
 8001e44:	330c      	adds	r3, #12
 8001e46:	2200      	movs	r2, #0
 8001e48:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001e4a:	7ffb      	ldrb	r3, [r7, #31]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	77fb      	strb	r3, [r7, #31]
 8001e50:	7ffb      	ldrb	r3, [r7, #31]
 8001e52:	2b05      	cmp	r3, #5
 8001e54:	d9ef      	bls.n	8001e36 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001e56:	4b28      	ldr	r3, [pc, #160]	@ (8001ef8 <HW_TS_Init+0x1ac>)
 8001e58:	2206      	movs	r2, #6
 8001e5a:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e6a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001e6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	b2da      	uxtb	r2, r3
 8001e74:	4b17      	ldr	r3, [pc, #92]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001e7c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001e7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001efc <HW_TS_Init+0x1b0>)
 8001e80:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e84:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001e86:	2003      	movs	r0, #3
 8001e88:	f001 faa7 	bl	80033da <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001e8c:	4b11      	ldr	r3, [pc, #68]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	e009      	b.n	8001eb2 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001eac:	2003      	movs	r0, #3
 8001eae:	f001 fa86 	bl	80033be <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001eb2:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <HW_TS_Init+0x188>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	22ff      	movs	r2, #255	@ 0xff
 8001eb8:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2103      	movs	r1, #3
 8001ebe:	2003      	movs	r0, #3
 8001ec0:	f001 fa3b 	bl	800333a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001ec4:	2003      	movs	r0, #3
 8001ec6:	f001 fa52 	bl	800336e <HAL_NVIC_EnableIRQ>

  return;
 8001eca:	bf00      	nop
}
 8001ecc:	3720      	adds	r7, #32
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200001e0 	.word	0x200001e0
 8001ed8:	40002800 	.word	0x40002800
 8001edc:	20000195 	.word	0x20000195
 8001ee0:	20000196 	.word	0x20000196
 8001ee4:	20000198 	.word	0x20000198
 8001ee8:	2000019a 	.word	0x2000019a
 8001eec:	20000194 	.word	0x20000194
 8001ef0:	20000190 	.word	0x20000190
 8001ef4:	200000fc 	.word	0x200000fc
 8001ef8:	2000018c 	.word	0x2000018c
 8001efc:	58000800 	.word	0x58000800

08001f00 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b08b      	sub	sp, #44	@ 0x2c
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	603b      	str	r3, [r7, #0]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f16:	f3ef 8310 	mrs	r3, PRIMASK
 8001f1a:	61fb      	str	r3, [r7, #28]
  return(result);
 8001f1c:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001f1e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f20:	b672      	cpsid	i
}
 8001f22:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001f24:	e004      	b.n	8001f30 <HW_TS_Create+0x30>
  {
    loop++;
 8001f26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001f30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f34:	2b05      	cmp	r3, #5
 8001f36:	d80c      	bhi.n	8001f52 <HW_TS_Create+0x52>
 8001f38:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001f3c:	492c      	ldr	r1, [pc, #176]	@ (8001ff0 <HW_TS_Create+0xf0>)
 8001f3e:	4613      	mov	r3, r2
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	4413      	add	r3, r2
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	440b      	add	r3, r1
 8001f48:	330c      	adds	r3, #12
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1e9      	bne.n	8001f26 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f56:	2b06      	cmp	r3, #6
 8001f58:	d038      	beq.n	8001fcc <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8001f5a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001f5e:	4924      	ldr	r1, [pc, #144]	@ (8001ff0 <HW_TS_Create+0xf0>)
 8001f60:	4613      	mov	r3, r2
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	4413      	add	r3, r2
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	440b      	add	r3, r1
 8001f6a:	330c      	adds	r3, #12
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	701a      	strb	r2, [r3, #0]
 8001f70:	6a3b      	ldr	r3, [r7, #32]
 8001f72:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	f383 8810 	msr	PRIMASK, r3
}
 8001f7a:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8001f7c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001f80:	491b      	ldr	r1, [pc, #108]	@ (8001ff0 <HW_TS_Create+0xf0>)
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	440b      	add	r3, r1
 8001f8c:	3310      	adds	r3, #16
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8001f92:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001f96:	4916      	ldr	r1, [pc, #88]	@ (8001ff0 <HW_TS_Create+0xf0>)
 8001f98:	4613      	mov	r3, r2
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	4413      	add	r3, r2
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	440b      	add	r3, r1
 8001fa2:	330d      	adds	r3, #13
 8001fa4:	79fa      	ldrb	r2, [r7, #7]
 8001fa6:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8001fa8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001fac:	4910      	ldr	r1, [pc, #64]	@ (8001ff0 <HW_TS_Create+0xf0>)
 8001fae:	4613      	mov	r3, r2
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	4413      	add	r3, r2
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	440b      	add	r3, r1
 8001fb8:	683a      	ldr	r2, [r7, #0]
 8001fba:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001fc2:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001fca:	e008      	b.n	8001fde <HW_TS_Create+0xde>
 8001fcc:	6a3b      	ldr	r3, [r7, #32]
 8001fce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	f383 8810 	msr	PRIMASK, r3
}
 8001fd6:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 8001fde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	372c      	adds	r7, #44	@ 0x2c
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	200000fc 	.word	0x200000fc

08001ff4 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ffe:	f3ef 8310 	mrs	r3, PRIMASK
 8002002:	60fb      	str	r3, [r7, #12]
  return(result);
 8002004:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002006:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002008:	b672      	cpsid	i
}
 800200a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800200c:	2003      	movs	r0, #3
 800200e:	f001 f9bc 	bl	800338a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002012:	4b34      	ldr	r3, [pc, #208]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	22ca      	movs	r2, #202	@ 0xca
 8002018:	625a      	str	r2, [r3, #36]	@ 0x24
 800201a:	4b32      	ldr	r3, [pc, #200]	@ (80020e4 <HW_TS_Stop+0xf0>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2253      	movs	r2, #83	@ 0x53
 8002020:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002022:	79fa      	ldrb	r2, [r7, #7]
 8002024:	4930      	ldr	r1, [pc, #192]	@ (80020e8 <HW_TS_Stop+0xf4>)
 8002026:	4613      	mov	r3, r2
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4413      	add	r3, r2
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	440b      	add	r3, r1
 8002030:	330c      	adds	r3, #12
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d142      	bne.n	80020c0 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	2100      	movs	r1, #0
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff fc06 	bl	8001850 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002044:	4b29      	ldr	r3, [pc, #164]	@ (80020ec <HW_TS_Stop+0xf8>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800204a:	7cfb      	ldrb	r3, [r7, #19]
 800204c:	2b06      	cmp	r3, #6
 800204e:	d12f      	bne.n	80020b0 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002050:	4b27      	ldr	r3, [pc, #156]	@ (80020f0 <HW_TS_Stop+0xfc>)
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002058:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800205c:	d107      	bne.n	800206e <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800205e:	bf00      	nop
 8002060:	4b20      	ldr	r3, [pc, #128]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	f003 0304 	and.w	r3, r3, #4
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1f8      	bne.n	8002060 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800206e:	4b1d      	ldr	r3, [pc, #116]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	4b1b      	ldr	r3, [pc, #108]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800207c:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800207e:	bf00      	nop
 8002080:	4b18      	ldr	r3, [pc, #96]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	f003 0304 	and.w	r3, r3, #4
 800208a:	2b00      	cmp	r3, #0
 800208c:	d0f8      	beq.n	8002080 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800208e:	4b15      	ldr	r3, [pc, #84]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	4b13      	ldr	r3, [pc, #76]	@ (80020e4 <HW_TS_Stop+0xf0>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800209e:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80020a0:	4b14      	ldr	r3, [pc, #80]	@ (80020f4 <HW_TS_Stop+0x100>)
 80020a2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80020a6:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80020a8:	2003      	movs	r0, #3
 80020aa:	f001 f996 	bl	80033da <HAL_NVIC_ClearPendingIRQ>
 80020ae:	e007      	b.n	80020c0 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80020b0:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <HW_TS_Stop+0x104>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	7cfa      	ldrb	r2, [r7, #19]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d001      	beq.n	80020c0 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80020bc:	f7ff fce4 	bl	8001a88 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80020c0:	4b08      	ldr	r3, [pc, #32]	@ (80020e4 <HW_TS_Stop+0xf0>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	22ff      	movs	r2, #255	@ 0xff
 80020c6:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80020c8:	2003      	movs	r0, #3
 80020ca:	f001 f950 	bl	800336e <HAL_NVIC_EnableIRQ>
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	f383 8810 	msr	PRIMASK, r3
}
 80020d8:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80020da:	bf00      	nop
}
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200001e0 	.word	0x200001e0
 80020e8:	200000fc 	.word	0x200000fc
 80020ec:	2000018c 	.word	0x2000018c
 80020f0:	40002800 	.word	0x40002800
 80020f4:	58000800 	.word	0x58000800
 80020f8:	2000018d 	.word	0x2000018d

080020fc <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	6039      	str	r1, [r7, #0]
 8002106:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002108:	79fa      	ldrb	r2, [r7, #7]
 800210a:	493b      	ldr	r1, [pc, #236]	@ (80021f8 <HW_TS_Start+0xfc>)
 800210c:	4613      	mov	r3, r2
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	4413      	add	r3, r2
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	440b      	add	r3, r1
 8002116:	330c      	adds	r3, #12
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d103      	bne.n	8002128 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ff66 	bl	8001ff4 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002128:	f3ef 8310 	mrs	r3, PRIMASK
 800212c:	60fb      	str	r3, [r7, #12]
  return(result);
 800212e:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002130:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002132:	b672      	cpsid	i
}
 8002134:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002136:	2003      	movs	r0, #3
 8002138:	f001 f927 	bl	800338a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800213c:	4b2f      	ldr	r3, [pc, #188]	@ (80021fc <HW_TS_Start+0x100>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	22ca      	movs	r2, #202	@ 0xca
 8002142:	625a      	str	r2, [r3, #36]	@ 0x24
 8002144:	4b2d      	ldr	r3, [pc, #180]	@ (80021fc <HW_TS_Start+0x100>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2253      	movs	r2, #83	@ 0x53
 800214a:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 800214c:	79fa      	ldrb	r2, [r7, #7]
 800214e:	492a      	ldr	r1, [pc, #168]	@ (80021f8 <HW_TS_Start+0xfc>)
 8002150:	4613      	mov	r3, r2
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	4413      	add	r3, r2
 8002156:	00db      	lsls	r3, r3, #3
 8002158:	440b      	add	r3, r1
 800215a:	330c      	adds	r3, #12
 800215c:	2202      	movs	r2, #2
 800215e:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8002160:	79fa      	ldrb	r2, [r7, #7]
 8002162:	4925      	ldr	r1, [pc, #148]	@ (80021f8 <HW_TS_Start+0xfc>)
 8002164:	4613      	mov	r3, r2
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	4413      	add	r3, r2
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	440b      	add	r3, r1
 800216e:	3308      	adds	r3, #8
 8002170:	683a      	ldr	r2, [r7, #0]
 8002172:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002174:	79fa      	ldrb	r2, [r7, #7]
 8002176:	4920      	ldr	r1, [pc, #128]	@ (80021f8 <HW_TS_Start+0xfc>)
 8002178:	4613      	mov	r3, r2
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	4413      	add	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	440b      	add	r3, r1
 8002182:	3304      	adds	r3, #4
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8002188:	79fb      	ldrb	r3, [r7, #7]
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff fab6 	bl	80016fc <linkTimer>
 8002190:	4603      	mov	r3, r0
 8002192:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8002194:	4b1a      	ldr	r3, [pc, #104]	@ (8002200 <HW_TS_Start+0x104>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800219a:	4b1a      	ldr	r3, [pc, #104]	@ (8002204 <HW_TS_Start+0x108>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	7c7a      	ldrb	r2, [r7, #17]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d002      	beq.n	80021ac <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80021a6:	f7ff fc6f 	bl	8001a88 <RescheduleTimerList>
 80021aa:	e013      	b.n	80021d4 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80021ac:	79fa      	ldrb	r2, [r7, #7]
 80021ae:	4912      	ldr	r1, [pc, #72]	@ (80021f8 <HW_TS_Start+0xfc>)
 80021b0:	4613      	mov	r3, r2
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	4413      	add	r3, r2
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	440b      	add	r3, r1
 80021ba:	3308      	adds	r3, #8
 80021bc:	6819      	ldr	r1, [r3, #0]
 80021be:	8a7b      	ldrh	r3, [r7, #18]
 80021c0:	79fa      	ldrb	r2, [r7, #7]
 80021c2:	1ac9      	subs	r1, r1, r3
 80021c4:	480c      	ldr	r0, [pc, #48]	@ (80021f8 <HW_TS_Start+0xfc>)
 80021c6:	4613      	mov	r3, r2
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	4413      	add	r3, r2
 80021cc:	00db      	lsls	r3, r3, #3
 80021ce:	4403      	add	r3, r0
 80021d0:	3308      	adds	r3, #8
 80021d2:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80021d4:	4b09      	ldr	r3, [pc, #36]	@ (80021fc <HW_TS_Start+0x100>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	22ff      	movs	r2, #255	@ 0xff
 80021da:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80021dc:	2003      	movs	r0, #3
 80021de:	f001 f8c6 	bl	800336e <HAL_NVIC_EnableIRQ>
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	f383 8810 	msr	PRIMASK, r3
}
 80021ec:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80021ee:	bf00      	nop
}
 80021f0:	3718      	adds	r7, #24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200000fc 	.word	0x200000fc
 80021fc:	200001e0 	.word	0x200001e0
 8002200:	2000018c 	.word	0x2000018c
 8002204:	2000018d 	.word	0x2000018d

08002208 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	460b      	mov	r3, r1
 8002212:	607a      	str	r2, [r7, #4]
 8002214:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4798      	blx	r3

  return;
 800221a:	bf00      	nop
}
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
	...

08002224 <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60b9      	str	r1, [r7, #8]
 800222c:	607b      	str	r3, [r7, #4]
 800222e:	4603      	mov	r3, r0
 8002230:	73fb      	strb	r3, [r7, #15]
 8002232:	4613      	mov	r3, r2
 8002234:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 800223a:	2300      	movs	r3, #0
 800223c:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 800223e:	7bfb      	ldrb	r3, [r7, #15]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d10e      	bne.n	8002262 <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 8002244:	4a17      	ldr	r2, [pc, #92]	@ (80022a4 <HW_UART_Transmit_DMA+0x80>)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 800224a:	4b17      	ldr	r3, [pc, #92]	@ (80022a8 <HW_UART_Transmit_DMA+0x84>)
 800224c:	4a17      	ldr	r2, [pc, #92]	@ (80022ac <HW_UART_Transmit_DMA+0x88>)
 800224e:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8002250:	89bb      	ldrh	r3, [r7, #12]
 8002252:	461a      	mov	r2, r3
 8002254:	68b9      	ldr	r1, [r7, #8]
 8002256:	4814      	ldr	r0, [pc, #80]	@ (80022a8 <HW_UART_Transmit_DMA+0x84>)
 8002258:	f005 f894 	bl	8007384 <HAL_UART_Transmit_DMA>
 800225c:	4603      	mov	r3, r0
 800225e:	75fb      	strb	r3, [r7, #23]
            break;
 8002260:	e000      	b.n	8002264 <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8002262:	bf00      	nop
    }

    switch (hal_status)
 8002264:	7dfb      	ldrb	r3, [r7, #23]
 8002266:	2b03      	cmp	r3, #3
 8002268:	d816      	bhi.n	8002298 <HW_UART_Transmit_DMA+0x74>
 800226a:	a201      	add	r2, pc, #4	@ (adr r2, 8002270 <HW_UART_Transmit_DMA+0x4c>)
 800226c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002270:	08002281 	.word	0x08002281
 8002274:	08002287 	.word	0x08002287
 8002278:	0800228d 	.word	0x0800228d
 800227c:	08002293 	.word	0x08002293
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 8002280:	2300      	movs	r3, #0
 8002282:	75bb      	strb	r3, [r7, #22]
            break;
 8002284:	e009      	b.n	800229a <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 8002286:	2301      	movs	r3, #1
 8002288:	75bb      	strb	r3, [r7, #22]
            break;
 800228a:	e006      	b.n	800229a <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 800228c:	2302      	movs	r3, #2
 800228e:	75bb      	strb	r3, [r7, #22]
            break;
 8002290:	e003      	b.n	800229a <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 8002292:	2303      	movs	r3, #3
 8002294:	75bb      	strb	r3, [r7, #22]
            break;
 8002296:	e000      	b.n	800229a <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 8002298:	bf00      	nop
    }

    return hw_status;
 800229a:	7dbb      	ldrb	r3, [r7, #22]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	200001a0 	.word	0x200001a0
 80022a8:	2000029c 	.word	0x2000029c
 80022ac:	40013800 	.word	0x40013800

080022b0 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	461a      	mov	r2, r3
 80022be:	4b09      	ldr	r3, [pc, #36]	@ (80022e4 <HAL_UART_RxCpltCallback+0x34>)
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d107      	bne.n	80022d4 <HAL_UART_RxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1RxCb)
 80022c4:	4b08      	ldr	r3, [pc, #32]	@ (80022e8 <HAL_UART_RxCpltCallback+0x38>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d005      	beq.n	80022d8 <HAL_UART_RxCpltCallback+0x28>
            {
                HW_huart1RxCb();
 80022cc:	4b06      	ldr	r3, [pc, #24]	@ (80022e8 <HAL_UART_RxCpltCallback+0x38>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4798      	blx	r3
            }
            break;
 80022d2:	e001      	b.n	80022d8 <HAL_UART_RxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 80022d4:	bf00      	nop
 80022d6:	e000      	b.n	80022da <HAL_UART_RxCpltCallback+0x2a>
            break;
 80022d8:	bf00      	nop
    }

    return;
 80022da:	bf00      	nop
}
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40013800 	.word	0x40013800
 80022e8:	2000019c 	.word	0x2000019c

080022ec <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	461a      	mov	r2, r3
 80022fa:	4b09      	ldr	r3, [pc, #36]	@ (8002320 <HAL_UART_TxCpltCallback+0x34>)
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d107      	bne.n	8002310 <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 8002300:	4b08      	ldr	r3, [pc, #32]	@ (8002324 <HAL_UART_TxCpltCallback+0x38>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d005      	beq.n	8002314 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <HAL_UART_TxCpltCallback+0x38>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4798      	blx	r3
            }
            break;
 800230e:	e001      	b.n	8002314 <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 8002310:	bf00      	nop
 8002312:	e000      	b.n	8002316 <HAL_UART_TxCpltCallback+0x2a>
            break;
 8002314:	bf00      	nop
    }

    return;
 8002316:	bf00      	nop
}
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40013800 	.word	0x40013800
 8002324:	200001a0 	.word	0x200001a0

08002328 <LL_RCC_LSE_SetDriveCapability>:
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002330:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002338:	f023 0218 	bic.w	r2, r3, #24
 800233c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4313      	orrs	r3, r2
 8002344:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <LL_AHB1_GRP1_EnableClock>:
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800235c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002360:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002362:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4313      	orrs	r3, r2
 800236a:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800236c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002370:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4013      	ands	r3, r2
 8002376:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002378:	68fb      	ldr	r3, [r7, #12]
}
 800237a:	bf00      	nop
 800237c:	3714      	adds	r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <LL_AHB2_GRP1_EnableClock>:
{
 8002386:	b480      	push	{r7}
 8002388:	b085      	sub	sp, #20
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800238e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002392:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002394:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4313      	orrs	r3, r2
 800239c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800239e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4013      	ands	r3, r2
 80023a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023aa:	68fb      	ldr	r3, [r7, #12]
}
 80023ac:	bf00      	nop
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023be:	f000 fde3 	bl	8002f88 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80023c2:	f7fe fdc1 	bl	8000f48 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023c6:	f000 f831 	bl	800242c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80023ca:	f000 f891 	bl	80024f0 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80023ce:	f000 f8af 	bl	8002530 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023d2:	f000 fa39 	bl	8002848 <MX_GPIO_Init>
  MX_DMA_Init();
 80023d6:	f000 fa25 	bl	8002824 <MX_DMA_Init>
  MX_RTC_Init();
 80023da:	f000 f8c5 	bl	8002568 <MX_RTC_Init>
  MX_TIM17_Init();
 80023de:	f000 f9ad 	bl	800273c <MX_TIM17_Init>
  MX_TIM2_Init();
 80023e2:	f000 f92b 	bl	800263c <MX_TIM2_Init>
  MX_RF_Init();
 80023e6:	f000 f8b7 	bl	8002558 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80023ea:	2100      	movs	r1, #0
 80023ec:	480c      	ldr	r0, [pc, #48]	@ (8002420 <main+0x68>)
 80023ee:	f004 f847 	bl	8006480 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80023f2:	2104      	movs	r1, #4
 80023f4:	480a      	ldr	r0, [pc, #40]	@ (8002420 <main+0x68>)
 80023f6:	f004 f843 	bl	8006480 <HAL_TIM_IC_Start_IT>
	TLC59731_Init(LED_RGB_GPIO_Port, LED_RGB_Pin, LED_RGB_CS_GPIO_Port, LED_RGB_CS_Pin, &htim17);
 80023fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002424 <main+0x6c>)
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	2302      	movs	r3, #2
 8002400:	4a09      	ldr	r2, [pc, #36]	@ (8002428 <main+0x70>)
 8002402:	2180      	movs	r1, #128	@ 0x80
 8002404:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002408:	f009 fa10 	bl	800b82c <TLC59731_Init>
	TLC59731_SetRGB(5, 25, 5);
 800240c:	2205      	movs	r2, #5
 800240e:	2119      	movs	r1, #25
 8002410:	2005      	movs	r0, #5
 8002412:	f009 fa35 	bl	800b880 <TLC59731_SetRGB>
  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002416:	f7fe fda5 	bl	8000f64 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
    /* USER CODE END WHILE */
    MX_APPE_Process();
 800241a:	f7ff f852 	bl	80014c2 <MX_APPE_Process>
 800241e:	e7fc      	b.n	800241a <main+0x62>
 8002420:	20000204 	.word	0x20000204
 8002424:	20000250 	.word	0x20000250
 8002428:	48001c00 	.word	0x48001c00

0800242c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b09a      	sub	sp, #104	@ 0x68
 8002430:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002432:	f107 0320 	add.w	r3, r7, #32
 8002436:	2248      	movs	r2, #72	@ 0x48
 8002438:	2100      	movs	r1, #0
 800243a:	4618      	mov	r0, r3
 800243c:	f00c fa86 	bl	800e94c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002440:	1d3b      	adds	r3, r7, #4
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	605a      	str	r2, [r3, #4]
 8002448:	609a      	str	r2, [r3, #8]
 800244a:	60da      	str	r2, [r3, #12]
 800244c:	611a      	str	r2, [r3, #16]
 800244e:	615a      	str	r2, [r3, #20]
 8002450:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002452:	f001 fd35 	bl	8003ec0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8002456:	2010      	movs	r0, #16
 8002458:	f7ff ff66 	bl	8002328 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800245c:	4b23      	ldr	r3, [pc, #140]	@ (80024ec <SystemClock_Config+0xc0>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002464:	4a21      	ldr	r2, [pc, #132]	@ (80024ec <SystemClock_Config+0xc0>)
 8002466:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800246a:	6013      	str	r3, [r2, #0]
 800246c:	4b1f      	ldr	r3, [pc, #124]	@ (80024ec <SystemClock_Config+0xc0>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002474:	603b      	str	r3, [r7, #0]
 8002476:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002478:	2327      	movs	r3, #39	@ 0x27
 800247a:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800247c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002480:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002482:	2301      	movs	r3, #1
 8002484:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002486:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800248a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800248c:	2301      	movs	r3, #1
 800248e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002490:	2340      	movs	r3, #64	@ 0x40
 8002492:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8002494:	2300      	movs	r3, #0
 8002496:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8002498:	23a0      	movs	r3, #160	@ 0xa0
 800249a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800249c:	2300      	movs	r3, #0
 800249e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024a0:	f107 0320 	add.w	r3, r7, #32
 80024a4:	4618      	mov	r0, r3
 80024a6:	f002 f89f 	bl	80045e8 <HAL_RCC_OscConfig>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80024b0:	f000 fa0a 	bl	80028c8 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80024b4:	236f      	movs	r3, #111	@ 0x6f
 80024b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024bc:	2300      	movs	r3, #0
 80024be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024c0:	2300      	movs	r3, #0
 80024c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80024c8:	2300      	movs	r3, #0
 80024ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80024cc:	2300      	movs	r3, #0
 80024ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80024d0:	1d3b      	adds	r3, r7, #4
 80024d2:	2101      	movs	r1, #1
 80024d4:	4618      	mov	r0, r3
 80024d6:	f002 fbfb 	bl	8004cd0 <HAL_RCC_ClockConfig>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80024e0:	f000 f9f2 	bl	80028c8 <Error_Handler>
  }
}
 80024e4:	bf00      	nop
 80024e6:	3768      	adds	r7, #104	@ 0x68
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	58000400 	.word	0x58000400

080024f0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b094      	sub	sp, #80	@ 0x50
 80024f4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024f6:	463b      	mov	r3, r7
 80024f8:	2250      	movs	r2, #80	@ 0x50
 80024fa:	2100      	movs	r1, #0
 80024fc:	4618      	mov	r0, r3
 80024fe:	f00c fa25 	bl	800e94c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8002502:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002506:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002508:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800250c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800250e:	2300      	movs	r3, #0
 8002510:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002512:	2310      	movs	r3, #16
 8002514:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002516:	463b      	mov	r3, r7
 8002518:	4618      	mov	r0, r3
 800251a:	f003 f816 	bl	800554a <HAL_RCCEx_PeriphCLKConfig>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002524:	f000 f9d0 	bl	80028c8 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8002528:	bf00      	nop
 800252a:	3750      	adds	r7, #80	@ 0x50
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002534:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <MX_IPCC_Init+0x20>)
 8002536:	4a07      	ldr	r2, [pc, #28]	@ (8002554 <MX_IPCC_Init+0x24>)
 8002538:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800253a:	4805      	ldr	r0, [pc, #20]	@ (8002550 <MX_IPCC_Init+0x20>)
 800253c:	f001 fc3a 	bl	8003db4 <HAL_IPCC_Init>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002546:	f000 f9bf 	bl	80028c8 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800254a:	bf00      	nop
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	200001a4 	.word	0x200001a4
 8002554:	58000c00 	.word	0x58000c00

08002558 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 800255c:	bf00      	nop
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
	...

08002568 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b086      	sub	sp, #24
 800256c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800256e:	1d3b      	adds	r3, r7, #4
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	605a      	str	r2, [r3, #4]
 8002576:	609a      	str	r2, [r3, #8]
 8002578:	60da      	str	r2, [r3, #12]
 800257a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800257c:	2300      	movs	r3, #0
 800257e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002580:	4b2c      	ldr	r3, [pc, #176]	@ (8002634 <MX_RTC_Init+0xcc>)
 8002582:	4a2d      	ldr	r2, [pc, #180]	@ (8002638 <MX_RTC_Init+0xd0>)
 8002584:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002586:	4b2b      	ldr	r3, [pc, #172]	@ (8002634 <MX_RTC_Init+0xcc>)
 8002588:	2200      	movs	r2, #0
 800258a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 800258c:	4b29      	ldr	r3, [pc, #164]	@ (8002634 <MX_RTC_Init+0xcc>)
 800258e:	220f      	movs	r2, #15
 8002590:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002592:	4b28      	ldr	r3, [pc, #160]	@ (8002634 <MX_RTC_Init+0xcc>)
 8002594:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002598:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800259a:	4b26      	ldr	r3, [pc, #152]	@ (8002634 <MX_RTC_Init+0xcc>)
 800259c:	2200      	movs	r2, #0
 800259e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80025a0:	4b24      	ldr	r3, [pc, #144]	@ (8002634 <MX_RTC_Init+0xcc>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80025a6:	4b23      	ldr	r3, [pc, #140]	@ (8002634 <MX_RTC_Init+0xcc>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80025ac:	4b21      	ldr	r3, [pc, #132]	@ (8002634 <MX_RTC_Init+0xcc>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80025b2:	4820      	ldr	r0, [pc, #128]	@ (8002634 <MX_RTC_Init+0xcc>)
 80025b4:	f003 fa50 	bl	8005a58 <HAL_RTC_Init>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80025be:	f000 f983 	bl	80028c8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80025ca:	2300      	movs	r3, #0
 80025cc:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_SET;
 80025d6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80025da:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80025dc:	1d3b      	adds	r3, r7, #4
 80025de:	2201      	movs	r2, #1
 80025e0:	4619      	mov	r1, r3
 80025e2:	4814      	ldr	r0, [pc, #80]	@ (8002634 <MX_RTC_Init+0xcc>)
 80025e4:	f003 fac0 	bl	8005b68 <HAL_RTC_SetTime>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <MX_RTC_Init+0x8a>
  {
    Error_Handler();
 80025ee:	f000 f96b 	bl	80028c8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80025f2:	2301      	movs	r3, #1
 80025f4:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80025f6:	2301      	movs	r3, #1
 80025f8:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80025fa:	2301      	movs	r3, #1
 80025fc:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80025fe:	2300      	movs	r3, #0
 8002600:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002602:	463b      	mov	r3, r7
 8002604:	2201      	movs	r2, #1
 8002606:	4619      	mov	r1, r3
 8002608:	480a      	ldr	r0, [pc, #40]	@ (8002634 <MX_RTC_Init+0xcc>)
 800260a:	f003 fbaa 	bl	8005d62 <HAL_RTC_SetDate>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_RTC_Init+0xb0>
  {
    Error_Handler();
 8002614:	f000 f958 	bl	80028c8 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002618:	2200      	movs	r2, #0
 800261a:	2100      	movs	r1, #0
 800261c:	4805      	ldr	r0, [pc, #20]	@ (8002634 <MX_RTC_Init+0xcc>)
 800261e:	f003 fd3b 	bl	8006098 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8002628:	f000 f94e 	bl	80028c8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800262c:	bf00      	nop
 800262e:	3718      	adds	r7, #24
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	200001e0 	.word	0x200001e0
 8002638:	40002800 	.word	0x40002800

0800263c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b08c      	sub	sp, #48	@ 0x30
 8002640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002642:	f107 0320 	add.w	r3, r7, #32
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	605a      	str	r2, [r3, #4]
 800264c:	609a      	str	r2, [r3, #8]
 800264e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002650:	f107 0314 	add.w	r3, r7, #20
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	605a      	str	r2, [r3, #4]
 800265a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800265c:	1d3b      	adds	r3, r7, #4
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]
 8002664:	609a      	str	r2, [r3, #8]
 8002666:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002668:	4b33      	ldr	r3, [pc, #204]	@ (8002738 <MX_TIM2_Init+0xfc>)
 800266a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800266e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 320-1;
 8002670:	4b31      	ldr	r3, [pc, #196]	@ (8002738 <MX_TIM2_Init+0xfc>)
 8002672:	f240 123f 	movw	r2, #319	@ 0x13f
 8002676:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002678:	4b2f      	ldr	r3, [pc, #188]	@ (8002738 <MX_TIM2_Init+0xfc>)
 800267a:	2200      	movs	r2, #0
 800267c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800267e:	4b2e      	ldr	r3, [pc, #184]	@ (8002738 <MX_TIM2_Init+0xfc>)
 8002680:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002684:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002686:	4b2c      	ldr	r3, [pc, #176]	@ (8002738 <MX_TIM2_Init+0xfc>)
 8002688:	2200      	movs	r2, #0
 800268a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800268c:	4b2a      	ldr	r3, [pc, #168]	@ (8002738 <MX_TIM2_Init+0xfc>)
 800268e:	2200      	movs	r2, #0
 8002690:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002692:	4829      	ldr	r0, [pc, #164]	@ (8002738 <MX_TIM2_Init+0xfc>)
 8002694:	f003 fdcc 	bl	8006230 <HAL_TIM_Base_Init>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800269e:	f000 f913 	bl	80028c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026a6:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80026a8:	f107 0320 	add.w	r3, r7, #32
 80026ac:	4619      	mov	r1, r3
 80026ae:	4822      	ldr	r0, [pc, #136]	@ (8002738 <MX_TIM2_Init+0xfc>)
 80026b0:	f004 f9af 	bl	8006a12 <HAL_TIM_ConfigClockSource>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80026ba:	f000 f905 	bl	80028c8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80026be:	481e      	ldr	r0, [pc, #120]	@ (8002738 <MX_TIM2_Init+0xfc>)
 80026c0:	f003 fe7c 	bl	80063bc <HAL_TIM_IC_Init>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80026ca:	f000 f8fd 	bl	80028c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026d2:	2300      	movs	r3, #0
 80026d4:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026d6:	f107 0314 	add.w	r3, r7, #20
 80026da:	4619      	mov	r1, r3
 80026dc:	4816      	ldr	r0, [pc, #88]	@ (8002738 <MX_TIM2_Init+0xfc>)
 80026de:	f004 fd53 	bl	8007188 <HAL_TIMEx_MasterConfigSynchronization>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80026e8:	f000 f8ee 	bl	80028c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80026ec:	2300      	movs	r3, #0
 80026ee:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80026f0:	2301      	movs	r3, #1
 80026f2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80026f4:	2300      	movs	r3, #0
 80026f6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80026f8:	2300      	movs	r3, #0
 80026fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80026fc:	1d3b      	adds	r3, r7, #4
 80026fe:	2200      	movs	r2, #0
 8002700:	4619      	mov	r1, r3
 8002702:	480d      	ldr	r0, [pc, #52]	@ (8002738 <MX_TIM2_Init+0xfc>)
 8002704:	f004 f8e9 	bl	80068da <HAL_TIM_IC_ConfigChannel>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800270e:	f000 f8db 	bl	80028c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002712:	2302      	movs	r3, #2
 8002714:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002716:	2302      	movs	r3, #2
 8002718:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800271a:	1d3b      	adds	r3, r7, #4
 800271c:	2204      	movs	r2, #4
 800271e:	4619      	mov	r1, r3
 8002720:	4805      	ldr	r0, [pc, #20]	@ (8002738 <MX_TIM2_Init+0xfc>)
 8002722:	f004 f8da 	bl	80068da <HAL_TIM_IC_ConfigChannel>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 800272c:	f000 f8cc 	bl	80028c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002730:	bf00      	nop
 8002732:	3730      	adds	r7, #48	@ 0x30
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000204 	.word	0x20000204

0800273c <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8002740:	4b0f      	ldr	r3, [pc, #60]	@ (8002780 <MX_TIM17_Init+0x44>)
 8002742:	4a10      	ldr	r2, [pc, #64]	@ (8002784 <MX_TIM17_Init+0x48>)
 8002744:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8002746:	4b0e      	ldr	r3, [pc, #56]	@ (8002780 <MX_TIM17_Init+0x44>)
 8002748:	2200      	movs	r2, #0
 800274a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800274c:	4b0c      	ldr	r3, [pc, #48]	@ (8002780 <MX_TIM17_Init+0x44>)
 800274e:	2200      	movs	r2, #0
 8002750:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8002752:	4b0b      	ldr	r3, [pc, #44]	@ (8002780 <MX_TIM17_Init+0x44>)
 8002754:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002758:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800275a:	4b09      	ldr	r3, [pc, #36]	@ (8002780 <MX_TIM17_Init+0x44>)
 800275c:	2200      	movs	r2, #0
 800275e:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002760:	4b07      	ldr	r3, [pc, #28]	@ (8002780 <MX_TIM17_Init+0x44>)
 8002762:	2200      	movs	r2, #0
 8002764:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002766:	4b06      	ldr	r3, [pc, #24]	@ (8002780 <MX_TIM17_Init+0x44>)
 8002768:	2200      	movs	r2, #0
 800276a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800276c:	4804      	ldr	r0, [pc, #16]	@ (8002780 <MX_TIM17_Init+0x44>)
 800276e:	f003 fd5f 	bl	8006230 <HAL_TIM_Base_Init>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8002778:	f000 f8a6 	bl	80028c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800277c:	bf00      	nop
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20000250 	.word	0x20000250
 8002784:	40014800 	.word	0x40014800

08002788 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800278c:	4b23      	ldr	r3, [pc, #140]	@ (800281c <MX_USART1_UART_Init+0x94>)
 800278e:	4a24      	ldr	r2, [pc, #144]	@ (8002820 <MX_USART1_UART_Init+0x98>)
 8002790:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002792:	4b22      	ldr	r3, [pc, #136]	@ (800281c <MX_USART1_UART_Init+0x94>)
 8002794:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002798:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800279a:	4b20      	ldr	r3, [pc, #128]	@ (800281c <MX_USART1_UART_Init+0x94>)
 800279c:	2200      	movs	r2, #0
 800279e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027a0:	4b1e      	ldr	r3, [pc, #120]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027a6:	4b1d      	ldr	r3, [pc, #116]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027ac:	4b1b      	ldr	r3, [pc, #108]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027ae:	220c      	movs	r2, #12
 80027b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027b2:	4b1a      	ldr	r3, [pc, #104]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 80027b8:	4b18      	ldr	r3, [pc, #96]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027ba:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80027be:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027c0:	4b16      	ldr	r3, [pc, #88]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027c6:	4b15      	ldr	r3, [pc, #84]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027cc:	4b13      	ldr	r3, [pc, #76]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027d2:	4812      	ldr	r0, [pc, #72]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027d4:	f004 fd76 	bl	80072c4 <HAL_UART_Init>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80027de:	f000 f873 	bl	80028c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027e2:	2100      	movs	r1, #0
 80027e4:	480d      	ldr	r0, [pc, #52]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027e6:	f005 ffec 	bl	80087c2 <HAL_UARTEx_SetTxFifoThreshold>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80027f0:	f000 f86a 	bl	80028c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027f4:	2100      	movs	r1, #0
 80027f6:	4809      	ldr	r0, [pc, #36]	@ (800281c <MX_USART1_UART_Init+0x94>)
 80027f8:	f006 f821 	bl	800883e <HAL_UARTEx_SetRxFifoThreshold>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002802:	f000 f861 	bl	80028c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002806:	4805      	ldr	r0, [pc, #20]	@ (800281c <MX_USART1_UART_Init+0x94>)
 8002808:	f005 ffa2 	bl	8008750 <HAL_UARTEx_DisableFifoMode>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002812:	f000 f859 	bl	80028c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002816:	bf00      	nop
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	2000029c 	.word	0x2000029c
 8002820:	40013800 	.word	0x40013800

08002824 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002828:	2004      	movs	r0, #4
 800282a:	f7ff fd93 	bl	8002354 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800282e:	2001      	movs	r0, #1
 8002830:	f7ff fd90 	bl	8002354 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 15, 0);
 8002834:	2200      	movs	r2, #0
 8002836:	210f      	movs	r1, #15
 8002838:	200b      	movs	r0, #11
 800283a:	f000 fd7e 	bl	800333a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800283e:	200b      	movs	r0, #11
 8002840:	f000 fd95 	bl	800336e <HAL_NVIC_EnableIRQ>

}
 8002844:	bf00      	nop
 8002846:	bd80      	pop	{r7, pc}

08002848 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284e:	1d3b      	adds	r3, r7, #4
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	60da      	str	r2, [r3, #12]
 800285a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800285c:	2001      	movs	r0, #1
 800285e:	f7ff fd92 	bl	8002386 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002862:	2002      	movs	r0, #2
 8002864:	f7ff fd8f 	bl	8002386 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002868:	2080      	movs	r0, #128	@ 0x80
 800286a:	f7ff fd8c 	bl	8002386 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RGB_GPIO_Port, LED_RGB_Pin, GPIO_PIN_RESET);
 800286e:	2200      	movs	r2, #0
 8002870:	2180      	movs	r1, #128	@ 0x80
 8002872:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002876:	f001 fa61 	bl	8003d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RGB_CS_GPIO_Port, LED_RGB_CS_Pin, GPIO_PIN_RESET);
 800287a:	2200      	movs	r2, #0
 800287c:	2102      	movs	r1, #2
 800287e:	4811      	ldr	r0, [pc, #68]	@ (80028c4 <MX_GPIO_Init+0x7c>)
 8002880:	f001 fa5c 	bl	8003d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RGB_Pin */
  GPIO_InitStruct.Pin = LED_RGB_Pin;
 8002884:	2380      	movs	r3, #128	@ 0x80
 8002886:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002888:	2301      	movs	r3, #1
 800288a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288c:	2300      	movs	r3, #0
 800288e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002890:	2300      	movs	r3, #0
 8002892:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_RGB_GPIO_Port, &GPIO_InitStruct);
 8002894:	1d3b      	adds	r3, r7, #4
 8002896:	4619      	mov	r1, r3
 8002898:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800289c:	f001 f8de 	bl	8003a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RGB_CS_Pin */
  GPIO_InitStruct.Pin = LED_RGB_CS_Pin;
 80028a0:	2302      	movs	r3, #2
 80028a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028a4:	2301      	movs	r3, #1
 80028a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2300      	movs	r3, #0
 80028ae:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_RGB_CS_GPIO_Port, &GPIO_InitStruct);
 80028b0:	1d3b      	adds	r3, r7, #4
 80028b2:	4619      	mov	r1, r3
 80028b4:	4803      	ldr	r0, [pc, #12]	@ (80028c4 <MX_GPIO_Init+0x7c>)
 80028b6:	f001 f8d1 	bl	8003a5c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80028ba:	bf00      	nop
 80028bc:	3718      	adds	r7, #24
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	48001c00 	.word	0x48001c00

080028c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80028cc:	b672      	cpsid	i
}
 80028ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80028d0:	bf00      	nop
 80028d2:	e7fd      	b.n	80028d0 <Error_Handler+0x8>

080028d4 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80028d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80028ec:	bf00      	nop
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <LL_AHB2_GRP1_EnableClock>:
{
 80028f6:	b480      	push	{r7}
 80028f8:	b085      	sub	sp, #20
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80028fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002902:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002904:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4313      	orrs	r3, r2
 800290c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800290e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002912:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	4013      	ands	r3, r2
 8002918:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800291a:	68fb      	ldr	r3, [r7, #12]
}
 800291c:	bf00      	nop
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <LL_AHB3_GRP1_EnableClock>:
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002930:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002934:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002936:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4313      	orrs	r3, r2
 800293e:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002944:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4013      	ands	r3, r2
 800294a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800294c:	68fb      	ldr	r3, [r7, #12]
}
 800294e:	bf00      	nop
 8002950:	3714      	adds	r7, #20
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <LL_APB1_GRP1_EnableClock>:
{
 800295a:	b480      	push	{r7}
 800295c:	b085      	sub	sp, #20
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002962:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002966:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002968:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4313      	orrs	r3, r2
 8002970:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002972:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002976:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4013      	ands	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800297e:	68fb      	ldr	r3, [r7, #12]
}
 8002980:	bf00      	nop
 8002982:	3714      	adds	r7, #20
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <LL_APB2_GRP1_EnableClock>:
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002994:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002998:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800299a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80029a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029a8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4013      	ands	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029b0:	68fb      	ldr	r3, [r7, #12]
}
 80029b2:	bf00      	nop
 80029b4:	3714      	adds	r7, #20
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80029c2:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80029c6:	f7ff ffaf 	bl	8002928 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80029ca:	2200      	movs	r2, #0
 80029cc:	2100      	movs	r1, #0
 80029ce:	202e      	movs	r0, #46	@ 0x2e
 80029d0:	f000 fcb3 	bl	800333a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80029d4:	202e      	movs	r0, #46	@ 0x2e
 80029d6:	f000 fcca 	bl	800336e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029da:	bf00      	nop
 80029dc:	bd80      	pop	{r7, pc}
	...

080029e0 <HAL_IPCC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002a24 <HAL_IPCC_MspInit+0x44>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d113      	bne.n	8002a1a <HAL_IPCC_MspInit+0x3a>
  {
    /* USER CODE BEGIN IPCC_MspInit 0 */

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80029f2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80029f6:	f7ff ff97 	bl	8002928 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 80029fa:	2200      	movs	r2, #0
 80029fc:	2100      	movs	r1, #0
 80029fe:	202c      	movs	r0, #44	@ 0x2c
 8002a00:	f000 fc9b 	bl	800333a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8002a04:	202c      	movs	r0, #44	@ 0x2c
 8002a06:	f000 fcb2 	bl	800336e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	202d      	movs	r0, #45	@ 0x2d
 8002a10:	f000 fc93 	bl	800333a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8002a14:	202d      	movs	r0, #45	@ 0x2d
 8002a16:	f000 fcaa 	bl	800336e <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 8002a1a:	bf00      	nop
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	58000c00 	.word	0x58000c00

08002a28 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b096      	sub	sp, #88	@ 0x58
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a30:	f107 0308 	add.w	r3, r7, #8
 8002a34:	2250      	movs	r2, #80	@ 0x50
 8002a36:	2100      	movs	r1, #0
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f00b ff87 	bl	800e94c <memset>
  if(hrtc->Instance==RTC)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a12      	ldr	r2, [pc, #72]	@ (8002a8c <HAL_RTC_MspInit+0x64>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d11d      	bne.n	8002a84 <HAL_RTC_MspInit+0x5c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002a48:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a4c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002a4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a52:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a54:	f107 0308 	add.w	r3, r7, #8
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f002 fd76 	bl	800554a <HAL_RCCEx_PeriphCLKConfig>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002a64:	f7ff ff30 	bl	80028c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a68:	f7ff ff34 	bl	80028d4 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002a6c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002a70:	f7ff ff73 	bl	800295a <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8002a74:	2200      	movs	r2, #0
 8002a76:	2100      	movs	r1, #0
 8002a78:	2003      	movs	r0, #3
 8002a7a:	f000 fc5e 	bl	800333a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8002a7e:	2003      	movs	r0, #3
 8002a80:	f000 fc75 	bl	800336e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002a84:	bf00      	nop
 8002a86:	3758      	adds	r7, #88	@ 0x58
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40002800 	.word	0x40002800

08002a90 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b088      	sub	sp, #32
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a98:	f107 030c 	add.w	r3, r7, #12
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	605a      	str	r2, [r3, #4]
 8002aa2:	609a      	str	r2, [r3, #8]
 8002aa4:	60da      	str	r2, [r3, #12]
 8002aa6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ab0:	d11f      	bne.n	8002af2 <HAL_TIM_Base_MspInit+0x62>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ab2:	2001      	movs	r0, #1
 8002ab4:	f7ff ff51 	bl	800295a <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab8:	2001      	movs	r0, #1
 8002aba:	f7ff ff1c 	bl	80028f6 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002abe:	2320      	movs	r3, #32
 8002ac0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aca:	2300      	movs	r3, #0
 8002acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad2:	f107 030c 	add.w	r3, r7, #12
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002adc:	f000 ffbe 	bl	8003a5c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	201c      	movs	r0, #28
 8002ae6:	f000 fc28 	bl	800333a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002aea:	201c      	movs	r0, #28
 8002aec:	f000 fc3f 	bl	800336e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002af0:	e010      	b.n	8002b14 <HAL_TIM_Base_MspInit+0x84>
  else if(htim_base->Instance==TIM17)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a09      	ldr	r2, [pc, #36]	@ (8002b1c <HAL_TIM_Base_MspInit+0x8c>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d10b      	bne.n	8002b14 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002afc:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002b00:	f7ff ff44 	bl	800298c <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8002b04:	2200      	movs	r2, #0
 8002b06:	2100      	movs	r1, #0
 8002b08:	201a      	movs	r0, #26
 8002b0a:	f000 fc16 	bl	800333a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002b0e:	201a      	movs	r0, #26
 8002b10:	f000 fc2d 	bl	800336e <HAL_NVIC_EnableIRQ>
}
 8002b14:	bf00      	nop
 8002b16:	3720      	adds	r7, #32
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40014800 	.word	0x40014800

08002b20 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b09c      	sub	sp, #112	@ 0x70
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b28:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	605a      	str	r2, [r3, #4]
 8002b32:	609a      	str	r2, [r3, #8]
 8002b34:	60da      	str	r2, [r3, #12]
 8002b36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b38:	f107 030c 	add.w	r3, r7, #12
 8002b3c:	2250      	movs	r2, #80	@ 0x50
 8002b3e:	2100      	movs	r1, #0
 8002b40:	4618      	mov	r0, r3
 8002b42:	f00b ff03 	bl	800e94c <memset>
  if(huart->Instance==USART1)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a39      	ldr	r2, [pc, #228]	@ (8002c30 <HAL_UART_MspInit+0x110>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d16a      	bne.n	8002c26 <HAL_UART_MspInit+0x106>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b50:	2301      	movs	r3, #1
 8002b52:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b54:	2300      	movs	r3, #0
 8002b56:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b58:	f107 030c 	add.w	r3, r7, #12
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f002 fcf4 	bl	800554a <HAL_RCCEx_PeriphCLKConfig>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002b68:	f7ff feae 	bl	80028c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b6c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002b70:	f7ff ff0c 	bl	800298c <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b74:	2001      	movs	r0, #1
 8002b76:	f7ff febe 	bl	80028f6 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b7a:	2002      	movs	r0, #2
 8002b7c:	f7ff febb 	bl	80028f6 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b86:	2302      	movs	r3, #2
 8002b88:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b92:	2307      	movs	r3, #7
 8002b94:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b96:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ba0:	f000 ff5c 	bl	8003a5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ba4:	2340      	movs	r3, #64	@ 0x40
 8002ba6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bb4:	2307      	movs	r3, #7
 8002bb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bb8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	481d      	ldr	r0, [pc, #116]	@ (8002c34 <HAL_UART_MspInit+0x114>)
 8002bc0:	f000 ff4c 	bl	8003a5c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 8002bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002bc6:	4a1d      	ldr	r2, [pc, #116]	@ (8002c3c <HAL_UART_MspInit+0x11c>)
 8002bc8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002bca:	4b1b      	ldr	r3, [pc, #108]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002bcc:	220f      	movs	r2, #15
 8002bce:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bd0:	4b19      	ldr	r3, [pc, #100]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002bd2:	2210      	movs	r2, #16
 8002bd4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bd6:	4b18      	ldr	r3, [pc, #96]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bdc:	4b16      	ldr	r3, [pc, #88]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002bde:	2280      	movs	r2, #128	@ 0x80
 8002be0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002be2:	4b15      	ldr	r3, [pc, #84]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002be8:	4b13      	ldr	r3, [pc, #76]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002bee:	4b12      	ldr	r3, [pc, #72]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bf4:	4b10      	ldr	r3, [pc, #64]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002bfa:	480f      	ldr	r0, [pc, #60]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002bfc:	f000 fbfc 	bl	80033f8 <HAL_DMA_Init>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 8002c06:	f7ff fe5f 	bl	80028c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002c0e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002c10:	4a09      	ldr	r2, [pc, #36]	@ (8002c38 <HAL_UART_MspInit+0x118>)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002c16:	2200      	movs	r2, #0
 8002c18:	2100      	movs	r1, #0
 8002c1a:	2024      	movs	r0, #36	@ 0x24
 8002c1c:	f000 fb8d 	bl	800333a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c20:	2024      	movs	r0, #36	@ 0x24
 8002c22:	f000 fba4 	bl	800336e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002c26:	bf00      	nop
 8002c28:	3770      	adds	r7, #112	@ 0x70
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40013800 	.word	0x40013800
 8002c34:	48000400 	.word	0x48000400
 8002c38:	20000368 	.word	0x20000368
 8002c3c:	40020008 	.word	0x40020008

08002c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c44:	bf00      	nop
 8002c46:	e7fd      	b.n	8002c44 <NMI_Handler+0x4>

08002c48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c4c:	bf00      	nop
 8002c4e:	e7fd      	b.n	8002c4c <HardFault_Handler+0x4>

08002c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c54:	bf00      	nop
 8002c56:	e7fd      	b.n	8002c54 <MemManage_Handler+0x4>

08002c58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c5c:	bf00      	nop
 8002c5e:	e7fd      	b.n	8002c5c <BusFault_Handler+0x4>

08002c60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c64:	bf00      	nop
 8002c66:	e7fd      	b.n	8002c64 <UsageFault_Handler+0x4>

08002c68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c6c:	bf00      	nop
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c76:	b480      	push	{r7}
 8002c78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c88:	bf00      	nop
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr

08002c92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c96:	f000 f9d1 	bl	800303c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c9a:	bf00      	nop
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002ca2:	f7fe ff8b 	bl	8001bbc <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8002ca6:	bf00      	nop
 8002ca8:	bd80      	pop	{r7, pc}
	...

08002cac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002cb0:	4802      	ldr	r0, [pc, #8]	@ (8002cbc <DMA1_Channel1_IRQHandler+0x10>)
 8002cb2:	f000 fd82 	bl	80037ba <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20000368 	.word	0x20000368

08002cc0 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002cc4:	4802      	ldr	r0, [pc, #8]	@ (8002cd0 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8002cc6:	f003 fd01 	bl	80066cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000250 	.word	0x20000250

08002cd4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002cd8:	4802      	ldr	r0, [pc, #8]	@ (8002ce4 <TIM2_IRQHandler+0x10>)
 8002cda:	f003 fcf7 	bl	80066cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002cde:	bf00      	nop
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	20000204 	.word	0x20000204

08002ce8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002cec:	4802      	ldr	r0, [pc, #8]	@ (8002cf8 <USART1_IRQHandler+0x10>)
 8002cee:	f004 fbc9 	bl	8007484 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	2000029c 	.word	0x2000029c

08002cfc <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8002d00:	f00a ff26 	bl	800db50 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8002d04:	bf00      	nop
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8002d0c:	f00a ff56 	bl	800dbbc <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8002d10:	bf00      	nop
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8002d18:	f001 f828 	bl	8003d6c <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8002d1c:	bf00      	nop
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
 8002d30:	e00a      	b.n	8002d48 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d32:	f3af 8000 	nop.w
 8002d36:	4601      	mov	r1, r0
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	1c5a      	adds	r2, r3, #1
 8002d3c:	60ba      	str	r2, [r7, #8]
 8002d3e:	b2ca      	uxtb	r2, r1
 8002d40:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	3301      	adds	r3, #1
 8002d46:	617b      	str	r3, [r7, #20]
 8002d48:	697a      	ldr	r2, [r7, #20]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	dbf0      	blt.n	8002d32 <_read+0x12>
  }

  return len;
 8002d50:	687b      	ldr	r3, [r7, #4]
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <_close>:
  }
  return len;
}

int _close(int file)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr

08002d72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d72:	b480      	push	{r7}
 8002d74:	b083      	sub	sp, #12
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
 8002d7a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d82:	605a      	str	r2, [r3, #4]
  return 0;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <_isatty>:

int _isatty(int file)
{
 8002d92:	b480      	push	{r7}
 8002d94:	b083      	sub	sp, #12
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d9a:	2301      	movs	r3, #1
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3714      	adds	r7, #20
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
	...

08002dc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dcc:	4a14      	ldr	r2, [pc, #80]	@ (8002e20 <_sbrk+0x5c>)
 8002dce:	4b15      	ldr	r3, [pc, #84]	@ (8002e24 <_sbrk+0x60>)
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dd8:	4b13      	ldr	r3, [pc, #76]	@ (8002e28 <_sbrk+0x64>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d102      	bne.n	8002de6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002de0:	4b11      	ldr	r3, [pc, #68]	@ (8002e28 <_sbrk+0x64>)
 8002de2:	4a12      	ldr	r2, [pc, #72]	@ (8002e2c <_sbrk+0x68>)
 8002de4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002de6:	4b10      	ldr	r3, [pc, #64]	@ (8002e28 <_sbrk+0x64>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4413      	add	r3, r2
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d207      	bcs.n	8002e04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002df4:	f00b fe0e 	bl	800ea14 <__errno>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	220c      	movs	r2, #12
 8002dfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e02:	e009      	b.n	8002e18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e04:	4b08      	ldr	r3, [pc, #32]	@ (8002e28 <_sbrk+0x64>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e0a:	4b07      	ldr	r3, [pc, #28]	@ (8002e28 <_sbrk+0x64>)
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4413      	add	r3, r2
 8002e12:	4a05      	ldr	r2, [pc, #20]	@ (8002e28 <_sbrk+0x64>)
 8002e14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e16:	68fb      	ldr	r3, [r7, #12]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3718      	adds	r7, #24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	20030000 	.word	0x20030000
 8002e24:	00000400 	.word	0x00000400
 8002e28:	200003c8 	.word	0x200003c8
 8002e2c:	20001be8 	.word	0x20001be8

08002e30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8002e34:	4b24      	ldr	r3, [pc, #144]	@ (8002ec8 <SystemInit+0x98>)
 8002e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e3a:	4a23      	ldr	r2, [pc, #140]	@ (8002ec8 <SystemInit+0x98>)
 8002e3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002e44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e4e:	f043 0301 	orr.w	r3, r3, #1
 8002e52:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002e54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e58:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8002e5c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002e5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e68:	4b18      	ldr	r3, [pc, #96]	@ (8002ecc <SystemInit+0x9c>)
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002e6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e7a:	f023 0305 	bic.w	r3, r3, #5
 8002e7e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002e82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e8e:	f023 0301 	bic.w	r3, r3, #1
 8002e92:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002e96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e9a:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed0 <SystemInit+0xa0>)
 8002e9c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8002e9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ea2:	4a0b      	ldr	r2, [pc, #44]	@ (8002ed0 <SystemInit+0xa0>)
 8002ea4:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002ea6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002eb0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eb4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002eb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eba:	2200      	movs	r2, #0
 8002ebc:	619a      	str	r2, [r3, #24]
}
 8002ebe:	bf00      	nop
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	e000ed00 	.word	0xe000ed00
 8002ecc:	faf6fefb 	.word	0xfaf6fefb
 8002ed0:	22041000 	.word	0x22041000

08002ed4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8002ed4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ed6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ed8:	3304      	adds	r3, #4

08002eda <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eda:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002edc:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8002ede:	d3f9      	bcc.n	8002ed4 <CopyDataInit>
  bx lr
 8002ee0:	4770      	bx	lr

08002ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8002ee2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002ee4:	3004      	adds	r0, #4

08002ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8002ee6:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002ee8:	d3fb      	bcc.n	8002ee2 <FillZerobss>
  bx lr
 8002eea:	4770      	bx	lr

08002eec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002eec:	480c      	ldr	r0, [pc, #48]	@ (8002f20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002eee:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ef0:	f7ff ff9e 	bl	8002e30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002ef4:	480b      	ldr	r0, [pc, #44]	@ (8002f24 <LoopForever+0x6>)
 8002ef6:	490c      	ldr	r1, [pc, #48]	@ (8002f28 <LoopForever+0xa>)
 8002ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8002f2c <LoopForever+0xe>)
 8002efa:	2300      	movs	r3, #0
 8002efc:	f7ff ffed 	bl	8002eda <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002f00:	480b      	ldr	r0, [pc, #44]	@ (8002f30 <LoopForever+0x12>)
 8002f02:	490c      	ldr	r1, [pc, #48]	@ (8002f34 <LoopForever+0x16>)
 8002f04:	4a0c      	ldr	r2, [pc, #48]	@ (8002f38 <LoopForever+0x1a>)
 8002f06:	2300      	movs	r3, #0
 8002f08:	f7ff ffe7 	bl	8002eda <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002f0c:	480b      	ldr	r0, [pc, #44]	@ (8002f3c <LoopForever+0x1e>)
 8002f0e:	490c      	ldr	r1, [pc, #48]	@ (8002f40 <LoopForever+0x22>)
 8002f10:	2300      	movs	r3, #0
 8002f12:	f7ff ffe8 	bl	8002ee6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002f16:	f00b fd83 	bl	800ea20 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002f1a:	f7ff fa4d 	bl	80023b8 <main>

08002f1e <LoopForever>:

LoopForever:
  b LoopForever
 8002f1e:	e7fe      	b.n	8002f1e <LoopForever>
  ldr   r0, =_estack
 8002f20:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8002f24:	20000008 	.word	0x20000008
 8002f28:	20000094 	.word	0x20000094
 8002f2c:	0801162c 	.word	0x0801162c
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002f30:	200301e4 	.word	0x200301e4
 8002f34:	20030a67 	.word	0x20030a67
 8002f38:	080116fe 	.word	0x080116fe
  INIT_BSS _sbss, _ebss
 8002f3c:	200000e0 	.word	0x200000e0
 8002f40:	20001be4 	.word	0x20001be4

08002f44 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f44:	e7fe      	b.n	8002f44 <ADC1_IRQHandler>
	...

08002f48 <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002f4c:	4b05      	ldr	r3, [pc, #20]	@ (8002f64 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	4a04      	ldr	r2, [pc, #16]	@ (8002f64 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8002f52:	f043 0301 	orr.w	r3, r3, #1
 8002f56:	6053      	str	r3, [r2, #4]
}
 8002f58:	bf00      	nop
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	e0042000 	.word	0xe0042000

08002f68 <LL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002f6c:	4b05      	ldr	r3, [pc, #20]	@ (8002f84 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	4a04      	ldr	r2, [pc, #16]	@ (8002f84 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8002f72:	f043 0302 	orr.w	r3, r3, #2
 8002f76:	6053      	str	r3, [r2, #4]
}
 8002f78:	bf00      	nop
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	e0042000 	.word	0xe0042000

08002f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f92:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc4 <HAL_Init+0x3c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a0b      	ldr	r2, [pc, #44]	@ (8002fc4 <HAL_Init+0x3c>)
 8002f98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f9c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f9e:	2003      	movs	r0, #3
 8002fa0:	f000 f9c0 	bl	8003324 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fa4:	200f      	movs	r0, #15
 8002fa6:	f000 f80f 	bl	8002fc8 <HAL_InitTick>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d002      	beq.n	8002fb6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	71fb      	strb	r3, [r7, #7]
 8002fb4:	e001      	b.n	8002fba <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002fb6:	f7ff fd02 	bl	80029be <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002fba:	79fb      	ldrb	r3, [r7, #7]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3708      	adds	r7, #8
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	58004000 	.word	0x58004000

08002fc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8002fd4:	4b17      	ldr	r3, [pc, #92]	@ (8003034 <HAL_InitTick+0x6c>)
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d024      	beq.n	8003026 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002fdc:	f002 f824 	bl	8005028 <HAL_RCC_GetHCLKFreq>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	4b14      	ldr	r3, [pc, #80]	@ (8003034 <HAL_InitTick+0x6c>)
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fec:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f000 f9d6 	bl	80033a6 <HAL_SYSTICK_Config>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10f      	bne.n	8003020 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b0f      	cmp	r3, #15
 8003004:	d809      	bhi.n	800301a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003006:	2200      	movs	r2, #0
 8003008:	6879      	ldr	r1, [r7, #4]
 800300a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800300e:	f000 f994 	bl	800333a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003012:	4a09      	ldr	r2, [pc, #36]	@ (8003038 <HAL_InitTick+0x70>)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6013      	str	r3, [r2, #0]
 8003018:	e007      	b.n	800302a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	73fb      	strb	r3, [r7, #15]
 800301e:	e004      	b.n	800302a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	73fb      	strb	r3, [r7, #15]
 8003024:	e001      	b.n	800302a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800302a:	7bfb      	ldrb	r3, [r7, #15]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	20000010 	.word	0x20000010
 8003038:	2000000c 	.word	0x2000000c

0800303c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003040:	4b06      	ldr	r3, [pc, #24]	@ (800305c <HAL_IncTick+0x20>)
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	461a      	mov	r2, r3
 8003046:	4b06      	ldr	r3, [pc, #24]	@ (8003060 <HAL_IncTick+0x24>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4413      	add	r3, r2
 800304c:	4a04      	ldr	r2, [pc, #16]	@ (8003060 <HAL_IncTick+0x24>)
 800304e:	6013      	str	r3, [r2, #0]
}
 8003050:	bf00      	nop
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	20000010 	.word	0x20000010
 8003060:	200003cc 	.word	0x200003cc

08003064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  return uwTick;
 8003068:	4b03      	ldr	r3, [pc, #12]	@ (8003078 <HAL_GetTick+0x14>)
 800306a:	681b      	ldr	r3, [r3, #0]
}
 800306c:	4618      	mov	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	200003cc 	.word	0x200003cc

0800307c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003080:	4b03      	ldr	r3, [pc, #12]	@ (8003090 <HAL_GetTickPrio+0x14>)
 8003082:	681b      	ldr	r3, [r3, #0]
}
 8003084:	4618      	mov	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	2000000c 	.word	0x2000000c

08003094 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8003098:	4b03      	ldr	r3, [pc, #12]	@ (80030a8 <HAL_GetTickFreq+0x14>)
 800309a:	781b      	ldrb	r3, [r3, #0]
}
 800309c:	4618      	mov	r0, r3
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	20000010 	.word	0x20000010

080030ac <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 80030b0:	f7ff ff4a 	bl	8002f48 <LL_DBGMCU_EnableDBGSleepMode>
}
 80030b4:	bf00      	nop
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 80030bc:	f7ff ff54 	bl	8002f68 <LL_DBGMCU_EnableDBGStopMode>
}
 80030c0:	bf00      	nop
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003108 <__NVIC_SetPriorityGrouping+0x44>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030e0:	4013      	ands	r3, r2
 80030e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030f6:	4a04      	ldr	r2, [pc, #16]	@ (8003108 <__NVIC_SetPriorityGrouping+0x44>)
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	60d3      	str	r3, [r2, #12]
}
 80030fc:	bf00      	nop
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	e000ed00 	.word	0xe000ed00

0800310c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003110:	4b04      	ldr	r3, [pc, #16]	@ (8003124 <__NVIC_GetPriorityGrouping+0x18>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	0a1b      	lsrs	r3, r3, #8
 8003116:	f003 0307 	and.w	r3, r3, #7
}
 800311a:	4618      	mov	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr
 8003124:	e000ed00 	.word	0xe000ed00

08003128 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003136:	2b00      	cmp	r3, #0
 8003138:	db0b      	blt.n	8003152 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800313a:	79fb      	ldrb	r3, [r7, #7]
 800313c:	f003 021f 	and.w	r2, r3, #31
 8003140:	4907      	ldr	r1, [pc, #28]	@ (8003160 <__NVIC_EnableIRQ+0x38>)
 8003142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003146:	095b      	lsrs	r3, r3, #5
 8003148:	2001      	movs	r0, #1
 800314a:	fa00 f202 	lsl.w	r2, r0, r2
 800314e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003152:	bf00      	nop
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	e000e100 	.word	0xe000e100

08003164 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	4603      	mov	r3, r0
 800316c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800316e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003172:	2b00      	cmp	r3, #0
 8003174:	db12      	blt.n	800319c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003176:	79fb      	ldrb	r3, [r7, #7]
 8003178:	f003 021f 	and.w	r2, r3, #31
 800317c:	490a      	ldr	r1, [pc, #40]	@ (80031a8 <__NVIC_DisableIRQ+0x44>)
 800317e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003182:	095b      	lsrs	r3, r3, #5
 8003184:	2001      	movs	r0, #1
 8003186:	fa00 f202 	lsl.w	r2, r0, r2
 800318a:	3320      	adds	r3, #32
 800318c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003190:	f3bf 8f4f 	dsb	sy
}
 8003194:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003196:	f3bf 8f6f 	isb	sy
}
 800319a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr
 80031a8:	e000e100 	.word	0xe000e100

080031ac <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	4603      	mov	r3, r0
 80031b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	db0c      	blt.n	80031d8 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	f003 021f 	and.w	r2, r3, #31
 80031c4:	4907      	ldr	r1, [pc, #28]	@ (80031e4 <__NVIC_SetPendingIRQ+0x38>)
 80031c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ca:	095b      	lsrs	r3, r3, #5
 80031cc:	2001      	movs	r0, #1
 80031ce:	fa00 f202 	lsl.w	r2, r0, r2
 80031d2:	3340      	adds	r3, #64	@ 0x40
 80031d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	e000e100 	.word	0xe000e100

080031e8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	4603      	mov	r3, r0
 80031f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	db0c      	blt.n	8003214 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	f003 021f 	and.w	r2, r3, #31
 8003200:	4907      	ldr	r1, [pc, #28]	@ (8003220 <__NVIC_ClearPendingIRQ+0x38>)
 8003202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003206:	095b      	lsrs	r3, r3, #5
 8003208:	2001      	movs	r0, #1
 800320a:	fa00 f202 	lsl.w	r2, r0, r2
 800320e:	3360      	adds	r3, #96	@ 0x60
 8003210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	e000e100 	.word	0xe000e100

08003224 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	4603      	mov	r3, r0
 800322c:	6039      	str	r1, [r7, #0]
 800322e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003234:	2b00      	cmp	r3, #0
 8003236:	db0a      	blt.n	800324e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	b2da      	uxtb	r2, r3
 800323c:	490c      	ldr	r1, [pc, #48]	@ (8003270 <__NVIC_SetPriority+0x4c>)
 800323e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003242:	0112      	lsls	r2, r2, #4
 8003244:	b2d2      	uxtb	r2, r2
 8003246:	440b      	add	r3, r1
 8003248:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800324c:	e00a      	b.n	8003264 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	b2da      	uxtb	r2, r3
 8003252:	4908      	ldr	r1, [pc, #32]	@ (8003274 <__NVIC_SetPriority+0x50>)
 8003254:	79fb      	ldrb	r3, [r7, #7]
 8003256:	f003 030f 	and.w	r3, r3, #15
 800325a:	3b04      	subs	r3, #4
 800325c:	0112      	lsls	r2, r2, #4
 800325e:	b2d2      	uxtb	r2, r2
 8003260:	440b      	add	r3, r1
 8003262:	761a      	strb	r2, [r3, #24]
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr
 8003270:	e000e100 	.word	0xe000e100
 8003274:	e000ed00 	.word	0xe000ed00

08003278 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003278:	b480      	push	{r7}
 800327a:	b089      	sub	sp, #36	@ 0x24
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f003 0307 	and.w	r3, r3, #7
 800328a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	f1c3 0307 	rsb	r3, r3, #7
 8003292:	2b04      	cmp	r3, #4
 8003294:	bf28      	it	cs
 8003296:	2304      	movcs	r3, #4
 8003298:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	3304      	adds	r3, #4
 800329e:	2b06      	cmp	r3, #6
 80032a0:	d902      	bls.n	80032a8 <NVIC_EncodePriority+0x30>
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	3b03      	subs	r3, #3
 80032a6:	e000      	b.n	80032aa <NVIC_EncodePriority+0x32>
 80032a8:	2300      	movs	r3, #0
 80032aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	fa02 f303 	lsl.w	r3, r2, r3
 80032b6:	43da      	mvns	r2, r3
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	401a      	ands	r2, r3
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032c0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	fa01 f303 	lsl.w	r3, r1, r3
 80032ca:	43d9      	mvns	r1, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d0:	4313      	orrs	r3, r2
         );
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3724      	adds	r7, #36	@ 0x24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
	...

080032e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	3b01      	subs	r3, #1
 80032ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032f0:	d301      	bcc.n	80032f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032f2:	2301      	movs	r3, #1
 80032f4:	e00f      	b.n	8003316 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003320 <SysTick_Config+0x40>)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	3b01      	subs	r3, #1
 80032fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032fe:	210f      	movs	r1, #15
 8003300:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003304:	f7ff ff8e 	bl	8003224 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003308:	4b05      	ldr	r3, [pc, #20]	@ (8003320 <SysTick_Config+0x40>)
 800330a:	2200      	movs	r2, #0
 800330c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800330e:	4b04      	ldr	r3, [pc, #16]	@ (8003320 <SysTick_Config+0x40>)
 8003310:	2207      	movs	r2, #7
 8003312:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3708      	adds	r7, #8
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	e000e010 	.word	0xe000e010

08003324 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f7ff fec9 	bl	80030c4 <__NVIC_SetPriorityGrouping>
}
 8003332:	bf00      	nop
 8003334:	3708      	adds	r7, #8
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b086      	sub	sp, #24
 800333e:	af00      	add	r7, sp, #0
 8003340:	4603      	mov	r3, r0
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	607a      	str	r2, [r7, #4]
 8003346:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003348:	f7ff fee0 	bl	800310c <__NVIC_GetPriorityGrouping>
 800334c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	68b9      	ldr	r1, [r7, #8]
 8003352:	6978      	ldr	r0, [r7, #20]
 8003354:	f7ff ff90 	bl	8003278 <NVIC_EncodePriority>
 8003358:	4602      	mov	r2, r0
 800335a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800335e:	4611      	mov	r1, r2
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff ff5f 	bl	8003224 <__NVIC_SetPriority>
}
 8003366:	bf00      	nop
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b082      	sub	sp, #8
 8003372:	af00      	add	r7, sp, #0
 8003374:	4603      	mov	r3, r0
 8003376:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff fed3 	bl	8003128 <__NVIC_EnableIRQ>
}
 8003382:	bf00      	nop
 8003384:	3708      	adds	r7, #8
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}

0800338a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800338a:	b580      	push	{r7, lr}
 800338c:	b082      	sub	sp, #8
 800338e:	af00      	add	r7, sp, #0
 8003390:	4603      	mov	r3, r0
 8003392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff fee3 	bl	8003164 <__NVIC_DisableIRQ>
}
 800339e:	bf00      	nop
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b082      	sub	sp, #8
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7ff ff96 	bl	80032e0 <SysTick_Config>
 80033b4:	4603      	mov	r3, r0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b082      	sub	sp, #8
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	4603      	mov	r3, r0
 80033c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80033c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7ff feed 	bl	80031ac <__NVIC_SetPendingIRQ>
}
 80033d2:	bf00      	nop
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}

080033da <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b082      	sub	sp, #8
 80033de:	af00      	add	r7, sp, #0
 80033e0:	4603      	mov	r3, r0
 80033e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80033e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff fefd 	bl	80031e8 <__NVIC_ClearPendingIRQ>
}
 80033ee:	bf00      	nop
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
	...

080033f8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e08e      	b.n	8003528 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	461a      	mov	r2, r3
 8003410:	4b47      	ldr	r3, [pc, #284]	@ (8003530 <HAL_DMA_Init+0x138>)
 8003412:	429a      	cmp	r2, r3
 8003414:	d80f      	bhi.n	8003436 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	461a      	mov	r2, r3
 800341c:	4b45      	ldr	r3, [pc, #276]	@ (8003534 <HAL_DMA_Init+0x13c>)
 800341e:	4413      	add	r3, r2
 8003420:	4a45      	ldr	r2, [pc, #276]	@ (8003538 <HAL_DMA_Init+0x140>)
 8003422:	fba2 2303 	umull	r2, r3, r2, r3
 8003426:	091b      	lsrs	r3, r3, #4
 8003428:	009a      	lsls	r2, r3, #2
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a42      	ldr	r2, [pc, #264]	@ (800353c <HAL_DMA_Init+0x144>)
 8003432:	641a      	str	r2, [r3, #64]	@ 0x40
 8003434:	e00e      	b.n	8003454 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	461a      	mov	r2, r3
 800343c:	4b40      	ldr	r3, [pc, #256]	@ (8003540 <HAL_DMA_Init+0x148>)
 800343e:	4413      	add	r3, r2
 8003440:	4a3d      	ldr	r2, [pc, #244]	@ (8003538 <HAL_DMA_Init+0x140>)
 8003442:	fba2 2303 	umull	r2, r3, r2, r3
 8003446:	091b      	lsrs	r3, r3, #4
 8003448:	009a      	lsls	r2, r3, #2
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a3c      	ldr	r2, [pc, #240]	@ (8003544 <HAL_DMA_Init+0x14c>)
 8003452:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2202      	movs	r2, #2
 8003458:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800346a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800346e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003478:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003484:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003490:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	4313      	orrs	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f000 fa74 	bl	8003994 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034b4:	d102      	bne.n	80034bc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034c4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80034c8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80034d2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d010      	beq.n	80034fe <HAL_DMA_Init+0x106>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d80c      	bhi.n	80034fe <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f000 fa93 	bl	8003a10 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ee:	2200      	movs	r2, #0
 80034f0:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80034fa:	605a      	str	r2, [r3, #4]
 80034fc:	e008      	b.n	8003510 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2201      	movs	r2, #1
 800351a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40020407 	.word	0x40020407
 8003534:	bffdfff8 	.word	0xbffdfff8
 8003538:	cccccccd 	.word	0xcccccccd
 800353c:	40020000 	.word	0x40020000
 8003540:	bffdfbf8 	.word	0xbffdfbf8
 8003544:	40020400 	.word	0x40020400

08003548 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
 8003554:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003556:	2300      	movs	r3, #0
 8003558:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <HAL_DMA_Start_IT+0x20>
 8003564:	2302      	movs	r3, #2
 8003566:	e066      	b.n	8003636 <HAL_DMA_Start_IT+0xee>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003576:	b2db      	uxtb	r3, r3
 8003578:	2b01      	cmp	r3, #1
 800357a:	d155      	bne.n	8003628 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2202      	movs	r2, #2
 8003580:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0201 	bic.w	r2, r2, #1
 8003598:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	68b9      	ldr	r1, [r7, #8]
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f000 f9b9 	bl	8003918 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d008      	beq.n	80035c0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f042 020e 	orr.w	r2, r2, #14
 80035bc:	601a      	str	r2, [r3, #0]
 80035be:	e00f      	b.n	80035e0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0204 	bic.w	r2, r2, #4
 80035ce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f042 020a 	orr.w	r2, r2, #10
 80035de:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d007      	beq.n	80035fe <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035fc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003602:	2b00      	cmp	r3, #0
 8003604:	d007      	beq.n	8003616 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003610:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003614:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f042 0201 	orr.w	r2, r2, #1
 8003624:	601a      	str	r2, [r3, #0]
 8003626:	e005      	b.n	8003634 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003630:	2302      	movs	r3, #2
 8003632:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003634:	7dfb      	ldrb	r3, [r7, #23]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3718      	adds	r7, #24
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800363e:	b480      	push	{r7}
 8003640:	b083      	sub	sp, #12
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d101      	bne.n	8003650 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e04f      	b.n	80036f0 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d008      	beq.n	800366e <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2204      	movs	r2, #4
 8003660:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e040      	b.n	80036f0 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 020e 	bic.w	r2, r2, #14
 800367c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003688:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800368c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 0201 	bic.w	r2, r2, #1
 800369c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a2:	f003 021c 	and.w	r2, r3, #28
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036aa:	2101      	movs	r1, #1
 80036ac:	fa01 f202 	lsl.w	r2, r1, r2
 80036b0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036ba:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00c      	beq.n	80036de <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036d2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80036dc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003704:	2300      	movs	r3, #0
 8003706:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d005      	beq.n	8003720 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2204      	movs	r2, #4
 8003718:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	73fb      	strb	r3, [r7, #15]
 800371e:	e047      	b.n	80037b0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 020e 	bic.w	r2, r2, #14
 800372e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f022 0201 	bic.w	r2, r2, #1
 800373e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800374a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800374e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003754:	f003 021c 	and.w	r2, r3, #28
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375c:	2101      	movs	r1, #1
 800375e:	fa01 f202 	lsl.w	r2, r1, r2
 8003762:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800376c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00c      	beq.n	8003790 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003780:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003784:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800378e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d003      	beq.n	80037b0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	4798      	blx	r3
    }
  }
  return status;
 80037b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3710      	adds	r7, #16
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b084      	sub	sp, #16
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d6:	f003 031c 	and.w	r3, r3, #28
 80037da:	2204      	movs	r2, #4
 80037dc:	409a      	lsls	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	4013      	ands	r3, r2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d026      	beq.n	8003834 <HAL_DMA_IRQHandler+0x7a>
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	f003 0304 	and.w	r3, r3, #4
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d021      	beq.n	8003834 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0320 	and.w	r3, r3, #32
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d107      	bne.n	800380e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f022 0204 	bic.w	r2, r2, #4
 800380c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003812:	f003 021c 	and.w	r2, r3, #28
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	2104      	movs	r1, #4
 800381c:	fa01 f202 	lsl.w	r2, r1, r2
 8003820:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003826:	2b00      	cmp	r3, #0
 8003828:	d071      	beq.n	800390e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003832:	e06c      	b.n	800390e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003838:	f003 031c 	and.w	r3, r3, #28
 800383c:	2202      	movs	r2, #2
 800383e:	409a      	lsls	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	4013      	ands	r3, r2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d02e      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xec>
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d029      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0320 	and.w	r3, r3, #32
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10b      	bne.n	8003878 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 020a 	bic.w	r2, r2, #10
 800386e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387c:	f003 021c 	and.w	r2, r3, #28
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003884:	2102      	movs	r1, #2
 8003886:	fa01 f202 	lsl.w	r2, r1, r2
 800388a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003898:	2b00      	cmp	r3, #0
 800389a:	d038      	beq.n	800390e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80038a4:	e033      	b.n	800390e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038aa:	f003 031c 	and.w	r3, r3, #28
 80038ae:	2208      	movs	r2, #8
 80038b0:	409a      	lsls	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	4013      	ands	r3, r2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d02a      	beq.n	8003910 <HAL_DMA_IRQHandler+0x156>
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	f003 0308 	and.w	r3, r3, #8
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d025      	beq.n	8003910 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f022 020e 	bic.w	r2, r2, #14
 80038d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d8:	f003 021c 	and.w	r2, r3, #28
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e0:	2101      	movs	r1, #1
 80038e2:	fa01 f202 	lsl.w	r2, r1, r2
 80038e6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003902:	2b00      	cmp	r3, #0
 8003904:	d004      	beq.n	8003910 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800390e:	bf00      	nop
 8003910:	bf00      	nop
}
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003918:	b480      	push	{r7}
 800391a:	b085      	sub	sp, #20
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
 8003924:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800392e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003934:	2b00      	cmp	r3, #0
 8003936:	d004      	beq.n	8003942 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003940:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003946:	f003 021c 	and.w	r2, r3, #28
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394e:	2101      	movs	r1, #1
 8003950:	fa01 f202 	lsl.w	r2, r1, r2
 8003954:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	2b10      	cmp	r3, #16
 8003964:	d108      	bne.n	8003978 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003976:	e007      	b.n	8003988 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	60da      	str	r2, [r3, #12]
}
 8003988:	bf00      	nop
 800398a:	3714      	adds	r7, #20
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	461a      	mov	r2, r3
 80039a2:	4b17      	ldr	r3, [pc, #92]	@ (8003a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d80a      	bhi.n	80039be <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ac:	089b      	lsrs	r3, r3, #2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80039b4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	6493      	str	r3, [r2, #72]	@ 0x48
 80039bc:	e007      	b.n	80039ce <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c2:	089b      	lsrs	r3, r3, #2
 80039c4:	009a      	lsls	r2, r3, #2
 80039c6:	4b0f      	ldr	r3, [pc, #60]	@ (8003a04 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80039c8:	4413      	add	r3, r2
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	3b08      	subs	r3, #8
 80039d6:	4a0c      	ldr	r2, [pc, #48]	@ (8003a08 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80039d8:	fba2 2303 	umull	r2, r3, r2, r3
 80039dc:	091b      	lsrs	r3, r3, #4
 80039de:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a0a      	ldr	r2, [pc, #40]	@ (8003a0c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80039e4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f003 031f 	and.w	r3, r3, #31
 80039ec:	2201      	movs	r2, #1
 80039ee:	409a      	lsls	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80039f4:	bf00      	nop
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	40020407 	.word	0x40020407
 8003a04:	4002081c 	.word	0x4002081c
 8003a08:	cccccccd 	.word	0xcccccccd
 8003a0c:	40020880 	.word	0x40020880

08003a10 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a20:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	4b0b      	ldr	r3, [pc, #44]	@ (8003a54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003a26:	4413      	add	r3, r2
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4a09      	ldr	r2, [pc, #36]	@ (8003a58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8003a34:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	f003 0303 	and.w	r3, r3, #3
 8003a3e:	2201      	movs	r2, #1
 8003a40:	409a      	lsls	r2, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003a46:	bf00      	nop
 8003a48:	3714      	adds	r7, #20
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	1000823f 	.word	0x1000823f
 8003a58:	40020940 	.word	0x40020940

08003a5c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b087      	sub	sp, #28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a6a:	e14c      	b.n	8003d06 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	2101      	movs	r1, #1
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	fa01 f303 	lsl.w	r3, r1, r3
 8003a78:	4013      	ands	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	f000 813e 	beq.w	8003d00 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f003 0303 	and.w	r3, r3, #3
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d005      	beq.n	8003a9c <HAL_GPIO_Init+0x40>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f003 0303 	and.w	r3, r3, #3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d130      	bne.n	8003afe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	2203      	movs	r2, #3
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	43db      	mvns	r3, r3
 8003aae:	693a      	ldr	r2, [r7, #16]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	43db      	mvns	r3, r3
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	4013      	ands	r3, r2
 8003ae0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	091b      	lsrs	r3, r3, #4
 8003ae8:	f003 0201 	and.w	r2, r3, #1
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	fa02 f303 	lsl.w	r3, r2, r3
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f003 0303 	and.w	r3, r3, #3
 8003b06:	2b03      	cmp	r3, #3
 8003b08:	d017      	beq.n	8003b3a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	2203      	movs	r2, #3
 8003b16:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d123      	bne.n	8003b8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	08da      	lsrs	r2, r3, #3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	3208      	adds	r2, #8
 8003b4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	220f      	movs	r2, #15
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	43db      	mvns	r3, r3
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	4013      	ands	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	691a      	ldr	r2, [r3, #16]
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	08da      	lsrs	r2, r3, #3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	3208      	adds	r2, #8
 8003b88:	6939      	ldr	r1, [r7, #16]
 8003b8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	005b      	lsls	r3, r3, #1
 8003b98:	2203      	movs	r2, #3
 8003b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9e:	43db      	mvns	r3, r3
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f003 0203 	and.w	r2, r3, #3
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f000 8098 	beq.w	8003d00 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003bd0:	4a54      	ldr	r2, [pc, #336]	@ (8003d24 <HAL_GPIO_Init+0x2c8>)
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	089b      	lsrs	r3, r3, #2
 8003bd6:	3302      	adds	r3, #2
 8003bd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f003 0303 	and.w	r3, r3, #3
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	220f      	movs	r2, #15
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	43db      	mvns	r3, r3
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003bfa:	d019      	beq.n	8003c30 <HAL_GPIO_Init+0x1d4>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a4a      	ldr	r2, [pc, #296]	@ (8003d28 <HAL_GPIO_Init+0x2cc>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d013      	beq.n	8003c2c <HAL_GPIO_Init+0x1d0>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a49      	ldr	r2, [pc, #292]	@ (8003d2c <HAL_GPIO_Init+0x2d0>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d00d      	beq.n	8003c28 <HAL_GPIO_Init+0x1cc>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a48      	ldr	r2, [pc, #288]	@ (8003d30 <HAL_GPIO_Init+0x2d4>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d007      	beq.n	8003c24 <HAL_GPIO_Init+0x1c8>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a47      	ldr	r2, [pc, #284]	@ (8003d34 <HAL_GPIO_Init+0x2d8>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d101      	bne.n	8003c20 <HAL_GPIO_Init+0x1c4>
 8003c1c:	2304      	movs	r3, #4
 8003c1e:	e008      	b.n	8003c32 <HAL_GPIO_Init+0x1d6>
 8003c20:	2307      	movs	r3, #7
 8003c22:	e006      	b.n	8003c32 <HAL_GPIO_Init+0x1d6>
 8003c24:	2303      	movs	r3, #3
 8003c26:	e004      	b.n	8003c32 <HAL_GPIO_Init+0x1d6>
 8003c28:	2302      	movs	r3, #2
 8003c2a:	e002      	b.n	8003c32 <HAL_GPIO_Init+0x1d6>
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e000      	b.n	8003c32 <HAL_GPIO_Init+0x1d6>
 8003c30:	2300      	movs	r3, #0
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	f002 0203 	and.w	r2, r2, #3
 8003c38:	0092      	lsls	r2, r2, #2
 8003c3a:	4093      	lsls	r3, r2
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c42:	4938      	ldr	r1, [pc, #224]	@ (8003d24 <HAL_GPIO_Init+0x2c8>)
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	089b      	lsrs	r3, r3, #2
 8003c48:	3302      	adds	r3, #2
 8003c4a:	693a      	ldr	r2, [r7, #16]
 8003c4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c50:	4b39      	ldr	r3, [pc, #228]	@ (8003d38 <HAL_GPIO_Init+0x2dc>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c74:	4a30      	ldr	r2, [pc, #192]	@ (8003d38 <HAL_GPIO_Init+0x2dc>)
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8003d38 <HAL_GPIO_Init+0x2dc>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	43db      	mvns	r3, r3
 8003c84:	693a      	ldr	r2, [r7, #16]
 8003c86:	4013      	ands	r3, r2
 8003c88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c9e:	4a26      	ldr	r2, [pc, #152]	@ (8003d38 <HAL_GPIO_Init+0x2dc>)
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003ca4:	4b24      	ldr	r3, [pc, #144]	@ (8003d38 <HAL_GPIO_Init+0x2dc>)
 8003ca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	43db      	mvns	r3, r3
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003cca:	4a1b      	ldr	r2, [pc, #108]	@ (8003d38 <HAL_GPIO_Init+0x2dc>)
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8003cd2:	4b19      	ldr	r3, [pc, #100]	@ (8003d38 <HAL_GPIO_Init+0x2dc>)
 8003cd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d003      	beq.n	8003cf8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003cf8:	4a0f      	ldr	r2, [pc, #60]	@ (8003d38 <HAL_GPIO_Init+0x2dc>)
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	3301      	adds	r3, #1
 8003d04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f47f aeab 	bne.w	8003a6c <HAL_GPIO_Init+0x10>
  }
}
 8003d16:	bf00      	nop
 8003d18:	bf00      	nop
 8003d1a:	371c      	adds	r7, #28
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	40010000 	.word	0x40010000
 8003d28:	48000400 	.word	0x48000400
 8003d2c:	48000800 	.word	0x48000800
 8003d30:	48000c00 	.word	0x48000c00
 8003d34:	48001000 	.word	0x48001000
 8003d38:	58000800 	.word	0x58000800

08003d3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	460b      	mov	r3, r1
 8003d46:	807b      	strh	r3, [r7, #2]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d4c:	787b      	ldrb	r3, [r7, #1]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d003      	beq.n	8003d5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d52:	887a      	ldrh	r2, [r7, #2]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d58:	e002      	b.n	8003d60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d5a:	887a      	ldrh	r2, [r7, #2]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8003d72:	4b0a      	ldr	r3, [pc, #40]	@ (8003d9c <HAL_HSEM_IRQHandler+0x30>)
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8003d78:	4b08      	ldr	r3, [pc, #32]	@ (8003d9c <HAL_HSEM_IRQHandler+0x30>)
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	43db      	mvns	r3, r3
 8003d80:	4906      	ldr	r1, [pc, #24]	@ (8003d9c <HAL_HSEM_IRQHandler+0x30>)
 8003d82:	4013      	ands	r3, r2
 8003d84:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8003d86:	4a05      	ldr	r2, [pc, #20]	@ (8003d9c <HAL_HSEM_IRQHandler+0x30>)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f807 	bl	8003da0 <HAL_HSEM_FreeCallback>
}
 8003d92:	bf00      	nop
 8003d94:	3708      	adds	r7, #8
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	58001500 	.word	0x58001500

08003da0 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d01e      	beq.n	8003e04 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8003dc6:	4b13      	ldr	r3, [pc, #76]	@ (8003e14 <HAL_IPCC_Init+0x60>)
 8003dc8:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d102      	bne.n	8003ddc <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7fe fe02 	bl	80029e0 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8003ddc:	68b8      	ldr	r0, [r7, #8]
 8003dde:	f000 f85b 	bl	8003e98 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f82c 	bl	8003e4c <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8003e02:	e001      	b.n	8003e08 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	58000c00 	.word	0x58000c00

08003e18 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	4613      	mov	r3, r2
 8003e24:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8003e26:	bf00      	nop
 8003e28:	3714      	adds	r7, #20
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b085      	sub	sp, #20
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	60f8      	str	r0, [r7, #12]
 8003e3a:	60b9      	str	r1, [r7, #8]
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8003e40:	bf00      	nop
 8003e42:	3714      	adds	r7, #20
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8003e54:	2300      	movs	r3, #0
 8003e56:	60fb      	str	r3, [r7, #12]
 8003e58:	e00f      	b.n	8003e7a <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	4413      	add	r3, r2
 8003e62:	4a0b      	ldr	r2, [pc, #44]	@ (8003e90 <IPCC_SetDefaultCallbacks+0x44>)
 8003e64:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	3306      	adds	r3, #6
 8003e6c:	009b      	lsls	r3, r3, #2
 8003e6e:	4413      	add	r3, r2
 8003e70:	4a08      	ldr	r2, [pc, #32]	@ (8003e94 <IPCC_SetDefaultCallbacks+0x48>)
 8003e72:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	3301      	adds	r3, #1
 8003e78:	60fb      	str	r3, [r7, #12]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2b05      	cmp	r3, #5
 8003e7e:	d9ec      	bls.n	8003e5a <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8003e80:	bf00      	nop
 8003e82:	bf00      	nop
 8003e84:	3714      	adds	r7, #20
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	08003e19 	.word	0x08003e19
 8003e94:	08003e33 	.word	0x08003e33

08003e98 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8003eac:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	223f      	movs	r2, #63	@ 0x3f
 8003eb2:	609a      	str	r2, [r3, #8]
}
 8003eb4:	bf00      	nop
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ec4:	4b05      	ldr	r3, [pc, #20]	@ (8003edc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a04      	ldr	r2, [pc, #16]	@ (8003edc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003eca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ece:	6013      	str	r3, [r2, #0]
}
 8003ed0:	bf00      	nop
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	58000400 	.word	0x58000400

08003ee0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8003ee4:	4b04      	ldr	r3, [pc, #16]	@ (8003ef8 <HAL_PWREx_GetVoltageRange+0x18>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	58000400 	.word	0x58000400

08003efc <LL_RCC_HSE_IsEnabledDiv2>:
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003f00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f0e:	d101      	bne.n	8003f14 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003f10:	2301      	movs	r3, #1
 8003f12:	e000      	b.n	8003f16 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <LL_RCC_HSE_Enable>:
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f32:	6013      	str	r3, [r2, #0]
}
 8003f34:	bf00      	nop
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr

08003f3e <LL_RCC_HSE_Disable>:
{
 8003f3e:	b480      	push	{r7}
 8003f40:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f50:	6013      	str	r3, [r2, #0]
}
 8003f52:	bf00      	nop
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <LL_RCC_HSE_IsReady>:
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003f60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f6e:	d101      	bne.n	8003f74 <LL_RCC_HSE_IsReady+0x18>
 8003f70:	2301      	movs	r3, #1
 8003f72:	e000      	b.n	8003f76 <LL_RCC_HSE_IsReady+0x1a>
 8003f74:	2300      	movs	r3, #0
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <LL_RCC_HSI_Enable>:
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003f84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f92:	6013      	str	r3, [r2, #0]
}
 8003f94:	bf00      	nop
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <LL_RCC_HSI_Disable>:
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003fa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003fac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fb0:	6013      	str	r3, [r2, #0]
}
 8003fb2:	bf00      	nop
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <LL_RCC_HSI_IsReady>:
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003fc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fce:	d101      	bne.n	8003fd4 <LL_RCC_HSI_IsReady+0x18>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e000      	b.n	8003fd6 <LL_RCC_HSI_IsReady+0x1a>
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <LL_RCC_HSI_SetCalibTrimming>:
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8003fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	061b      	lsls	r3, r3, #24
 8003ff6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	604b      	str	r3, [r1, #4]
}
 8003ffe:	bf00      	nop
 8004000:	370c      	adds	r7, #12
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr

0800400a <LL_RCC_HSI48_Enable>:
{
 800400a:	b480      	push	{r7}
 800400c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800400e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004012:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004016:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800401a:	f043 0301 	orr.w	r3, r3, #1
 800401e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004022:	bf00      	nop
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <LL_RCC_HSI48_Disable>:
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004030:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004034:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004038:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800403c:	f023 0301 	bic.w	r3, r3, #1
 8004040:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004044:	bf00      	nop
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <LL_RCC_HSI48_IsReady>:
{
 800404e:	b480      	push	{r7}
 8004050:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8004052:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004056:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b02      	cmp	r3, #2
 8004060:	d101      	bne.n	8004066 <LL_RCC_HSI48_IsReady+0x18>
 8004062:	2301      	movs	r3, #1
 8004064:	e000      	b.n	8004068 <LL_RCC_HSI48_IsReady+0x1a>
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <LL_RCC_LSE_Enable>:
{
 8004072:	b480      	push	{r7}
 8004074:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004076:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800407a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800407e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004082:	f043 0301 	orr.w	r3, r3, #1
 8004086:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800408a:	bf00      	nop
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <LL_RCC_LSE_Disable>:
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004098:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800409c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040a4:	f023 0301 	bic.w	r3, r3, #1
 80040a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80040ac:	bf00      	nop
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <LL_RCC_LSE_EnableBypass>:
{
 80040b6:	b480      	push	{r7}
 80040b8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80040ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040c6:	f043 0304 	orr.w	r3, r3, #4
 80040ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80040ce:	bf00      	nop
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <LL_RCC_LSE_DisableBypass>:
{
 80040d8:	b480      	push	{r7}
 80040da:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80040dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040e8:	f023 0304 	bic.w	r3, r3, #4
 80040ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80040f0:	bf00      	nop
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr

080040fa <LL_RCC_LSE_IsReady>:
{
 80040fa:	b480      	push	{r7}
 80040fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80040fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b02      	cmp	r3, #2
 800410c:	d101      	bne.n	8004112 <LL_RCC_LSE_IsReady+0x18>
 800410e:	2301      	movs	r3, #1
 8004110:	e000      	b.n	8004114 <LL_RCC_LSE_IsReady+0x1a>
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr

0800411e <LL_RCC_LSI1_Enable>:
{
 800411e:	b480      	push	{r7}
 8004120:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004122:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004126:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800412a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800412e:	f043 0301 	orr.w	r3, r3, #1
 8004132:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004136:	bf00      	nop
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <LL_RCC_LSI1_Disable>:
{
 8004140:	b480      	push	{r7}
 8004142:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004144:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004148:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800414c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004150:	f023 0301 	bic.w	r3, r3, #1
 8004154:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004158:	bf00      	nop
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr

08004162 <LL_RCC_LSI1_IsReady>:
{
 8004162:	b480      	push	{r7}
 8004164:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800416a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	2b02      	cmp	r3, #2
 8004174:	d101      	bne.n	800417a <LL_RCC_LSI1_IsReady+0x18>
 8004176:	2301      	movs	r3, #1
 8004178:	e000      	b.n	800417c <LL_RCC_LSI1_IsReady+0x1a>
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr

08004186 <LL_RCC_LSI2_Enable>:
{
 8004186:	b480      	push	{r7}
 8004188:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800418a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800418e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004192:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004196:	f043 0304 	orr.w	r3, r3, #4
 800419a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800419e:	bf00      	nop
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <LL_RCC_LSI2_Disable>:
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80041ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041b8:	f023 0304 	bic.w	r3, r3, #4
 80041bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80041c0:	bf00      	nop
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr

080041ca <LL_RCC_LSI2_IsReady>:
{
 80041ca:	b480      	push	{r7}
 80041cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80041ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041d6:	f003 0308 	and.w	r3, r3, #8
 80041da:	2b08      	cmp	r3, #8
 80041dc:	d101      	bne.n	80041e2 <LL_RCC_LSI2_IsReady+0x18>
 80041de:	2301      	movs	r3, #1
 80041e0:	e000      	b.n	80041e4 <LL_RCC_LSI2_IsReady+0x1a>
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr

080041ee <LL_RCC_LSI2_SetTrimming>:
{
 80041ee:	b480      	push	{r7}
 80041f0:	b083      	sub	sp, #12
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80041f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	021b      	lsls	r3, r3, #8
 8004206:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800420a:	4313      	orrs	r3, r2
 800420c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <LL_RCC_MSI_Enable>:
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800422a:	f043 0301 	orr.w	r3, r3, #1
 800422e:	6013      	str	r3, [r2, #0]
}
 8004230:	bf00      	nop
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr

0800423a <LL_RCC_MSI_Disable>:
{
 800423a:	b480      	push	{r7}
 800423c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800423e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004248:	f023 0301 	bic.w	r3, r3, #1
 800424c:	6013      	str	r3, [r2, #0]
}
 800424e:	bf00      	nop
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <LL_RCC_MSI_IsReady>:
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800425c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b02      	cmp	r3, #2
 8004268:	d101      	bne.n	800426e <LL_RCC_MSI_IsReady+0x16>
 800426a:	2301      	movs	r3, #1
 800426c:	e000      	b.n	8004270 <LL_RCC_MSI_IsReady+0x18>
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr

0800427a <LL_RCC_MSI_SetRange>:
{
 800427a:	b480      	push	{r7}
 800427c:	b083      	sub	sp, #12
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8004282:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800428c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	4313      	orrs	r3, r2
 8004294:	600b      	str	r3, [r1, #0]
}
 8004296:	bf00      	nop
 8004298:	370c      	adds	r7, #12
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr

080042a2 <LL_RCC_MSI_GetRange>:
{
 80042a2:	b480      	push	{r7}
 80042a4:	b083      	sub	sp, #12
 80042a6:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80042a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042b2:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2bb0      	cmp	r3, #176	@ 0xb0
 80042b8:	d901      	bls.n	80042be <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80042ba:	23b0      	movs	r3, #176	@ 0xb0
 80042bc:	607b      	str	r3, [r7, #4]
  return msiRange;
 80042be:	687b      	ldr	r3, [r7, #4]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <LL_RCC_MSI_SetCalibTrimming>:
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80042d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	021b      	lsls	r3, r3, #8
 80042e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80042e6:	4313      	orrs	r3, r2
 80042e8:	604b      	str	r3, [r1, #4]
}
 80042ea:	bf00      	nop
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <LL_RCC_SetSysClkSource>:
{
 80042f6:	b480      	push	{r7}
 80042f8:	b083      	sub	sp, #12
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80042fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f023 0203 	bic.w	r2, r3, #3
 8004308:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4313      	orrs	r3, r2
 8004310:	608b      	str	r3, [r1, #8]
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <LL_RCC_GetSysClkSource>:
{
 800431e:	b480      	push	{r7}
 8004320:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004322:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	f003 030c 	and.w	r3, r3, #12
}
 800432c:	4618      	mov	r0, r3
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr

08004336 <LL_RCC_SetAHBPrescaler>:
{
 8004336:	b480      	push	{r7}
 8004338:	b083      	sub	sp, #12
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800433e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004348:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4313      	orrs	r3, r2
 8004350:	608b      	str	r3, [r1, #8]
}
 8004352:	bf00      	nop
 8004354:	370c      	adds	r7, #12
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr

0800435e <LL_C2_RCC_SetAHBPrescaler>:
{
 800435e:	b480      	push	{r7}
 8004360:	b083      	sub	sp, #12
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8004366:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800436a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800436e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004372:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4313      	orrs	r3, r2
 800437a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800437e:	bf00      	nop
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <LL_RCC_SetAHB4Prescaler>:
{
 800438a:	b480      	push	{r7}
 800438c:	b083      	sub	sp, #12
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004392:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004396:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800439a:	f023 020f 	bic.w	r2, r3, #15
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	091b      	lsrs	r3, r3, #4
 80043a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80043a6:	4313      	orrs	r3, r2
 80043a8:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80043ac:	bf00      	nop
 80043ae:	370c      	adds	r7, #12
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <LL_RCC_SetAPB1Prescaler>:
{
 80043b8:	b480      	push	{r7}
 80043ba:	b083      	sub	sp, #12
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80043c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	608b      	str	r3, [r1, #8]
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <LL_RCC_SetAPB2Prescaler>:
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80043e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	608b      	str	r3, [r1, #8]
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <LL_RCC_GetAHBPrescaler>:
{
 8004408:	b480      	push	{r7}
 800440a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800440c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8004416:	4618      	mov	r0, r3
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <LL_RCC_GetAHB4Prescaler>:
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004424:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004428:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800442c:	011b      	lsls	r3, r3, #4
 800442e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8004432:	4618      	mov	r0, r3
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <LL_RCC_GetAPB1Prescaler>:
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004440:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800444a:	4618      	mov	r0, r3
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <LL_RCC_GetAPB2Prescaler>:
{
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004458:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8004462:	4618      	mov	r0, r3
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004470:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800447a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800447e:	6013      	str	r3, [r2, #0]
}
 8004480:	bf00      	nop
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr

0800448a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800448a:	b480      	push	{r7}
 800448c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800448e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004498:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800449c:	6013      	str	r3, [r2, #0]
}
 800449e:	bf00      	nop
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80044a8:	b480      	push	{r7}
 80044aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80044ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044ba:	d101      	bne.n	80044c0 <LL_RCC_PLL_IsReady+0x18>
 80044bc:	2301      	movs	r3, #1
 80044be:	e000      	b.n	80044c2 <LL_RCC_PLL_IsReady+0x1a>
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80044cc:	b480      	push	{r7}
 80044ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80044d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	0a1b      	lsrs	r3, r3, #8
 80044d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80044dc:	4618      	mov	r0, r3
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr

080044e6 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80044e6:	b480      	push	{r7}
 80044e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80044ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr

080044fe <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80044fe:	b480      	push	{r7}
 8004500:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004502:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800450c:	4618      	mov	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004516:	b480      	push	{r7}
 8004518:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800451a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	f003 0303 	and.w	r3, r3, #3
}
 8004524:	4618      	mov	r0, r3
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800452e:	b480      	push	{r7}
 8004530:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8004532:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800453c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004540:	d101      	bne.n	8004546 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8004542:	2301      	movs	r3, #1
 8004544:	e000      	b.n	8004548 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr

08004552 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8004552:	b480      	push	{r7}
 8004554:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8004556:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800455a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800455e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004562:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004566:	d101      	bne.n	800456c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004568:	2301      	movs	r3, #1
 800456a:	e000      	b.n	800456e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800457c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004580:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004584:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004588:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800458c:	d101      	bne.n	8004592 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800458e:	2301      	movs	r3, #1
 8004590:	e000      	b.n	8004594 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr

0800459e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800459e:	b480      	push	{r7}
 80045a0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80045a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045b0:	d101      	bne.n	80045b6 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80045b2:	2301      	movs	r3, #1
 80045b4:	e000      	b.n	80045b8 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr

080045c2 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80045c2:	b480      	push	{r7}
 80045c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80045c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80045d4:	d101      	bne.n	80045da <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80045d6:	2301      	movs	r3, #1
 80045d8:	e000      	b.n	80045dc <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80045da:	2300      	movs	r3, #0
}
 80045dc:	4618      	mov	r0, r3
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
	...

080045e8 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045e8:	b590      	push	{r4, r7, lr}
 80045ea:	b08d      	sub	sp, #52	@ 0x34
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d101      	bne.n	80045fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e363      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0320 	and.w	r3, r3, #32
 8004602:	2b00      	cmp	r3, #0
 8004604:	f000 808d 	beq.w	8004722 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004608:	f7ff fe89 	bl	800431e <LL_RCC_GetSysClkSource>
 800460c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800460e:	f7ff ff82 	bl	8004516 <LL_RCC_PLL_GetMainSource>
 8004612:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004616:	2b00      	cmp	r3, #0
 8004618:	d005      	beq.n	8004626 <HAL_RCC_OscConfig+0x3e>
 800461a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800461c:	2b0c      	cmp	r3, #12
 800461e:	d147      	bne.n	80046b0 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8004620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004622:	2b01      	cmp	r3, #1
 8004624:	d144      	bne.n	80046b0 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e347      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8004636:	f7ff fe34 	bl	80042a2 <LL_RCC_MSI_GetRange>
 800463a:	4603      	mov	r3, r0
 800463c:	429c      	cmp	r4, r3
 800463e:	d914      	bls.n	800466a <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004644:	4618      	mov	r0, r3
 8004646:	f000 fd2f 	bl	80050a8 <RCC_SetFlashLatencyFromMSIRange>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d001      	beq.n	8004654 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e336      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004658:	4618      	mov	r0, r3
 800465a:	f7ff fe0e 	bl	800427a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	4618      	mov	r0, r3
 8004664:	f7ff fe32 	bl	80042cc <LL_RCC_MSI_SetCalibTrimming>
 8004668:	e013      	b.n	8004692 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800466e:	4618      	mov	r0, r3
 8004670:	f7ff fe03 	bl	800427a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a1b      	ldr	r3, [r3, #32]
 8004678:	4618      	mov	r0, r3
 800467a:	f7ff fe27 	bl	80042cc <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004682:	4618      	mov	r0, r3
 8004684:	f000 fd10 	bl	80050a8 <RCC_SetFlashLatencyFromMSIRange>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e317      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004692:	f000 fcc9 	bl	8005028 <HAL_RCC_GetHCLKFreq>
 8004696:	4603      	mov	r3, r0
 8004698:	4aa4      	ldr	r2, [pc, #656]	@ (800492c <HAL_RCC_OscConfig+0x344>)
 800469a:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800469c:	4ba4      	ldr	r3, [pc, #656]	@ (8004930 <HAL_RCC_OscConfig+0x348>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7fe fc91 	bl	8002fc8 <HAL_InitTick>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d039      	beq.n	8004720 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e308      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	69db      	ldr	r3, [r3, #28]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d01e      	beq.n	80046f6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80046b8:	f7ff fdb0 	bl	800421c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046bc:	f7fe fcd2 	bl	8003064 <HAL_GetTick>
 80046c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80046c2:	e008      	b.n	80046d6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046c4:	f7fe fcce 	bl	8003064 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e2f5      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80046d6:	f7ff fdbf 	bl	8004258 <LL_RCC_MSI_IsReady>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d0f1      	beq.n	80046c4 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7ff fdc8 	bl	800427a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7ff fdec 	bl	80042cc <LL_RCC_MSI_SetCalibTrimming>
 80046f4:	e015      	b.n	8004722 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80046f6:	f7ff fda0 	bl	800423a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046fa:	f7fe fcb3 	bl	8003064 <HAL_GetTick>
 80046fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8004700:	e008      	b.n	8004714 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004702:	f7fe fcaf 	bl	8003064 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d901      	bls.n	8004714 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e2d6      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8004714:	f7ff fda0 	bl	8004258 <LL_RCC_MSI_IsReady>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1f1      	bne.n	8004702 <HAL_RCC_OscConfig+0x11a>
 800471e:	e000      	b.n	8004722 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004720:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	2b00      	cmp	r3, #0
 800472c:	d047      	beq.n	80047be <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800472e:	f7ff fdf6 	bl	800431e <LL_RCC_GetSysClkSource>
 8004732:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004734:	f7ff feef 	bl	8004516 <LL_RCC_PLL_GetMainSource>
 8004738:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800473a:	6a3b      	ldr	r3, [r7, #32]
 800473c:	2b08      	cmp	r3, #8
 800473e:	d005      	beq.n	800474c <HAL_RCC_OscConfig+0x164>
 8004740:	6a3b      	ldr	r3, [r7, #32]
 8004742:	2b0c      	cmp	r3, #12
 8004744:	d108      	bne.n	8004758 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	2b03      	cmp	r3, #3
 800474a:	d105      	bne.n	8004758 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d134      	bne.n	80047be <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e2b4      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004760:	d102      	bne.n	8004768 <HAL_RCC_OscConfig+0x180>
 8004762:	f7ff fbdd 	bl	8003f20 <LL_RCC_HSE_Enable>
 8004766:	e001      	b.n	800476c <HAL_RCC_OscConfig+0x184>
 8004768:	f7ff fbe9 	bl	8003f3e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d012      	beq.n	800479a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004774:	f7fe fc76 	bl	8003064 <HAL_GetTick>
 8004778:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800477c:	f7fe fc72 	bl	8003064 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b64      	cmp	r3, #100	@ 0x64
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e299      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800478e:	f7ff fbe5 	bl	8003f5c <LL_RCC_HSE_IsReady>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d0f1      	beq.n	800477c <HAL_RCC_OscConfig+0x194>
 8004798:	e011      	b.n	80047be <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479a:	f7fe fc63 	bl	8003064 <HAL_GetTick>
 800479e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80047a0:	e008      	b.n	80047b4 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a2:	f7fe fc5f 	bl	8003064 <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	2b64      	cmp	r3, #100	@ 0x64
 80047ae:	d901      	bls.n	80047b4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e286      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80047b4:	f7ff fbd2 	bl	8003f5c <LL_RCC_HSE_IsReady>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1f1      	bne.n	80047a2 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d04c      	beq.n	8004864 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047ca:	f7ff fda8 	bl	800431e <LL_RCC_GetSysClkSource>
 80047ce:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047d0:	f7ff fea1 	bl	8004516 <LL_RCC_PLL_GetMainSource>
 80047d4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	2b04      	cmp	r3, #4
 80047da:	d005      	beq.n	80047e8 <HAL_RCC_OscConfig+0x200>
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	2b0c      	cmp	r3, #12
 80047e0:	d10e      	bne.n	8004800 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d10b      	bne.n	8004800 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e266      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7ff fbf1 	bl	8003fe0 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80047fe:	e031      	b.n	8004864 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d019      	beq.n	800483c <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004808:	f7ff fbba 	bl	8003f80 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480c:	f7fe fc2a 	bl	8003064 <HAL_GetTick>
 8004810:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004814:	f7fe fc26 	bl	8003064 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e24d      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8004826:	f7ff fbc9 	bl	8003fbc <LL_RCC_HSI_IsReady>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d0f1      	beq.n	8004814 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	4618      	mov	r0, r3
 8004836:	f7ff fbd3 	bl	8003fe0 <LL_RCC_HSI_SetCalibTrimming>
 800483a:	e013      	b.n	8004864 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800483c:	f7ff fbaf 	bl	8003f9e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004840:	f7fe fc10 	bl	8003064 <HAL_GetTick>
 8004844:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004848:	f7fe fc0c 	bl	8003064 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e233      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800485a:	f7ff fbaf 	bl	8003fbc <LL_RCC_HSI_IsReady>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1f1      	bne.n	8004848 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0308 	and.w	r3, r3, #8
 800486c:	2b00      	cmp	r3, #0
 800486e:	d106      	bne.n	800487e <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004878:	2b00      	cmp	r3, #0
 800487a:	f000 80a3 	beq.w	80049c4 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d076      	beq.n	8004974 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0310 	and.w	r3, r3, #16
 800488e:	2b00      	cmp	r3, #0
 8004890:	d046      	beq.n	8004920 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8004892:	f7ff fc66 	bl	8004162 <LL_RCC_LSI1_IsReady>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d113      	bne.n	80048c4 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800489c:	f7ff fc3f 	bl	800411e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80048a0:	f7fe fbe0 	bl	8003064 <HAL_GetTick>
 80048a4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80048a6:	e008      	b.n	80048ba <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80048a8:	f7fe fbdc 	bl	8003064 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e203      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80048ba:	f7ff fc52 	bl	8004162 <LL_RCC_LSI1_IsReady>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d0f1      	beq.n	80048a8 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80048c4:	f7ff fc5f 	bl	8004186 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c8:	f7fe fbcc 	bl	8003064 <HAL_GetTick>
 80048cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80048ce:	e008      	b.n	80048e2 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80048d0:	f7fe fbc8 	bl	8003064 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b03      	cmp	r3, #3
 80048dc:	d901      	bls.n	80048e2 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e1ef      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80048e2:	f7ff fc72 	bl	80041ca <LL_RCC_LSI2_IsReady>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d0f1      	beq.n	80048d0 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	4618      	mov	r0, r3
 80048f2:	f7ff fc7c 	bl	80041ee <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80048f6:	f7ff fc23 	bl	8004140 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fa:	f7fe fbb3 	bl	8003064 <HAL_GetTick>
 80048fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8004900:	e008      	b.n	8004914 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004902:	f7fe fbaf 	bl	8003064 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b02      	cmp	r3, #2
 800490e:	d901      	bls.n	8004914 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e1d6      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8004914:	f7ff fc25 	bl	8004162 <LL_RCC_LSI1_IsReady>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1f1      	bne.n	8004902 <HAL_RCC_OscConfig+0x31a>
 800491e:	e051      	b.n	80049c4 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8004920:	f7ff fbfd 	bl	800411e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004924:	f7fe fb9e 	bl	8003064 <HAL_GetTick>
 8004928:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800492a:	e00c      	b.n	8004946 <HAL_RCC_OscConfig+0x35e>
 800492c:	20000008 	.word	0x20000008
 8004930:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004934:	f7fe fb96 	bl	8003064 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b02      	cmp	r3, #2
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e1bd      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8004946:	f7ff fc0c 	bl	8004162 <LL_RCC_LSI1_IsReady>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d0f1      	beq.n	8004934 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8004950:	f7ff fc2a 	bl	80041a8 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004954:	e008      	b.n	8004968 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004956:	f7fe fb85 	bl	8003064 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	2b03      	cmp	r3, #3
 8004962:	d901      	bls.n	8004968 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e1ac      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004968:	f7ff fc2f 	bl	80041ca <LL_RCC_LSI2_IsReady>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1f1      	bne.n	8004956 <HAL_RCC_OscConfig+0x36e>
 8004972:	e027      	b.n	80049c4 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8004974:	f7ff fc18 	bl	80041a8 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004978:	f7fe fb74 	bl	8003064 <HAL_GetTick>
 800497c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800497e:	e008      	b.n	8004992 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004980:	f7fe fb70 	bl	8003064 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b03      	cmp	r3, #3
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e197      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8004992:	f7ff fc1a 	bl	80041ca <LL_RCC_LSI2_IsReady>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1f1      	bne.n	8004980 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800499c:	f7ff fbd0 	bl	8004140 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049a0:	f7fe fb60 	bl	8003064 <HAL_GetTick>
 80049a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80049a6:	e008      	b.n	80049ba <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80049a8:	f7fe fb5c 	bl	8003064 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e183      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80049ba:	f7ff fbd2 	bl	8004162 <LL_RCC_LSI1_IsReady>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1f1      	bne.n	80049a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d05b      	beq.n	8004a88 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049d0:	4ba7      	ldr	r3, [pc, #668]	@ (8004c70 <HAL_RCC_OscConfig+0x688>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d114      	bne.n	8004a06 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80049dc:	f7ff fa70 	bl	8003ec0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049e0:	f7fe fb40 	bl	8003064 <HAL_GetTick>
 80049e4:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049e6:	e008      	b.n	80049fa <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049e8:	f7fe fb3c 	bl	8003064 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e163      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049fa:	4b9d      	ldr	r3, [pc, #628]	@ (8004c70 <HAL_RCC_OscConfig+0x688>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d0f0      	beq.n	80049e8 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d102      	bne.n	8004a14 <HAL_RCC_OscConfig+0x42c>
 8004a0e:	f7ff fb30 	bl	8004072 <LL_RCC_LSE_Enable>
 8004a12:	e00c      	b.n	8004a2e <HAL_RCC_OscConfig+0x446>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	2b05      	cmp	r3, #5
 8004a1a:	d104      	bne.n	8004a26 <HAL_RCC_OscConfig+0x43e>
 8004a1c:	f7ff fb4b 	bl	80040b6 <LL_RCC_LSE_EnableBypass>
 8004a20:	f7ff fb27 	bl	8004072 <LL_RCC_LSE_Enable>
 8004a24:	e003      	b.n	8004a2e <HAL_RCC_OscConfig+0x446>
 8004a26:	f7ff fb35 	bl	8004094 <LL_RCC_LSE_Disable>
 8004a2a:	f7ff fb55 	bl	80040d8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d014      	beq.n	8004a60 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a36:	f7fe fb15 	bl	8003064 <HAL_GetTick>
 8004a3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8004a3c:	e00a      	b.n	8004a54 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a3e:	f7fe fb11 	bl	8003064 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d901      	bls.n	8004a54 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	e136      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8004a54:	f7ff fb51 	bl	80040fa <LL_RCC_LSE_IsReady>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d0ef      	beq.n	8004a3e <HAL_RCC_OscConfig+0x456>
 8004a5e:	e013      	b.n	8004a88 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a60:	f7fe fb00 	bl	8003064 <HAL_GetTick>
 8004a64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004a66:	e00a      	b.n	8004a7e <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a68:	f7fe fafc 	bl	8003064 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e121      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8004a7e:	f7ff fb3c 	bl	80040fa <LL_RCC_LSE_IsReady>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1ef      	bne.n	8004a68 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d02c      	beq.n	8004aee <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d014      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004a9c:	f7ff fab5 	bl	800400a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aa0:	f7fe fae0 	bl	8003064 <HAL_GetTick>
 8004aa4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004aa6:	e008      	b.n	8004aba <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004aa8:	f7fe fadc 	bl	8003064 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d901      	bls.n	8004aba <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e103      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004aba:	f7ff fac8 	bl	800404e <LL_RCC_HSI48_IsReady>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d0f1      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x4c0>
 8004ac4:	e013      	b.n	8004aee <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004ac6:	f7ff fab1 	bl	800402c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aca:	f7fe facb 	bl	8003064 <HAL_GetTick>
 8004ace:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004ad0:	e008      	b.n	8004ae4 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ad2:	f7fe fac7 	bl	8003064 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d901      	bls.n	8004ae4 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e0ee      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004ae4:	f7ff fab3 	bl	800404e <LL_RCC_HSI48_IsReady>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1f1      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f000 80e4 	beq.w	8004cc0 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004af8:	f7ff fc11 	bl	800431e <LL_RCC_GetSysClkSource>
 8004afc:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8004afe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	f040 80b4 	bne.w	8004c78 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f003 0203 	and.w	r2, r3, #3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d123      	bne.n	8004b66 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d11c      	bne.n	8004b66 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	0a1b      	lsrs	r3, r3, #8
 8004b30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d114      	bne.n	8004b66 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d10d      	bne.n	8004b66 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d106      	bne.n	8004b66 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d05d      	beq.n	8004c22 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	2b0c      	cmp	r3, #12
 8004b6a:	d058      	beq.n	8004c1e <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e0a1      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b7e:	f7ff fc84 	bl	800448a <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b82:	f7fe fa6f 	bl	8003064 <HAL_GetTick>
 8004b86:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b88:	e008      	b.n	8004b9c <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b8a:	f7fe fa6b 	bl	8003064 <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d901      	bls.n	8004b9c <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e092      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1ef      	bne.n	8004b8a <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004baa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bae:	68da      	ldr	r2, [r3, #12]
 8004bb0:	4b30      	ldr	r3, [pc, #192]	@ (8004c74 <HAL_RCC_OscConfig+0x68c>)
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004bbc:	4311      	orrs	r1, r2
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bc2:	0212      	lsls	r2, r2, #8
 8004bc4:	4311      	orrs	r1, r2
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004bca:	4311      	orrs	r1, r2
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004bd0:	4311      	orrs	r1, r2
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004be0:	f7ff fc44 	bl	800446c <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004be4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004bee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bf2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bf4:	f7fe fa36 	bl	8003064 <HAL_GetTick>
 8004bf8:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bfa:	e008      	b.n	8004c0e <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bfc:	f7fe fa32 	bl	8003064 <HAL_GetTick>
 8004c00:	4602      	mov	r2, r0
 8004c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e059      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d0ef      	beq.n	8004bfc <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c1c:	e050      	b.n	8004cc0 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e04f      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d147      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c30:	f7ff fc1c 	bl	800446c <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c42:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c44:	f7fe fa0e 	bl	8003064 <HAL_GetTick>
 8004c48:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c4c:	f7fe fa0a 	bl	8003064 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e031      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d0ef      	beq.n	8004c4c <HAL_RCC_OscConfig+0x664>
 8004c6c:	e028      	b.n	8004cc0 <HAL_RCC_OscConfig+0x6d8>
 8004c6e:	bf00      	nop
 8004c70:	58000400 	.word	0x58000400
 8004c74:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	2b0c      	cmp	r3, #12
 8004c7c:	d01e      	beq.n	8004cbc <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c7e:	f7ff fc04 	bl	800448a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c82:	f7fe f9ef 	bl	8003064 <HAL_GetTick>
 8004c86:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c88:	e008      	b.n	8004c9c <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c8a:	f7fe f9eb 	bl	8003064 <HAL_GetTick>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d901      	bls.n	8004c9c <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e012      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1ef      	bne.n	8004c8a <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8004caa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cae:	68da      	ldr	r2, [r3, #12]
 8004cb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004cb4:	4b05      	ldr	r3, [pc, #20]	@ (8004ccc <HAL_RCC_OscConfig+0x6e4>)
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	60cb      	str	r3, [r1, #12]
 8004cba:	e001      	b.n	8004cc0 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e000      	b.n	8004cc2 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3734      	adds	r7, #52	@ 0x34
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd90      	pop	{r4, r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	eefefffc 	.word	0xeefefffc

08004cd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e12d      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ce4:	4b98      	ldr	r3, [pc, #608]	@ (8004f48 <HAL_RCC_ClockConfig+0x278>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d91b      	bls.n	8004d2a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cf2:	4b95      	ldr	r3, [pc, #596]	@ (8004f48 <HAL_RCC_ClockConfig+0x278>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f023 0207 	bic.w	r2, r3, #7
 8004cfa:	4993      	ldr	r1, [pc, #588]	@ (8004f48 <HAL_RCC_ClockConfig+0x278>)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d02:	f7fe f9af 	bl	8003064 <HAL_GetTick>
 8004d06:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d08:	e008      	b.n	8004d1c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004d0a:	f7fe f9ab 	bl	8003064 <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d901      	bls.n	8004d1c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e111      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d1c:	4b8a      	ldr	r3, [pc, #552]	@ (8004f48 <HAL_RCC_ClockConfig+0x278>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0307 	and.w	r3, r3, #7
 8004d24:	683a      	ldr	r2, [r7, #0]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d1ef      	bne.n	8004d0a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d016      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f7ff fafb 	bl	8004336 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004d40:	f7fe f990 	bl	8003064 <HAL_GetTick>
 8004d44:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004d46:	e008      	b.n	8004d5a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004d48:	f7fe f98c 	bl	8003064 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d901      	bls.n	8004d5a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e0f2      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004d5a:	f7ff fbe8 	bl	800452e <LL_RCC_IsActiveFlag_HPRE>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d0f1      	beq.n	8004d48 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0320 	and.w	r3, r3, #32
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d016      	beq.n	8004d9e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7ff faf2 	bl	800435e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004d7a:	f7fe f973 	bl	8003064 <HAL_GetTick>
 8004d7e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004d80:	e008      	b.n	8004d94 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004d82:	f7fe f96f 	bl	8003064 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e0d5      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004d94:	f7ff fbdd 	bl	8004552 <LL_RCC_IsActiveFlag_C2HPRE>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d0f1      	beq.n	8004d82 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d016      	beq.n	8004dd8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7ff faeb 	bl	800438a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004db4:	f7fe f956 	bl	8003064 <HAL_GetTick>
 8004db8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004dba:	e008      	b.n	8004dce <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004dbc:	f7fe f952 	bl	8003064 <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d901      	bls.n	8004dce <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	e0b8      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004dce:	f7ff fbd3 	bl	8004578 <LL_RCC_IsActiveFlag_SHDHPRE>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d0f1      	beq.n	8004dbc <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0304 	and.w	r3, r3, #4
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d016      	beq.n	8004e12 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7ff fae5 	bl	80043b8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004dee:	f7fe f939 	bl	8003064 <HAL_GetTick>
 8004df2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004df4:	e008      	b.n	8004e08 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004df6:	f7fe f935 	bl	8003064 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d901      	bls.n	8004e08 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e09b      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004e08:	f7ff fbc9 	bl	800459e <LL_RCC_IsActiveFlag_PPRE1>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d0f1      	beq.n	8004df6 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0308 	and.w	r3, r3, #8
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d017      	beq.n	8004e4e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	00db      	lsls	r3, r3, #3
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7ff fadb 	bl	80043e0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004e2a:	f7fe f91b 	bl	8003064 <HAL_GetTick>
 8004e2e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004e30:	e008      	b.n	8004e44 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004e32:	f7fe f917 	bl	8003064 <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d901      	bls.n	8004e44 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e07d      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004e44:	f7ff fbbd 	bl	80045c2 <LL_RCC_IsActiveFlag_PPRE2>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f1      	beq.n	8004e32 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d043      	beq.n	8004ee2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d106      	bne.n	8004e70 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8004e62:	f7ff f87b 	bl	8003f5c <LL_RCC_HSE_IsReady>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d11e      	bne.n	8004eaa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e067      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	2b03      	cmp	r3, #3
 8004e76:	d106      	bne.n	8004e86 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004e78:	f7ff fb16 	bl	80044a8 <LL_RCC_PLL_IsReady>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d113      	bne.n	8004eaa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e05c      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d106      	bne.n	8004e9c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8004e8e:	f7ff f9e3 	bl	8004258 <LL_RCC_MSI_IsReady>
 8004e92:	4603      	mov	r3, r0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d108      	bne.n	8004eaa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e051      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004e9c:	f7ff f88e 	bl	8003fbc <LL_RCC_HSI_IsReady>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e04a      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7ff fa21 	bl	80042f6 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eb4:	f7fe f8d6 	bl	8003064 <HAL_GetTick>
 8004eb8:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eba:	e00a      	b.n	8004ed2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ebc:	f7fe f8d2 	bl	8003064 <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d901      	bls.n	8004ed2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e036      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ed2:	f7ff fa24 	bl	800431e <LL_RCC_GetSysClkSource>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d1ec      	bne.n	8004ebc <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ee2:	4b19      	ldr	r3, [pc, #100]	@ (8004f48 <HAL_RCC_ClockConfig+0x278>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0307 	and.w	r3, r3, #7
 8004eea:	683a      	ldr	r2, [r7, #0]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d21b      	bcs.n	8004f28 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ef0:	4b15      	ldr	r3, [pc, #84]	@ (8004f48 <HAL_RCC_ClockConfig+0x278>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f023 0207 	bic.w	r2, r3, #7
 8004ef8:	4913      	ldr	r1, [pc, #76]	@ (8004f48 <HAL_RCC_ClockConfig+0x278>)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f00:	f7fe f8b0 	bl	8003064 <HAL_GetTick>
 8004f04:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f06:	e008      	b.n	8004f1a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004f08:	f7fe f8ac 	bl	8003064 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e012      	b.n	8004f40 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f48 <HAL_RCC_ClockConfig+0x278>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0307 	and.w	r3, r3, #7
 8004f22:	683a      	ldr	r2, [r7, #0]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d1ef      	bne.n	8004f08 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004f28:	f000 f87e 	bl	8005028 <HAL_RCC_GetHCLKFreq>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	4a07      	ldr	r2, [pc, #28]	@ (8004f4c <HAL_RCC_ClockConfig+0x27c>)
 8004f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8004f32:	f7fe f8a3 	bl	800307c <HAL_GetTickPrio>
 8004f36:	4603      	mov	r3, r0
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f7fe f845 	bl	8002fc8 <HAL_InitTick>
 8004f3e:	4603      	mov	r3, r0
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3710      	adds	r7, #16
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	58004000 	.word	0x58004000
 8004f4c:	20000008 	.word	0x20000008

08004f50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f50:	b590      	push	{r4, r7, lr}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f56:	f7ff f9e2 	bl	800431e <LL_RCC_GetSysClkSource>
 8004f5a:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10a      	bne.n	8004f78 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004f62:	f7ff f99e 	bl	80042a2 <LL_RCC_MSI_GetRange>
 8004f66:	4603      	mov	r3, r0
 8004f68:	091b      	lsrs	r3, r3, #4
 8004f6a:	f003 030f 	and.w	r3, r3, #15
 8004f6e:	4a2b      	ldr	r2, [pc, #172]	@ (800501c <HAL_RCC_GetSysClockFreq+0xcc>)
 8004f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f74:	60fb      	str	r3, [r7, #12]
 8004f76:	e04b      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d102      	bne.n	8004f84 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f7e:	4b28      	ldr	r3, [pc, #160]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004f80:	60fb      	str	r3, [r7, #12]
 8004f82:	e045      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2b08      	cmp	r3, #8
 8004f88:	d10a      	bne.n	8004fa0 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004f8a:	f7fe ffb7 	bl	8003efc <LL_RCC_HSE_IsEnabledDiv2>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d102      	bne.n	8004f9a <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004f94:	4b22      	ldr	r3, [pc, #136]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004f96:	60fb      	str	r3, [r7, #12]
 8004f98:	e03a      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004f9a:	4b22      	ldr	r3, [pc, #136]	@ (8005024 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004f9c:	60fb      	str	r3, [r7, #12]
 8004f9e:	e037      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8004fa0:	f7ff fab9 	bl	8004516 <LL_RCC_PLL_GetMainSource>
 8004fa4:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d003      	beq.n	8004fb4 <HAL_RCC_GetSysClockFreq+0x64>
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	2b03      	cmp	r3, #3
 8004fb0:	d003      	beq.n	8004fba <HAL_RCC_GetSysClockFreq+0x6a>
 8004fb2:	e00d      	b.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004fb6:	60bb      	str	r3, [r7, #8]
        break;
 8004fb8:	e015      	b.n	8004fe6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004fba:	f7fe ff9f 	bl	8003efc <LL_RCC_HSE_IsEnabledDiv2>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d102      	bne.n	8004fca <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004fc4:	4b16      	ldr	r3, [pc, #88]	@ (8005020 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004fc6:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004fc8:	e00d      	b.n	8004fe6 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8004fca:	4b16      	ldr	r3, [pc, #88]	@ (8005024 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004fcc:	60bb      	str	r3, [r7, #8]
        break;
 8004fce:	e00a      	b.n	8004fe6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004fd0:	f7ff f967 	bl	80042a2 <LL_RCC_MSI_GetRange>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	091b      	lsrs	r3, r3, #4
 8004fd8:	f003 030f 	and.w	r3, r3, #15
 8004fdc:	4a0f      	ldr	r2, [pc, #60]	@ (800501c <HAL_RCC_GetSysClockFreq+0xcc>)
 8004fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fe2:	60bb      	str	r3, [r7, #8]
        break;
 8004fe4:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8004fe6:	f7ff fa71 	bl	80044cc <LL_RCC_PLL_GetN>
 8004fea:	4602      	mov	r2, r0
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	fb03 f402 	mul.w	r4, r3, r2
 8004ff2:	f7ff fa84 	bl	80044fe <LL_RCC_PLL_GetDivider>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	091b      	lsrs	r3, r3, #4
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	fbb4 f4f3 	udiv	r4, r4, r3
 8005000:	f7ff fa71 	bl	80044e6 <LL_RCC_PLL_GetR>
 8005004:	4603      	mov	r3, r0
 8005006:	0f5b      	lsrs	r3, r3, #29
 8005008:	3301      	adds	r3, #1
 800500a:	fbb4 f3f3 	udiv	r3, r4, r3
 800500e:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005010:	68fb      	ldr	r3, [r7, #12]
}
 8005012:	4618      	mov	r0, r3
 8005014:	3714      	adds	r7, #20
 8005016:	46bd      	mov	sp, r7
 8005018:	bd90      	pop	{r4, r7, pc}
 800501a:	bf00      	nop
 800501c:	080113f8 	.word	0x080113f8
 8005020:	00f42400 	.word	0x00f42400
 8005024:	01e84800 	.word	0x01e84800

08005028 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005028:	b598      	push	{r3, r4, r7, lr}
 800502a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800502c:	f7ff ff90 	bl	8004f50 <HAL_RCC_GetSysClockFreq>
 8005030:	4604      	mov	r4, r0
 8005032:	f7ff f9e9 	bl	8004408 <LL_RCC_GetAHBPrescaler>
 8005036:	4603      	mov	r3, r0
 8005038:	091b      	lsrs	r3, r3, #4
 800503a:	f003 030f 	and.w	r3, r3, #15
 800503e:	4a03      	ldr	r2, [pc, #12]	@ (800504c <HAL_RCC_GetHCLKFreq+0x24>)
 8005040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005044:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005048:	4618      	mov	r0, r3
 800504a:	bd98      	pop	{r3, r4, r7, pc}
 800504c:	08011398 	.word	0x08011398

08005050 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005050:	b598      	push	{r3, r4, r7, lr}
 8005052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005054:	f7ff ffe8 	bl	8005028 <HAL_RCC_GetHCLKFreq>
 8005058:	4604      	mov	r4, r0
 800505a:	f7ff f9ef 	bl	800443c <LL_RCC_GetAPB1Prescaler>
 800505e:	4603      	mov	r3, r0
 8005060:	0a1b      	lsrs	r3, r3, #8
 8005062:	f003 0307 	and.w	r3, r3, #7
 8005066:	4a04      	ldr	r2, [pc, #16]	@ (8005078 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800506c:	f003 031f 	and.w	r3, r3, #31
 8005070:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005074:	4618      	mov	r0, r3
 8005076:	bd98      	pop	{r3, r4, r7, pc}
 8005078:	080113d8 	.word	0x080113d8

0800507c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800507c:	b598      	push	{r3, r4, r7, lr}
 800507e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005080:	f7ff ffd2 	bl	8005028 <HAL_RCC_GetHCLKFreq>
 8005084:	4604      	mov	r4, r0
 8005086:	f7ff f9e5 	bl	8004454 <LL_RCC_GetAPB2Prescaler>
 800508a:	4603      	mov	r3, r0
 800508c:	0adb      	lsrs	r3, r3, #11
 800508e:	f003 0307 	and.w	r3, r3, #7
 8005092:	4a04      	ldr	r2, [pc, #16]	@ (80050a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005098:	f003 031f 	and.w	r3, r3, #31
 800509c:	fa24 f303 	lsr.w	r3, r4, r3
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	bd98      	pop	{r3, r4, r7, pc}
 80050a4:	080113d8 	.word	0x080113d8

080050a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80050a8:	b590      	push	{r4, r7, lr}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2bb0      	cmp	r3, #176	@ 0xb0
 80050b4:	d903      	bls.n	80050be <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80050b6:	4b15      	ldr	r3, [pc, #84]	@ (800510c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80050b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ba:	60fb      	str	r3, [r7, #12]
 80050bc:	e007      	b.n	80050ce <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	091b      	lsrs	r3, r3, #4
 80050c2:	f003 030f 	and.w	r3, r3, #15
 80050c6:	4a11      	ldr	r2, [pc, #68]	@ (800510c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80050c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050cc:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80050ce:	f7ff f9a7 	bl	8004420 <LL_RCC_GetAHB4Prescaler>
 80050d2:	4603      	mov	r3, r0
 80050d4:	091b      	lsrs	r3, r3, #4
 80050d6:	f003 030f 	and.w	r3, r3, #15
 80050da:	4a0d      	ldr	r2, [pc, #52]	@ (8005110 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80050dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	4a0a      	ldr	r2, [pc, #40]	@ (8005114 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80050ec:	fba2 2303 	umull	r2, r3, r2, r3
 80050f0:	0c9c      	lsrs	r4, r3, #18
 80050f2:	f7fe fef5 	bl	8003ee0 <HAL_PWREx_GetVoltageRange>
 80050f6:	4603      	mov	r3, r0
 80050f8:	4619      	mov	r1, r3
 80050fa:	4620      	mov	r0, r4
 80050fc:	f000 f80c 	bl	8005118 <RCC_SetFlashLatency>
 8005100:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8005102:	4618      	mov	r0, r3
 8005104:	3714      	adds	r7, #20
 8005106:	46bd      	mov	sp, r7
 8005108:	bd90      	pop	{r4, r7, pc}
 800510a:	bf00      	nop
 800510c:	080113f8 	.word	0x080113f8
 8005110:	08011398 	.word	0x08011398
 8005114:	431bde83 	.word	0x431bde83

08005118 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005118:	b590      	push	{r4, r7, lr}
 800511a:	b093      	sub	sp, #76	@ 0x4c
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005122:	4b37      	ldr	r3, [pc, #220]	@ (8005200 <RCC_SetFlashLatency+0xe8>)
 8005124:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8005128:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800512a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800512e:	4a35      	ldr	r2, [pc, #212]	@ (8005204 <RCC_SetFlashLatency+0xec>)
 8005130:	f107 031c 	add.w	r3, r7, #28
 8005134:	ca07      	ldmia	r2, {r0, r1, r2}
 8005136:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800513a:	4b33      	ldr	r3, [pc, #204]	@ (8005208 <RCC_SetFlashLatency+0xf0>)
 800513c:	f107 040c 	add.w	r4, r7, #12
 8005140:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005142:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005146:	2300      	movs	r3, #0
 8005148:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005150:	d11a      	bne.n	8005188 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005152:	2300      	movs	r3, #0
 8005154:	643b      	str	r3, [r7, #64]	@ 0x40
 8005156:	e013      	b.n	8005180 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005158:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	3348      	adds	r3, #72	@ 0x48
 800515e:	443b      	add	r3, r7
 8005160:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	429a      	cmp	r2, r3
 8005168:	d807      	bhi.n	800517a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800516a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	3348      	adds	r3, #72	@ 0x48
 8005170:	443b      	add	r3, r7
 8005172:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005176:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8005178:	e020      	b.n	80051bc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800517a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800517c:	3301      	adds	r3, #1
 800517e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005180:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005182:	2b03      	cmp	r3, #3
 8005184:	d9e8      	bls.n	8005158 <RCC_SetFlashLatency+0x40>
 8005186:	e019      	b.n	80051bc <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005188:	2300      	movs	r3, #0
 800518a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800518c:	e013      	b.n	80051b6 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800518e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	3348      	adds	r3, #72	@ 0x48
 8005194:	443b      	add	r3, r7
 8005196:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	429a      	cmp	r2, r3
 800519e:	d807      	bhi.n	80051b0 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80051a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	3348      	adds	r3, #72	@ 0x48
 80051a6:	443b      	add	r3, r7
 80051a8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80051ac:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80051ae:	e005      	b.n	80051bc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80051b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051b2:	3301      	adds	r3, #1
 80051b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d9e8      	bls.n	800518e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80051bc:	4b13      	ldr	r3, [pc, #76]	@ (800520c <RCC_SetFlashLatency+0xf4>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f023 0207 	bic.w	r2, r3, #7
 80051c4:	4911      	ldr	r1, [pc, #68]	@ (800520c <RCC_SetFlashLatency+0xf4>)
 80051c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051c8:	4313      	orrs	r3, r2
 80051ca:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80051cc:	f7fd ff4a 	bl	8003064 <HAL_GetTick>
 80051d0:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80051d2:	e008      	b.n	80051e6 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80051d4:	f7fd ff46 	bl	8003064 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d901      	bls.n	80051e6 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e007      	b.n	80051f6 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80051e6:	4b09      	ldr	r3, [pc, #36]	@ (800520c <RCC_SetFlashLatency+0xf4>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0307 	and.w	r3, r3, #7
 80051ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d1ef      	bne.n	80051d4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	374c      	adds	r7, #76	@ 0x4c
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd90      	pop	{r4, r7, pc}
 80051fe:	bf00      	nop
 8005200:	0800fc0c 	.word	0x0800fc0c
 8005204:	0800fc1c 	.word	0x0800fc1c
 8005208:	0800fc28 	.word	0x0800fc28
 800520c:	58004000 	.word	0x58004000

08005210 <LL_RCC_LSE_IsEnabled>:
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8005214:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800521c:	f003 0301 	and.w	r3, r3, #1
 8005220:	2b01      	cmp	r3, #1
 8005222:	d101      	bne.n	8005228 <LL_RCC_LSE_IsEnabled+0x18>
 8005224:	2301      	movs	r3, #1
 8005226:	e000      	b.n	800522a <LL_RCC_LSE_IsEnabled+0x1a>
 8005228:	2300      	movs	r3, #0
}
 800522a:	4618      	mov	r0, r3
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <LL_RCC_LSE_IsReady>:
{
 8005234:	b480      	push	{r7}
 8005236:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005238:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800523c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b02      	cmp	r3, #2
 8005246:	d101      	bne.n	800524c <LL_RCC_LSE_IsReady+0x18>
 8005248:	2301      	movs	r3, #1
 800524a:	e000      	b.n	800524e <LL_RCC_LSE_IsReady+0x1a>
 800524c:	2300      	movs	r3, #0
}
 800524e:	4618      	mov	r0, r3
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr

08005258 <LL_RCC_SetRFWKPClockSource>:
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8005260:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005264:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005268:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800526c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4313      	orrs	r3, r2
 8005274:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8005278:	bf00      	nop
 800527a:	370c      	adds	r7, #12
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr

08005284 <LL_RCC_SetSMPSClockSource>:
{
 8005284:	b480      	push	{r7}
 8005286:	b083      	sub	sp, #12
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800528c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005292:	f023 0203 	bic.w	r2, r3, #3
 8005296:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4313      	orrs	r3, r2
 800529e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80052a0:	bf00      	nop
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <LL_RCC_SetSMPSPrescaler>:
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80052b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ba:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80052be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <LL_RCC_SetUSARTClockSource>:
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80052dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e4:	f023 0203 	bic.w	r2, r3, #3
 80052e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <LL_RCC_SetLPUARTClockSource>:
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8005308:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800530c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005310:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005314:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <LL_RCC_SetI2CClockSource>:
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005334:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005338:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	091b      	lsrs	r3, r3, #4
 8005340:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8005344:	43db      	mvns	r3, r3
 8005346:	401a      	ands	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	011b      	lsls	r3, r3, #4
 800534c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8005350:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005354:	4313      	orrs	r3, r2
 8005356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800535a:	bf00      	nop
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr

08005366 <LL_RCC_SetLPTIMClockSource>:
{
 8005366:	b480      	push	{r7}
 8005368:	b083      	sub	sp, #12
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800536e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005372:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	0c1b      	lsrs	r3, r3, #16
 800537a:	041b      	lsls	r3, r3, #16
 800537c:	43db      	mvns	r3, r3
 800537e:	401a      	ands	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	041b      	lsls	r3, r3, #16
 8005384:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005388:	4313      	orrs	r3, r2
 800538a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800538e:	bf00      	nop
 8005390:	370c      	adds	r7, #12
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr

0800539a <LL_RCC_SetSAIClockSource>:
{
 800539a:	b480      	push	{r7}
 800539c:	b083      	sub	sp, #12
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80053a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80053ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80053ba:	bf00      	nop
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr

080053c6 <LL_RCC_SetRNGClockSource>:
{
 80053c6:	b480      	push	{r7}
 80053c8:	b083      	sub	sp, #12
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80053ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80053da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80053e6:	bf00      	nop
 80053e8:	370c      	adds	r7, #12
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr

080053f2 <LL_RCC_SetCLK48ClockSource>:
{
 80053f2:	b480      	push	{r7}
 80053f4:	b083      	sub	sp, #12
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80053fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005402:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005406:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4313      	orrs	r3, r2
 800540e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005412:	bf00      	nop
 8005414:	370c      	adds	r7, #12
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr

0800541e <LL_RCC_SetUSBClockSource>:
{
 800541e:	b580      	push	{r7, lr}
 8005420:	b082      	sub	sp, #8
 8005422:	af00      	add	r7, sp, #0
 8005424:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f7ff ffe3 	bl	80053f2 <LL_RCC_SetCLK48ClockSource>
}
 800542c:	bf00      	nop
 800542e:	3708      	adds	r7, #8
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <LL_RCC_SetADCClockSource>:
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800543c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005444:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005448:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4313      	orrs	r3, r2
 8005450:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8005454:	bf00      	nop
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <LL_RCC_SetRTCClockSource>:
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005468:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800546c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005470:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005474:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4313      	orrs	r3, r2
 800547c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <LL_RCC_GetRTCClockSource>:
{
 800548c:	b480      	push	{r7}
 800548e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005498:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800549c:	4618      	mov	r0, r3
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr

080054a6 <LL_RCC_ForceBackupDomainReset>:
{
 80054a6:	b480      	push	{r7}
 80054a8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80054aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80054b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80054be:	bf00      	nop
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <LL_RCC_ReleaseBackupDomainReset>:
{
 80054c8:	b480      	push	{r7}
 80054ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80054cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80054d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80054e0:	bf00      	nop
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr

080054ea <LL_RCC_PLLSAI1_Enable>:
{
 80054ea:	b480      	push	{r7}
 80054ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80054ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80054f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054fc:	6013      	str	r3, [r2, #0]
}
 80054fe:	bf00      	nop
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <LL_RCC_PLLSAI1_Disable>:
{
 8005508:	b480      	push	{r7}
 800550a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800550c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005516:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800551a:	6013      	str	r3, [r2, #0]
}
 800551c:	bf00      	nop
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <LL_RCC_PLLSAI1_IsReady>:
{
 8005526:	b480      	push	{r7}
 8005528:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800552a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005534:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005538:	d101      	bne.n	800553e <LL_RCC_PLLSAI1_IsReady+0x18>
 800553a:	2301      	movs	r3, #1
 800553c:	e000      	b.n	8005540 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr

0800554a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800554a:	b580      	push	{r7, lr}
 800554c:	b088      	sub	sp, #32
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8005552:	2300      	movs	r3, #0
 8005554:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005556:	2300      	movs	r3, #0
 8005558:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005562:	2b00      	cmp	r3, #0
 8005564:	d034      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800556e:	d021      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8005570:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005574:	d81b      	bhi.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005576:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800557a:	d01d      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800557c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005580:	d815      	bhi.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00b      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x54>
 8005586:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800558a:	d110      	bne.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800558c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005596:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800559a:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800559c:	e00d      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	3304      	adds	r3, #4
 80055a2:	4618      	mov	r0, r3
 80055a4:	f000 f947 	bl	8005836 <RCCEx_PLLSAI1_ConfigNP>
 80055a8:	4603      	mov	r3, r0
 80055aa:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80055ac:	e005      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	77fb      	strb	r3, [r7, #31]
        break;
 80055b2:	e002      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80055b4:	bf00      	nop
 80055b6:	e000      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80055b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ba:	7ffb      	ldrb	r3, [r7, #31]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d105      	bne.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff fee8 	bl	800539a <LL_RCC_SetSAIClockSource>
 80055ca:	e001      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055cc:	7ffb      	ldrb	r3, [r7, #31]
 80055ce:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d046      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80055dc:	f7ff ff56 	bl	800548c <LL_RCC_GetRTCClockSource>
 80055e0:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e6:	69ba      	ldr	r2, [r7, #24]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d03c      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80055ec:	f7fe fc68 	bl	8003ec0 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d105      	bne.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7ff ff30 	bl	8005460 <LL_RCC_SetRTCClockSource>
 8005600:	e02e      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8005602:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800560a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800560c:	f7ff ff4b 	bl	80054a6 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8005610:	f7ff ff5a 	bl	80054c8 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561e:	4313      	orrs	r3, r2
 8005620:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8005622:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800562c:	f7ff fdf0 	bl	8005210 <LL_RCC_LSE_IsEnabled>
 8005630:	4603      	mov	r3, r0
 8005632:	2b01      	cmp	r3, #1
 8005634:	d114      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005636:	f7fd fd15 	bl	8003064 <HAL_GetTick>
 800563a:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800563c:	e00b      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800563e:	f7fd fd11 	bl	8003064 <HAL_GetTick>
 8005642:	4602      	mov	r2, r0
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	f241 3288 	movw	r2, #5000	@ 0x1388
 800564c:	4293      	cmp	r3, r2
 800564e:	d902      	bls.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	77fb      	strb	r3, [r7, #31]
              break;
 8005654:	e004      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8005656:	f7ff fded 	bl	8005234 <LL_RCC_LSE_IsReady>
 800565a:	4603      	mov	r3, r0
 800565c:	2b01      	cmp	r3, #1
 800565e:	d1ee      	bne.n	800563e <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8005660:	7ffb      	ldrb	r3, [r7, #31]
 8005662:	77bb      	strb	r3, [r7, #30]
 8005664:	e001      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005666:	7ffb      	ldrb	r3, [r7, #31]
 8005668:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	2b00      	cmp	r3, #0
 8005674:	d004      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	699b      	ldr	r3, [r3, #24]
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff fe2a 	bl	80052d4 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0302 	and.w	r3, r3, #2
 8005688:	2b00      	cmp	r3, #0
 800568a:	d004      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	69db      	ldr	r3, [r3, #28]
 8005690:	4618      	mov	r0, r3
 8005692:	f7ff fe35 	bl	8005300 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0310 	and.w	r3, r3, #16
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d004      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7ff fe5d 	bl	8005366 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0320 	and.w	r3, r3, #32
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d004      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff fe52 	bl	8005366 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0304 	and.w	r3, r3, #4
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d004      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a1b      	ldr	r3, [r3, #32]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7ff fe2a 	bl	800532c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0308 	and.w	r3, r3, #8
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d004      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7ff fe1f 	bl	800532c <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d022      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056fe:	4618      	mov	r0, r3
 8005700:	f7ff fe8d 	bl	800541e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005708:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800570c:	d107      	bne.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800570e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005718:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800571c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005722:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005726:	d10b      	bne.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	3304      	adds	r3, #4
 800572c:	4618      	mov	r0, r3
 800572e:	f000 f8dd 	bl	80058ec <RCCEx_PLLSAI1_ConfigNQ>
 8005732:	4603      	mov	r3, r0
 8005734:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8005736:	7ffb      	ldrb	r3, [r7, #31]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d001      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800573c:	7ffb      	ldrb	r3, [r7, #31]
 800573e:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005748:	2b00      	cmp	r3, #0
 800574a:	d02b      	beq.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005750:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005754:	d008      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800575a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800575e:	d003      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005764:	2b00      	cmp	r3, #0
 8005766:	d105      	bne.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800576c:	4618      	mov	r0, r3
 800576e:	f7ff fe2a 	bl	80053c6 <LL_RCC_SetRNGClockSource>
 8005772:	e00a      	b.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x240>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005778:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800577c:	60fb      	str	r3, [r7, #12]
 800577e:	2000      	movs	r0, #0
 8005780:	f7ff fe21 	bl	80053c6 <LL_RCC_SetRNGClockSource>
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f7ff fe34 	bl	80053f2 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800578e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005792:	d107      	bne.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005794:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800579e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057a2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d022      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7ff fe3d 	bl	8005434 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057c2:	d107      	bne.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80057c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80057ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057d2:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057dc:	d10b      	bne.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	3304      	adds	r3, #4
 80057e2:	4618      	mov	r0, r3
 80057e4:	f000 f8dd 	bl	80059a2 <RCCEx_PLLSAI1_ConfigNR>
 80057e8:	4603      	mov	r3, r0
 80057ea:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80057ec:	7ffb      	ldrb	r3, [r7, #31]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d001      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80057f2:	7ffb      	ldrb	r3, [r7, #31]
 80057f4:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d004      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005806:	4618      	mov	r0, r3
 8005808:	f7ff fd26 	bl	8005258 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d009      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800581c:	4618      	mov	r0, r3
 800581e:	f7ff fd45 	bl	80052ac <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005826:	4618      	mov	r0, r3
 8005828:	f7ff fd2c 	bl	8005284 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800582c:	7fbb      	ldrb	r3, [r7, #30]
}
 800582e:	4618      	mov	r0, r3
 8005830:	3720      	adds	r7, #32
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b084      	sub	sp, #16
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800583e:	2300      	movs	r3, #0
 8005840:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005842:	f7ff fe61 	bl	8005508 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005846:	f7fd fc0d 	bl	8003064 <HAL_GetTick>
 800584a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800584c:	e009      	b.n	8005862 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800584e:	f7fd fc09 	bl	8003064 <HAL_GetTick>
 8005852:	4602      	mov	r2, r0
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	2b02      	cmp	r3, #2
 800585a:	d902      	bls.n	8005862 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	73fb      	strb	r3, [r7, #15]
      break;
 8005860:	e004      	b.n	800586c <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005862:	f7ff fe60 	bl	8005526 <LL_RCC_PLLSAI1_IsReady>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1f0      	bne.n	800584e <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800586c:	7bfb      	ldrb	r3, [r7, #15]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d137      	bne.n	80058e2 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005872:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	021b      	lsls	r3, r3, #8
 8005882:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005886:	4313      	orrs	r3, r2
 8005888:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800588a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800589c:	4313      	orrs	r3, r2
 800589e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80058a0:	f7ff fe23 	bl	80054ea <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058a4:	f7fd fbde 	bl	8003064 <HAL_GetTick>
 80058a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80058aa:	e009      	b.n	80058c0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80058ac:	f7fd fbda 	bl	8003064 <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d902      	bls.n	80058c0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	73fb      	strb	r3, [r7, #15]
        break;
 80058be:	e004      	b.n	80058ca <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80058c0:	f7ff fe31 	bl	8005526 <LL_RCC_PLLSAI1_IsReady>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d1f0      	bne.n	80058ac <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80058ca:	7bfb      	ldrb	r3, [r7, #15]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d108      	bne.n	80058e2 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80058d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058d4:	691a      	ldr	r2, [r3, #16]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80058de:	4313      	orrs	r3, r2
 80058e0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80058e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058f4:	2300      	movs	r3, #0
 80058f6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80058f8:	f7ff fe06 	bl	8005508 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80058fc:	f7fd fbb2 	bl	8003064 <HAL_GetTick>
 8005900:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005902:	e009      	b.n	8005918 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005904:	f7fd fbae 	bl	8003064 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b02      	cmp	r3, #2
 8005910:	d902      	bls.n	8005918 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	73fb      	strb	r3, [r7, #15]
      break;
 8005916:	e004      	b.n	8005922 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005918:	f7ff fe05 	bl	8005526 <LL_RCC_PLLSAI1_IsReady>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1f0      	bne.n	8005904 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8005922:	7bfb      	ldrb	r3, [r7, #15]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d137      	bne.n	8005998 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005928:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	021b      	lsls	r3, r3, #8
 8005938:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800593c:	4313      	orrs	r3, r2
 800593e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8005940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005952:	4313      	orrs	r3, r2
 8005954:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005956:	f7ff fdc8 	bl	80054ea <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800595a:	f7fd fb83 	bl	8003064 <HAL_GetTick>
 800595e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005960:	e009      	b.n	8005976 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005962:	f7fd fb7f 	bl	8003064 <HAL_GetTick>
 8005966:	4602      	mov	r2, r0
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	1ad3      	subs	r3, r2, r3
 800596c:	2b02      	cmp	r3, #2
 800596e:	d902      	bls.n	8005976 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	73fb      	strb	r3, [r7, #15]
        break;
 8005974:	e004      	b.n	8005980 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005976:	f7ff fdd6 	bl	8005526 <LL_RCC_PLLSAI1_IsReady>
 800597a:	4603      	mov	r3, r0
 800597c:	2b01      	cmp	r3, #1
 800597e:	d1f0      	bne.n	8005962 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d108      	bne.n	8005998 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005986:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800598a:	691a      	ldr	r2, [r3, #16]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005994:	4313      	orrs	r3, r2
 8005996:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005998:	7bfb      	ldrb	r3, [r7, #15]
}
 800599a:	4618      	mov	r0, r3
 800599c:	3710      	adds	r7, #16
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}

080059a2 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80059a2:	b580      	push	{r7, lr}
 80059a4:	b084      	sub	sp, #16
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059aa:	2300      	movs	r3, #0
 80059ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80059ae:	f7ff fdab 	bl	8005508 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80059b2:	f7fd fb57 	bl	8003064 <HAL_GetTick>
 80059b6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80059b8:	e009      	b.n	80059ce <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059ba:	f7fd fb53 	bl	8003064 <HAL_GetTick>
 80059be:	4602      	mov	r2, r0
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	1ad3      	subs	r3, r2, r3
 80059c4:	2b02      	cmp	r3, #2
 80059c6:	d902      	bls.n	80059ce <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80059c8:	2303      	movs	r3, #3
 80059ca:	73fb      	strb	r3, [r7, #15]
      break;
 80059cc:	e004      	b.n	80059d8 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80059ce:	f7ff fdaa 	bl	8005526 <LL_RCC_PLLSAI1_IsReady>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d1f0      	bne.n	80059ba <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d137      	bne.n	8005a4e <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80059de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	021b      	lsls	r3, r3, #8
 80059ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80059f2:	4313      	orrs	r3, r2
 80059f4:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80059f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059fa:	691b      	ldr	r3, [r3, #16]
 80059fc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005a0c:	f7ff fd6d 	bl	80054ea <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a10:	f7fd fb28 	bl	8003064 <HAL_GetTick>
 8005a14:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005a16:	e009      	b.n	8005a2c <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a18:	f7fd fb24 	bl	8003064 <HAL_GetTick>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	1ad3      	subs	r3, r2, r3
 8005a22:	2b02      	cmp	r3, #2
 8005a24:	d902      	bls.n	8005a2c <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	73fb      	strb	r3, [r7, #15]
        break;
 8005a2a:	e004      	b.n	8005a36 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005a2c:	f7ff fd7b 	bl	8005526 <LL_RCC_PLLSAI1_IsReady>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d1f0      	bne.n	8005a18 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8005a36:	7bfb      	ldrb	r3, [r7, #15]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d108      	bne.n	8005a4e <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005a3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a40:	691a      	ldr	r2, [r3, #16]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	691b      	ldr	r3, [r3, #16]
 8005a46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e07a      	b.n	8005b60 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d106      	bne.n	8005a84 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7fc ffd2 	bl	8002a28 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2202      	movs	r2, #2
 8005a88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	f003 0310 	and.w	r3, r3, #16
 8005a96:	2b10      	cmp	r3, #16
 8005a98:	d058      	beq.n	8005b4c <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	22ca      	movs	r2, #202	@ 0xca
 8005aa0:	625a      	str	r2, [r3, #36]	@ 0x24
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2253      	movs	r2, #83	@ 0x53
 8005aa8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 fa58 	bl	8005f60 <RTC_EnterInitMode>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005ab4:	7bfb      	ldrb	r3, [r7, #15]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d12c      	bne.n	8005b14 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	687a      	ldr	r2, [r7, #4]
 8005ac2:	6812      	ldr	r2, [r2, #0]
 8005ac4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005ac8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005acc:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6899      	ldr	r1, [r3, #8]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	431a      	orrs	r2, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	699b      	ldr	r3, [r3, #24]
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	68d2      	ldr	r2, [r2, #12]
 8005af4:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	6919      	ldr	r1, [r3, #16]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	041a      	lsls	r2, r3, #16
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	430a      	orrs	r2, r1
 8005b08:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 fa60 	bl	8005fd0 <RTC_ExitInitMode>
 8005b10:	4603      	mov	r3, r0
 8005b12:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005b14:	7bfb      	ldrb	r3, [r7, #15]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d113      	bne.n	8005b42 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f022 0203 	bic.w	r2, r2, #3
 8005b28:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	69da      	ldr	r2, [r3, #28]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	695b      	ldr	r3, [r3, #20]
 8005b38:	431a      	orrs	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	22ff      	movs	r2, #255	@ 0xff
 8005b48:	625a      	str	r2, [r3, #36]	@ 0x24
 8005b4a:	e001      	b.n	8005b50 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005b50:	7bfb      	ldrb	r3, [r7, #15]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d103      	bne.n	8005b5e <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8005b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3710      	adds	r7, #16
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}

08005b68 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005b68:	b590      	push	{r4, r7, lr}
 8005b6a:	b087      	sub	sp, #28
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005b74:	2300      	movs	r3, #0
 8005b76:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d101      	bne.n	8005b86 <HAL_RTC_SetTime+0x1e>
 8005b82:	2302      	movs	r3, #2
 8005b84:	e08b      	b.n	8005c9e <HAL_RTC_SetTime+0x136>
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2202      	movs	r2, #2
 8005b92:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d126      	bne.n	8005bea <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d102      	bne.n	8005bb0 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	2200      	movs	r2, #0
 8005bae:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f000 fa31 	bl	800601c <RTC_ByteToBcd2>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	785b      	ldrb	r3, [r3, #1]
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f000 fa2a 	bl	800601c <RTC_ByteToBcd2>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005bcc:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	789b      	ldrb	r3, [r3, #2]
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f000 fa22 	bl	800601c <RTC_ByteToBcd2>
 8005bd8:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005bda:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	78db      	ldrb	r3, [r3, #3]
 8005be2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005be4:	4313      	orrs	r3, r2
 8005be6:	617b      	str	r3, [r7, #20]
 8005be8:	e018      	b.n	8005c1c <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d102      	bne.n	8005bfe <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	785b      	ldrb	r3, [r3, #1]
 8005c08:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005c0a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005c10:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	78db      	ldrb	r3, [r3, #3]
 8005c16:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	22ca      	movs	r2, #202	@ 0xca
 8005c22:	625a      	str	r2, [r3, #36]	@ 0x24
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2253      	movs	r2, #83	@ 0x53
 8005c2a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005c2c:	68f8      	ldr	r0, [r7, #12]
 8005c2e:	f000 f997 	bl	8005f60 <RTC_EnterInitMode>
 8005c32:	4603      	mov	r3, r0
 8005c34:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005c36:	7cfb      	ldrb	r3, [r7, #19]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d120      	bne.n	8005c7e <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005c46:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005c4a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689a      	ldr	r2, [r3, #8]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005c5a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6899      	ldr	r1, [r3, #8]
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	68da      	ldr	r2, [r3, #12]
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	431a      	orrs	r2, r3
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005c74:	68f8      	ldr	r0, [r7, #12]
 8005c76:	f000 f9ab 	bl	8005fd0 <RTC_ExitInitMode>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005c7e:	7cfb      	ldrb	r3, [r7, #19]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d103      	bne.n	8005c8c <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	22ff      	movs	r2, #255	@ 0xff
 8005c92:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005c9c:	7cfb      	ldrb	r3, [r7, #19]
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	371c      	adds	r7, #28
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd90      	pop	{r4, r7, pc}

08005ca6 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ca6:	b580      	push	{r7, lr}
 8005ca8:	b086      	sub	sp, #24
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	60f8      	str	r0, [r7, #12]
 8005cae:	60b9      	str	r1, [r7, #8]
 8005cb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005cd8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005cdc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	0c1b      	lsrs	r3, r3, #16
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ce8:	b2da      	uxtb	r2, r3
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	0a1b      	lsrs	r3, r3, #8
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cf8:	b2da      	uxtb	r2, r3
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d06:	b2da      	uxtb	r2, r3
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	0d9b      	lsrs	r3, r3, #22
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	b2da      	uxtb	r2, r3
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d11a      	bne.n	8005d58 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	4618      	mov	r0, r3
 8005d28:	f000 f998 	bl	800605c <RTC_Bcd2ToByte>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	461a      	mov	r2, r3
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	785b      	ldrb	r3, [r3, #1]
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f000 f98f 	bl	800605c <RTC_Bcd2ToByte>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	461a      	mov	r2, r3
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	789b      	ldrb	r3, [r3, #2]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f000 f986 	bl	800605c <RTC_Bcd2ToByte>
 8005d50:	4603      	mov	r3, r0
 8005d52:	461a      	mov	r2, r3
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3718      	adds	r7, #24
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005d62:	b590      	push	{r4, r7, lr}
 8005d64:	b087      	sub	sp, #28
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	60f8      	str	r0, [r7, #12]
 8005d6a:	60b9      	str	r1, [r7, #8]
 8005d6c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d101      	bne.n	8005d80 <HAL_RTC_SetDate+0x1e>
 8005d7c:	2302      	movs	r3, #2
 8005d7e:	e075      	b.n	8005e6c <HAL_RTC_SetDate+0x10a>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10e      	bne.n	8005db4 <HAL_RTC_SetDate+0x52>
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	785b      	ldrb	r3, [r3, #1]
 8005d9a:	f003 0310 	and.w	r3, r3, #16
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d008      	beq.n	8005db4 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	785b      	ldrb	r3, [r3, #1]
 8005da6:	f023 0310 	bic.w	r3, r3, #16
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	330a      	adds	r3, #10
 8005dae:	b2da      	uxtb	r2, r3
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d11c      	bne.n	8005df4 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	78db      	ldrb	r3, [r3, #3]
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f000 f92c 	bl	800601c <RTC_ByteToBcd2>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	785b      	ldrb	r3, [r3, #1]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f000 f925 	bl	800601c <RTC_ByteToBcd2>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005dd6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	789b      	ldrb	r3, [r3, #2]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f000 f91d 	bl	800601c <RTC_ByteToBcd2>
 8005de2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005de4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005dee:	4313      	orrs	r3, r2
 8005df0:	617b      	str	r3, [r7, #20]
 8005df2:	e00e      	b.n	8005e12 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	78db      	ldrb	r3, [r3, #3]
 8005df8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	785b      	ldrb	r3, [r3, #1]
 8005dfe:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e00:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005e02:	68ba      	ldr	r2, [r7, #8]
 8005e04:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005e06:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	781b      	ldrb	r3, [r3, #0]
 8005e0c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	22ca      	movs	r2, #202	@ 0xca
 8005e18:	625a      	str	r2, [r3, #36]	@ 0x24
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2253      	movs	r2, #83	@ 0x53
 8005e20:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e22:	68f8      	ldr	r0, [r7, #12]
 8005e24:	f000 f89c 	bl	8005f60 <RTC_EnterInitMode>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005e2c:	7cfb      	ldrb	r3, [r7, #19]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d10c      	bne.n	8005e4c <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005e3c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005e40:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f000 f8c4 	bl	8005fd0 <RTC_ExitInitMode>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005e4c:	7cfb      	ldrb	r3, [r7, #19]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d103      	bne.n	8005e5a <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	22ff      	movs	r2, #255	@ 0xff
 8005e60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005e6a:	7cfb      	ldrb	r3, [r7, #19]
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	371c      	adds	r7, #28
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd90      	pop	{r4, r7, pc}

08005e74 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005e80:	2300      	movs	r3, #0
 8005e82:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005e8e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005e92:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	0c1b      	lsrs	r3, r3, #16
 8005e98:	b2da      	uxtb	r2, r3
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	0a1b      	lsrs	r3, r3, #8
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	f003 031f 	and.w	r3, r3, #31
 8005ea8:	b2da      	uxtb	r2, r3
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005eb6:	b2da      	uxtb	r2, r3
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	0b5b      	lsrs	r3, r3, #13
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	f003 0307 	and.w	r3, r3, #7
 8005ec6:	b2da      	uxtb	r2, r3
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d11a      	bne.n	8005f08 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	78db      	ldrb	r3, [r3, #3]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 f8c0 	bl	800605c <RTC_Bcd2ToByte>
 8005edc:	4603      	mov	r3, r0
 8005ede:	461a      	mov	r2, r3
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	785b      	ldrb	r3, [r3, #1]
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f000 f8b7 	bl	800605c <RTC_Bcd2ToByte>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	789b      	ldrb	r3, [r3, #2]
 8005efa:	4618      	mov	r0, r3
 8005efc:	f000 f8ae 	bl	800605c <RTC_Bcd2ToByte>
 8005f00:	4603      	mov	r3, r0
 8005f02:	461a      	mov	r2, r3
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3718      	adds	r7, #24
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
	...

08005f14 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a0d      	ldr	r2, [pc, #52]	@ (8005f5c <HAL_RTC_WaitForSynchro+0x48>)
 8005f26:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f28:	f7fd f89c 	bl	8003064 <HAL_GetTick>
 8005f2c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f2e:	e009      	b.n	8005f44 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f30:	f7fd f898 	bl	8003064 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f3e:	d901      	bls.n	8005f44 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e007      	b.n	8005f54 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	f003 0320 	and.w	r3, r3, #32
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d0ee      	beq.n	8005f30 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005f52:	2300      	movs	r3, #0
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3710      	adds	r7, #16
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	0001ff5f 	.word	0x0001ff5f

08005f60 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d123      	bne.n	8005fc6 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68da      	ldr	r2, [r3, #12]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f8c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005f8e:	f7fd f869 	bl	8003064 <HAL_GetTick>
 8005f92:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005f94:	e00d      	b.n	8005fb2 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f96:	f7fd f865 	bl	8003064 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005fa4:	d905      	bls.n	8005fb2 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2204      	movs	r2, #4
 8005faa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d102      	bne.n	8005fc6 <RTC_EnterInitMode+0x66>
 8005fc0:	7bfb      	ldrb	r3, [r7, #15]
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d1e7      	bne.n	8005f96 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3710      	adds	r7, #16
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005fea:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f003 0320 	and.w	r3, r3, #32
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d10b      	bne.n	8006012 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f7ff ff8a 	bl	8005f14 <HAL_RTC_WaitForSynchro>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d005      	beq.n	8006012 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2204      	movs	r2, #4
 800600a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006012:	7bfb      	ldrb	r3, [r7, #15]
}
 8006014:	4618      	mov	r0, r3
 8006016:	3710      	adds	r7, #16
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}

0800601c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800601c:	b480      	push	{r7}
 800601e:	b085      	sub	sp, #20
 8006020:	af00      	add	r7, sp, #0
 8006022:	4603      	mov	r3, r0
 8006024:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006026:	2300      	movs	r3, #0
 8006028:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = number;
 800602a:	79fb      	ldrb	r3, [r7, #7]
 800602c:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800602e:	e005      	b.n	800603c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	3301      	adds	r3, #1
 8006034:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8006036:	7afb      	ldrb	r3, [r7, #11]
 8006038:	3b0a      	subs	r3, #10
 800603a:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800603c:	7afb      	ldrb	r3, [r7, #11]
 800603e:	2b09      	cmp	r3, #9
 8006040:	d8f6      	bhi.n	8006030 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	b2db      	uxtb	r3, r3
 8006046:	011b      	lsls	r3, r3, #4
 8006048:	b2da      	uxtb	r2, r3
 800604a:	7afb      	ldrb	r3, [r7, #11]
 800604c:	4313      	orrs	r3, r2
 800604e:	b2db      	uxtb	r3, r3
}
 8006050:	4618      	mov	r0, r3
 8006052:	3714      	adds	r7, #20
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
 8006062:	4603      	mov	r3, r0
 8006064:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8006066:	2300      	movs	r3, #0
 8006068:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800606a:	79fb      	ldrb	r3, [r7, #7]
 800606c:	091b      	lsrs	r3, r3, #4
 800606e:	b2db      	uxtb	r3, r3
 8006070:	461a      	mov	r2, r3
 8006072:	4613      	mov	r3, r2
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	4413      	add	r3, r2
 8006078:	005b      	lsls	r3, r3, #1
 800607a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	b2da      	uxtb	r2, r3
 8006080:	79fb      	ldrb	r3, [r7, #7]
 8006082:	f003 030f 	and.w	r3, r3, #15
 8006086:	b2db      	uxtb	r3, r3
 8006088:	4413      	add	r3, r2
 800608a:	b2db      	uxtb	r3, r3
}
 800608c:	4618      	mov	r0, r3
 800608e:	3714      	adds	r7, #20
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8006098:	b480      	push	{r7}
 800609a:	b087      	sub	sp, #28
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80060a4:	4b5f      	ldr	r3, [pc, #380]	@ (8006224 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a5f      	ldr	r2, [pc, #380]	@ (8006228 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 80060aa:	fba2 2303 	umull	r2, r3, r2, r3
 80060ae:	0adb      	lsrs	r3, r3, #11
 80060b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80060b4:	fb02 f303 	mul.w	r3, r2, r3
 80060b8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d101      	bne.n	80060c8 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 80060c4:	2302      	movs	r3, #2
 80060c6:	e0a7      	b.n	8006218 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	22ca      	movs	r2, #202	@ 0xca
 80060de:	625a      	str	r2, [r3, #36]	@ 0x24
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2253      	movs	r2, #83	@ 0x53
 80060e6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d01a      	beq.n	800612c <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	3b01      	subs	r3, #1
 80060fa:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d10d      	bne.n	800611e <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	22ff      	movs	r2, #255	@ 0xff
 8006108:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2203      	movs	r2, #3
 800610e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e07c      	b.n	8006218 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	f003 0304 	and.w	r3, r3, #4
 8006128:	2b00      	cmp	r3, #0
 800612a:	d1e4      	bne.n	80060f6 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689a      	ldr	r2, [r3, #8]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800613a:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	b2da      	uxtb	r2, r3
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800614c:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800614e:	4b35      	ldr	r3, [pc, #212]	@ (8006224 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a35      	ldr	r2, [pc, #212]	@ (8006228 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 8006154:	fba2 2303 	umull	r2, r3, r2, r3
 8006158:	0adb      	lsrs	r3, r3, #11
 800615a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800615e:	fb02 f303 	mul.w	r3, r2, r3
 8006162:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	3b01      	subs	r3, #1
 8006168:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d10d      	bne.n	800618c <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	22ff      	movs	r2, #255	@ 0xff
 8006176:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2203      	movs	r2, #3
 800617c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8006188:	2303      	movs	r3, #3
 800618a:	e045      	b.n	8006218 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	f003 0304 	and.w	r3, r3, #4
 8006196:	2b00      	cmp	r3, #0
 8006198:	d0e4      	beq.n	8006164 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689a      	ldr	r2, [r3, #8]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f022 0207 	bic.w	r2, r2, #7
 80061a8:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	6899      	ldr	r1, [r3, #8]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	430a      	orrs	r2, r1
 80061b8:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68ba      	ldr	r2, [r7, #8]
 80061c0:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80061c2:	4b1a      	ldr	r3, [pc, #104]	@ (800622c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 80061c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061c8:	4a18      	ldr	r2, [pc, #96]	@ (800622c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 80061ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061ce:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80061d2:	4b16      	ldr	r3, [pc, #88]	@ (800622c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a15      	ldr	r2, [pc, #84]	@ (800622c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 80061d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061dc:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	689a      	ldr	r2, [r3, #8]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061ec:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	689a      	ldr	r2, [r3, #8]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80061fc:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	22ff      	movs	r2, #255	@ 0xff
 8006204:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	371c      	adds	r7, #28
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	20000008 	.word	0x20000008
 8006228:	10624dd3 	.word	0x10624dd3
 800622c:	58000800 	.word	0x58000800

08006230 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b082      	sub	sp, #8
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e049      	b.n	80062d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006248:	b2db      	uxtb	r3, r3
 800624a:	2b00      	cmp	r3, #0
 800624c:	d106      	bne.n	800625c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f7fc fc1a 	bl	8002a90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2202      	movs	r2, #2
 8006260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	3304      	adds	r3, #4
 800626c:	4619      	mov	r1, r3
 800626e:	4610      	mov	r0, r2
 8006270:	f000 fd04 	bl	8006c7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3708      	adds	r7, #8
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
	...

080062e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b085      	sub	sp, #20
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d001      	beq.n	80062f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e02e      	b.n	8006356 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2202      	movs	r2, #2
 80062fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a17      	ldr	r2, [pc, #92]	@ (8006364 <HAL_TIM_Base_Start+0x84>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d004      	beq.n	8006314 <HAL_TIM_Base_Start+0x34>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006312:	d115      	bne.n	8006340 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	689a      	ldr	r2, [r3, #8]
 800631a:	4b13      	ldr	r3, [pc, #76]	@ (8006368 <HAL_TIM_Base_Start+0x88>)
 800631c:	4013      	ands	r3, r2
 800631e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2b06      	cmp	r3, #6
 8006324:	d015      	beq.n	8006352 <HAL_TIM_Base_Start+0x72>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800632c:	d011      	beq.n	8006352 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f042 0201 	orr.w	r2, r2, #1
 800633c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800633e:	e008      	b.n	8006352 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f042 0201 	orr.w	r2, r2, #1
 800634e:	601a      	str	r2, [r3, #0]
 8006350:	e000      	b.n	8006354 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006352:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	3714      	adds	r7, #20
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	40012c00 	.word	0x40012c00
 8006368:	00010007 	.word	0x00010007

0800636c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 800637e:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 8006382:	2b00      	cmp	r3, #0
 8006384:	d10f      	bne.n	80063a6 <HAL_TIM_Base_Stop+0x3a>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	6a1a      	ldr	r2, [r3, #32]
 800638c:	f240 4344 	movw	r3, #1092	@ 0x444
 8006390:	4013      	ands	r3, r2
 8006392:	2b00      	cmp	r3, #0
 8006394:	d107      	bne.n	80063a6 <HAL_TIM_Base_Stop+0x3a>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0201 	bic.w	r2, r2, #1
 80063a4:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2201      	movs	r2, #1
 80063aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80063ae:	2300      	movs	r3, #0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	370c      	adds	r7, #12
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e049      	b.n	8006462 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d106      	bne.n	80063e8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 f841 	bl	800646a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2202      	movs	r2, #2
 80063ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	3304      	adds	r3, #4
 80063f8:	4619      	mov	r1, r3
 80063fa:	4610      	mov	r0, r2
 80063fc:	f000 fc3e 	bl	8006c7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006460:	2300      	movs	r3, #0
}
 8006462:	4618      	mov	r0, r3
 8006464:	3708      	adds	r7, #8
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}

0800646a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800646a:	b480      	push	{r7}
 800646c:	b083      	sub	sp, #12
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006472:	bf00      	nop
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
	...

08006480 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800648a:	2300      	movs	r3, #0
 800648c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d104      	bne.n	800649e <HAL_TIM_IC_Start_IT+0x1e>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800649a:	b2db      	uxtb	r3, r3
 800649c:	e023      	b.n	80064e6 <HAL_TIM_IC_Start_IT+0x66>
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	2b04      	cmp	r3, #4
 80064a2:	d104      	bne.n	80064ae <HAL_TIM_IC_Start_IT+0x2e>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	e01b      	b.n	80064e6 <HAL_TIM_IC_Start_IT+0x66>
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	2b08      	cmp	r3, #8
 80064b2:	d104      	bne.n	80064be <HAL_TIM_IC_Start_IT+0x3e>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	e013      	b.n	80064e6 <HAL_TIM_IC_Start_IT+0x66>
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	2b0c      	cmp	r3, #12
 80064c2:	d104      	bne.n	80064ce <HAL_TIM_IC_Start_IT+0x4e>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	e00b      	b.n	80064e6 <HAL_TIM_IC_Start_IT+0x66>
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	2b10      	cmp	r3, #16
 80064d2:	d104      	bne.n	80064de <HAL_TIM_IC_Start_IT+0x5e>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064da:	b2db      	uxtb	r3, r3
 80064dc:	e003      	b.n	80064e6 <HAL_TIM_IC_Start_IT+0x66>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d104      	bne.n	80064f8 <HAL_TIM_IC_Start_IT+0x78>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	e013      	b.n	8006520 <HAL_TIM_IC_Start_IT+0xa0>
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	2b04      	cmp	r3, #4
 80064fc:	d104      	bne.n	8006508 <HAL_TIM_IC_Start_IT+0x88>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006504:	b2db      	uxtb	r3, r3
 8006506:	e00b      	b.n	8006520 <HAL_TIM_IC_Start_IT+0xa0>
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	2b08      	cmp	r3, #8
 800650c:	d104      	bne.n	8006518 <HAL_TIM_IC_Start_IT+0x98>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006514:	b2db      	uxtb	r3, r3
 8006516:	e003      	b.n	8006520 <HAL_TIM_IC_Start_IT+0xa0>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800651e:	b2db      	uxtb	r3, r3
 8006520:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006522:	7bbb      	ldrb	r3, [r7, #14]
 8006524:	2b01      	cmp	r3, #1
 8006526:	d102      	bne.n	800652e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006528:	7b7b      	ldrb	r3, [r7, #13]
 800652a:	2b01      	cmp	r3, #1
 800652c:	d001      	beq.n	8006532 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e0c4      	b.n	80066bc <HAL_TIM_IC_Start_IT+0x23c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d104      	bne.n	8006542 <HAL_TIM_IC_Start_IT+0xc2>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2202      	movs	r2, #2
 800653c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006540:	e023      	b.n	800658a <HAL_TIM_IC_Start_IT+0x10a>
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	2b04      	cmp	r3, #4
 8006546:	d104      	bne.n	8006552 <HAL_TIM_IC_Start_IT+0xd2>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2202      	movs	r2, #2
 800654c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006550:	e01b      	b.n	800658a <HAL_TIM_IC_Start_IT+0x10a>
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	2b08      	cmp	r3, #8
 8006556:	d104      	bne.n	8006562 <HAL_TIM_IC_Start_IT+0xe2>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2202      	movs	r2, #2
 800655c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006560:	e013      	b.n	800658a <HAL_TIM_IC_Start_IT+0x10a>
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	2b0c      	cmp	r3, #12
 8006566:	d104      	bne.n	8006572 <HAL_TIM_IC_Start_IT+0xf2>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2202      	movs	r2, #2
 800656c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006570:	e00b      	b.n	800658a <HAL_TIM_IC_Start_IT+0x10a>
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b10      	cmp	r3, #16
 8006576:	d104      	bne.n	8006582 <HAL_TIM_IC_Start_IT+0x102>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2202      	movs	r2, #2
 800657c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006580:	e003      	b.n	800658a <HAL_TIM_IC_Start_IT+0x10a>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2202      	movs	r2, #2
 8006586:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d104      	bne.n	800659a <HAL_TIM_IC_Start_IT+0x11a>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2202      	movs	r2, #2
 8006594:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006598:	e013      	b.n	80065c2 <HAL_TIM_IC_Start_IT+0x142>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b04      	cmp	r3, #4
 800659e:	d104      	bne.n	80065aa <HAL_TIM_IC_Start_IT+0x12a>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2202      	movs	r2, #2
 80065a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065a8:	e00b      	b.n	80065c2 <HAL_TIM_IC_Start_IT+0x142>
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	2b08      	cmp	r3, #8
 80065ae:	d104      	bne.n	80065ba <HAL_TIM_IC_Start_IT+0x13a>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2202      	movs	r2, #2
 80065b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80065b8:	e003      	b.n	80065c2 <HAL_TIM_IC_Start_IT+0x142>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2202      	movs	r2, #2
 80065be:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	2b0c      	cmp	r3, #12
 80065c6:	d841      	bhi.n	800664c <HAL_TIM_IC_Start_IT+0x1cc>
 80065c8:	a201      	add	r2, pc, #4	@ (adr r2, 80065d0 <HAL_TIM_IC_Start_IT+0x150>)
 80065ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ce:	bf00      	nop
 80065d0:	08006605 	.word	0x08006605
 80065d4:	0800664d 	.word	0x0800664d
 80065d8:	0800664d 	.word	0x0800664d
 80065dc:	0800664d 	.word	0x0800664d
 80065e0:	08006617 	.word	0x08006617
 80065e4:	0800664d 	.word	0x0800664d
 80065e8:	0800664d 	.word	0x0800664d
 80065ec:	0800664d 	.word	0x0800664d
 80065f0:	08006629 	.word	0x08006629
 80065f4:	0800664d 	.word	0x0800664d
 80065f8:	0800664d 	.word	0x0800664d
 80065fc:	0800664d 	.word	0x0800664d
 8006600:	0800663b 	.word	0x0800663b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68da      	ldr	r2, [r3, #12]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f042 0202 	orr.w	r2, r2, #2
 8006612:	60da      	str	r2, [r3, #12]
      break;
 8006614:	e01d      	b.n	8006652 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68da      	ldr	r2, [r3, #12]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f042 0204 	orr.w	r2, r2, #4
 8006624:	60da      	str	r2, [r3, #12]
      break;
 8006626:	e014      	b.n	8006652 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68da      	ldr	r2, [r3, #12]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f042 0208 	orr.w	r2, r2, #8
 8006636:	60da      	str	r2, [r3, #12]
      break;
 8006638:	e00b      	b.n	8006652 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68da      	ldr	r2, [r3, #12]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f042 0210 	orr.w	r2, r2, #16
 8006648:	60da      	str	r2, [r3, #12]
      break;
 800664a:	e002      	b.n	8006652 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	73fb      	strb	r3, [r7, #15]
      break;
 8006650:	bf00      	nop
  }

  if (status == HAL_OK)
 8006652:	7bfb      	ldrb	r3, [r7, #15]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d130      	bne.n	80066ba <HAL_TIM_IC_Start_IT+0x23a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2201      	movs	r2, #1
 800665e:	6839      	ldr	r1, [r7, #0]
 8006660:	4618      	mov	r0, r3
 8006662:	f000 fd6b 	bl	800713c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a16      	ldr	r2, [pc, #88]	@ (80066c4 <HAL_TIM_IC_Start_IT+0x244>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d004      	beq.n	800667a <HAL_TIM_IC_Start_IT+0x1fa>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006678:	d115      	bne.n	80066a6 <HAL_TIM_IC_Start_IT+0x226>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689a      	ldr	r2, [r3, #8]
 8006680:	4b11      	ldr	r3, [pc, #68]	@ (80066c8 <HAL_TIM_IC_Start_IT+0x248>)
 8006682:	4013      	ands	r3, r2
 8006684:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	2b06      	cmp	r3, #6
 800668a:	d015      	beq.n	80066b8 <HAL_TIM_IC_Start_IT+0x238>
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006692:	d011      	beq.n	80066b8 <HAL_TIM_IC_Start_IT+0x238>
      {
        __HAL_TIM_ENABLE(htim);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f042 0201 	orr.w	r2, r2, #1
 80066a2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066a4:	e008      	b.n	80066b8 <HAL_TIM_IC_Start_IT+0x238>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f042 0201 	orr.w	r2, r2, #1
 80066b4:	601a      	str	r2, [r3, #0]
 80066b6:	e000      	b.n	80066ba <HAL_TIM_IC_Start_IT+0x23a>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066b8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80066ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	40012c00 	.word	0x40012c00
 80066c8:	00010007 	.word	0x00010007

080066cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	691b      	ldr	r3, [r3, #16]
 80066e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	f003 0302 	and.w	r3, r3, #2
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d020      	beq.n	8006730 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f003 0302 	and.w	r3, r3, #2
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d01b      	beq.n	8006730 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f06f 0202 	mvn.w	r2, #2
 8006700:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	f003 0303 	and.w	r3, r3, #3
 8006712:	2b00      	cmp	r3, #0
 8006714:	d003      	beq.n	800671e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f006 faea 	bl	800ccf0 <HAL_TIM_IC_CaptureCallback>
 800671c:	e005      	b.n	800672a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 fa8e 	bl	8006c40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 fa95 	bl	8006c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	f003 0304 	and.w	r3, r3, #4
 8006736:	2b00      	cmp	r3, #0
 8006738:	d020      	beq.n	800677c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f003 0304 	and.w	r3, r3, #4
 8006740:	2b00      	cmp	r3, #0
 8006742:	d01b      	beq.n	800677c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f06f 0204 	mvn.w	r2, #4
 800674c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2202      	movs	r2, #2
 8006752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f006 fac4 	bl	800ccf0 <HAL_TIM_IC_CaptureCallback>
 8006768:	e005      	b.n	8006776 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fa68 	bl	8006c40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 fa6f 	bl	8006c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	f003 0308 	and.w	r3, r3, #8
 8006782:	2b00      	cmp	r3, #0
 8006784:	d020      	beq.n	80067c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f003 0308 	and.w	r3, r3, #8
 800678c:	2b00      	cmp	r3, #0
 800678e:	d01b      	beq.n	80067c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f06f 0208 	mvn.w	r2, #8
 8006798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2204      	movs	r2, #4
 800679e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	69db      	ldr	r3, [r3, #28]
 80067a6:	f003 0303 	and.w	r3, r3, #3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d003      	beq.n	80067b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f006 fa9e 	bl	800ccf0 <HAL_TIM_IC_CaptureCallback>
 80067b4:	e005      	b.n	80067c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 fa42 	bl	8006c40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 fa49 	bl	8006c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	f003 0310 	and.w	r3, r3, #16
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d020      	beq.n	8006814 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f003 0310 	and.w	r3, r3, #16
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d01b      	beq.n	8006814 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f06f 0210 	mvn.w	r2, #16
 80067e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2208      	movs	r2, #8
 80067ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	69db      	ldr	r3, [r3, #28]
 80067f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d003      	beq.n	8006802 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f006 fa78 	bl	800ccf0 <HAL_TIM_IC_CaptureCallback>
 8006800:	e005      	b.n	800680e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 fa1c 	bl	8006c40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 fa23 	bl	8006c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2200      	movs	r2, #0
 8006812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	f003 0301 	and.w	r3, r3, #1
 800681a:	2b00      	cmp	r3, #0
 800681c:	d00c      	beq.n	8006838 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f003 0301 	and.w	r3, r3, #1
 8006824:	2b00      	cmp	r3, #0
 8006826:	d007      	beq.n	8006838 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f06f 0201 	mvn.w	r2, #1
 8006830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f000 f9fa 	bl	8006c2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800683e:	2b00      	cmp	r3, #0
 8006840:	d104      	bne.n	800684c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00c      	beq.n	8006866 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006852:	2b00      	cmp	r3, #0
 8006854:	d007      	beq.n	8006866 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800685e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 fcfb 	bl	800725c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00c      	beq.n	800688a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006876:	2b00      	cmp	r3, #0
 8006878:	d007      	beq.n	800688a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f000 fcf3 	bl	8007270 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00c      	beq.n	80068ae <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800689a:	2b00      	cmp	r3, #0
 800689c:	d007      	beq.n	80068ae <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80068a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 f9dd 	bl	8006c68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	f003 0320 	and.w	r3, r3, #32
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00c      	beq.n	80068d2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f003 0320 	and.w	r3, r3, #32
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d007      	beq.n	80068d2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f06f 0220 	mvn.w	r2, #32
 80068ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 fcbb 	bl	8007248 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068d2:	bf00      	nop
 80068d4:	3710      	adds	r7, #16
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}

080068da <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80068da:	b580      	push	{r7, lr}
 80068dc:	b086      	sub	sp, #24
 80068de:	af00      	add	r7, sp, #0
 80068e0:	60f8      	str	r0, [r7, #12]
 80068e2:	60b9      	str	r1, [r7, #8]
 80068e4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068e6:	2300      	movs	r3, #0
 80068e8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d101      	bne.n	80068f8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80068f4:	2302      	movs	r3, #2
 80068f6:	e088      	b.n	8006a0a <HAL_TIM_IC_ConfigChannel+0x130>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2201      	movs	r2, #1
 80068fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d11b      	bne.n	800693e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006916:	f000 fa1b 	bl	8006d50 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	699a      	ldr	r2, [r3, #24]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f022 020c 	bic.w	r2, r2, #12
 8006928:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	6999      	ldr	r1, [r3, #24]
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	689a      	ldr	r2, [r3, #8]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	430a      	orrs	r2, r1
 800693a:	619a      	str	r2, [r3, #24]
 800693c:	e060      	b.n	8006a00 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2b04      	cmp	r3, #4
 8006942:	d11c      	bne.n	800697e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006954:	f000 faaa 	bl	8006eac <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	699a      	ldr	r2, [r3, #24]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006966:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6999      	ldr	r1, [r3, #24]
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	021a      	lsls	r2, r3, #8
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	430a      	orrs	r2, r1
 800697a:	619a      	str	r2, [r3, #24]
 800697c:	e040      	b.n	8006a00 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2b08      	cmp	r3, #8
 8006982:	d11b      	bne.n	80069bc <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006994:	f000 fb10 	bl	8006fb8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	69da      	ldr	r2, [r3, #28]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f022 020c 	bic.w	r2, r2, #12
 80069a6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	69d9      	ldr	r1, [r3, #28]
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	689a      	ldr	r2, [r3, #8]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	430a      	orrs	r2, r1
 80069b8:	61da      	str	r2, [r3, #28]
 80069ba:	e021      	b.n	8006a00 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2b0c      	cmp	r3, #12
 80069c0:	d11c      	bne.n	80069fc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80069d2:	f000 fb39 	bl	8007048 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	69da      	ldr	r2, [r3, #28]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80069e4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	69d9      	ldr	r1, [r3, #28]
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	021a      	lsls	r2, r3, #8
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	430a      	orrs	r2, r1
 80069f8:	61da      	str	r2, [r3, #28]
 80069fa:	e001      	b.n	8006a00 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a08:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3718      	adds	r7, #24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b084      	sub	sp, #16
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d101      	bne.n	8006a2e <HAL_TIM_ConfigClockSource+0x1c>
 8006a2a:	2302      	movs	r3, #2
 8006a2c:	e0b6      	b.n	8006b9c <HAL_TIM_ConfigClockSource+0x18a>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2202      	movs	r2, #2
 8006a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8006a4c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006a50:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a58:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a6a:	d03e      	beq.n	8006aea <HAL_TIM_ConfigClockSource+0xd8>
 8006a6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a70:	f200 8087 	bhi.w	8006b82 <HAL_TIM_ConfigClockSource+0x170>
 8006a74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a78:	f000 8086 	beq.w	8006b88 <HAL_TIM_ConfigClockSource+0x176>
 8006a7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a80:	d87f      	bhi.n	8006b82 <HAL_TIM_ConfigClockSource+0x170>
 8006a82:	2b70      	cmp	r3, #112	@ 0x70
 8006a84:	d01a      	beq.n	8006abc <HAL_TIM_ConfigClockSource+0xaa>
 8006a86:	2b70      	cmp	r3, #112	@ 0x70
 8006a88:	d87b      	bhi.n	8006b82 <HAL_TIM_ConfigClockSource+0x170>
 8006a8a:	2b60      	cmp	r3, #96	@ 0x60
 8006a8c:	d050      	beq.n	8006b30 <HAL_TIM_ConfigClockSource+0x11e>
 8006a8e:	2b60      	cmp	r3, #96	@ 0x60
 8006a90:	d877      	bhi.n	8006b82 <HAL_TIM_ConfigClockSource+0x170>
 8006a92:	2b50      	cmp	r3, #80	@ 0x50
 8006a94:	d03c      	beq.n	8006b10 <HAL_TIM_ConfigClockSource+0xfe>
 8006a96:	2b50      	cmp	r3, #80	@ 0x50
 8006a98:	d873      	bhi.n	8006b82 <HAL_TIM_ConfigClockSource+0x170>
 8006a9a:	2b40      	cmp	r3, #64	@ 0x40
 8006a9c:	d058      	beq.n	8006b50 <HAL_TIM_ConfigClockSource+0x13e>
 8006a9e:	2b40      	cmp	r3, #64	@ 0x40
 8006aa0:	d86f      	bhi.n	8006b82 <HAL_TIM_ConfigClockSource+0x170>
 8006aa2:	2b30      	cmp	r3, #48	@ 0x30
 8006aa4:	d064      	beq.n	8006b70 <HAL_TIM_ConfigClockSource+0x15e>
 8006aa6:	2b30      	cmp	r3, #48	@ 0x30
 8006aa8:	d86b      	bhi.n	8006b82 <HAL_TIM_ConfigClockSource+0x170>
 8006aaa:	2b20      	cmp	r3, #32
 8006aac:	d060      	beq.n	8006b70 <HAL_TIM_ConfigClockSource+0x15e>
 8006aae:	2b20      	cmp	r3, #32
 8006ab0:	d867      	bhi.n	8006b82 <HAL_TIM_ConfigClockSource+0x170>
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d05c      	beq.n	8006b70 <HAL_TIM_ConfigClockSource+0x15e>
 8006ab6:	2b10      	cmp	r3, #16
 8006ab8:	d05a      	beq.n	8006b70 <HAL_TIM_ConfigClockSource+0x15e>
 8006aba:	e062      	b.n	8006b82 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006acc:	f000 fb16 	bl	80070fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006ade:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68ba      	ldr	r2, [r7, #8]
 8006ae6:	609a      	str	r2, [r3, #8]
      break;
 8006ae8:	e04f      	b.n	8006b8a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006afa:	f000 faff 	bl	80070fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	689a      	ldr	r2, [r3, #8]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b0c:	609a      	str	r2, [r3, #8]
      break;
 8006b0e:	e03c      	b.n	8006b8a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	f000 f97d 	bl	8006e1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2150      	movs	r1, #80	@ 0x50
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f000 faca 	bl	80070c2 <TIM_ITRx_SetConfig>
      break;
 8006b2e:	e02c      	b.n	8006b8a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	f000 f9ff 	bl	8006f40 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2160      	movs	r1, #96	@ 0x60
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f000 faba 	bl	80070c2 <TIM_ITRx_SetConfig>
      break;
 8006b4e:	e01c      	b.n	8006b8a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	f000 f95d 	bl	8006e1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2140      	movs	r1, #64	@ 0x40
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f000 faaa 	bl	80070c2 <TIM_ITRx_SetConfig>
      break;
 8006b6e:	e00c      	b.n	8006b8a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4619      	mov	r1, r3
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	f000 faa1 	bl	80070c2 <TIM_ITRx_SetConfig>
      break;
 8006b80:	e003      	b.n	8006b8a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	73fb      	strb	r3, [r7, #15]
      break;
 8006b86:	e000      	b.n	8006b8a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006b88:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3710      	adds	r7, #16
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b085      	sub	sp, #20
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b0c      	cmp	r3, #12
 8006bb6:	d831      	bhi.n	8006c1c <HAL_TIM_ReadCapturedValue+0x78>
 8006bb8:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc0 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bbe:	bf00      	nop
 8006bc0:	08006bf5 	.word	0x08006bf5
 8006bc4:	08006c1d 	.word	0x08006c1d
 8006bc8:	08006c1d 	.word	0x08006c1d
 8006bcc:	08006c1d 	.word	0x08006c1d
 8006bd0:	08006bff 	.word	0x08006bff
 8006bd4:	08006c1d 	.word	0x08006c1d
 8006bd8:	08006c1d 	.word	0x08006c1d
 8006bdc:	08006c1d 	.word	0x08006c1d
 8006be0:	08006c09 	.word	0x08006c09
 8006be4:	08006c1d 	.word	0x08006c1d
 8006be8:	08006c1d 	.word	0x08006c1d
 8006bec:	08006c1d 	.word	0x08006c1d
 8006bf0:	08006c13 	.word	0x08006c13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bfa:	60fb      	str	r3, [r7, #12]

      break;
 8006bfc:	e00f      	b.n	8006c1e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c04:	60fb      	str	r3, [r7, #12]

      break;
 8006c06:	e00a      	b.n	8006c1e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c0e:	60fb      	str	r3, [r7, #12]

      break;
 8006c10:	e005      	b.n	8006c1e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c18:	60fb      	str	r3, [r7, #12]

      break;
 8006c1a:	e000      	b.n	8006c1e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006c1c:	bf00      	nop
  }

  return tmpreg;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3714      	adds	r7, #20
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006c34:	bf00      	nop
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c5c:	bf00      	nop
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a2d      	ldr	r2, [pc, #180]	@ (8006d44 <TIM_Base_SetConfig+0xc8>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d003      	beq.n	8006c9c <TIM_Base_SetConfig+0x20>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c9a:	d108      	bne.n	8006cae <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ca2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a24      	ldr	r2, [pc, #144]	@ (8006d44 <TIM_Base_SetConfig+0xc8>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d00b      	beq.n	8006cce <TIM_Base_SetConfig+0x52>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cbc:	d007      	beq.n	8006cce <TIM_Base_SetConfig+0x52>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a21      	ldr	r2, [pc, #132]	@ (8006d48 <TIM_Base_SetConfig+0xcc>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d003      	beq.n	8006cce <TIM_Base_SetConfig+0x52>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a20      	ldr	r2, [pc, #128]	@ (8006d4c <TIM_Base_SetConfig+0xd0>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d108      	bne.n	8006ce0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	695b      	ldr	r3, [r3, #20]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	689a      	ldr	r2, [r3, #8]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a10      	ldr	r2, [pc, #64]	@ (8006d44 <TIM_Base_SetConfig+0xc8>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d007      	beq.n	8006d16 <TIM_Base_SetConfig+0x9a>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a0f      	ldr	r2, [pc, #60]	@ (8006d48 <TIM_Base_SetConfig+0xcc>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d003      	beq.n	8006d16 <TIM_Base_SetConfig+0x9a>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a0e      	ldr	r2, [pc, #56]	@ (8006d4c <TIM_Base_SetConfig+0xd0>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d103      	bne.n	8006d1e <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	691a      	ldr	r2, [r3, #16]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f043 0204 	orr.w	r2, r3, #4
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	601a      	str	r2, [r3, #0]
}
 8006d36:	bf00      	nop
 8006d38:	3714      	adds	r7, #20
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop
 8006d44:	40012c00 	.word	0x40012c00
 8006d48:	40014400 	.word	0x40014400
 8006d4c:	40014800 	.word	0x40014800

08006d50 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b087      	sub	sp, #28
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	607a      	str	r2, [r7, #4]
 8006d5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6a1b      	ldr	r3, [r3, #32]
 8006d68:	f023 0201 	bic.w	r2, r3, #1
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	4a27      	ldr	r2, [pc, #156]	@ (8006e10 <TIM_TI1_SetConfig+0xc0>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d007      	beq.n	8006d88 <TIM_TI1_SetConfig+0x38>
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	4a26      	ldr	r2, [pc, #152]	@ (8006e14 <TIM_TI1_SetConfig+0xc4>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d003      	beq.n	8006d88 <TIM_TI1_SetConfig+0x38>
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	4a25      	ldr	r2, [pc, #148]	@ (8006e18 <TIM_TI1_SetConfig+0xc8>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d105      	bne.n	8006d94 <TIM_TI1_SetConfig+0x44>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6a1b      	ldr	r3, [r3, #32]
 8006d8c:	f023 0204 	bic.w	r2, r3, #4
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	699b      	ldr	r3, [r3, #24]
 8006d98:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	4a1c      	ldr	r2, [pc, #112]	@ (8006e10 <TIM_TI1_SetConfig+0xc0>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d003      	beq.n	8006daa <TIM_TI1_SetConfig+0x5a>
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006da8:	d101      	bne.n	8006dae <TIM_TI1_SetConfig+0x5e>
 8006daa:	2301      	movs	r3, #1
 8006dac:	e000      	b.n	8006db0 <TIM_TI1_SetConfig+0x60>
 8006dae:	2300      	movs	r3, #0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d008      	beq.n	8006dc6 <TIM_TI1_SetConfig+0x76>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	f023 0303 	bic.w	r3, r3, #3
 8006dba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	617b      	str	r3, [r7, #20]
 8006dc4:	e003      	b.n	8006dce <TIM_TI1_SetConfig+0x7e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	f043 0301 	orr.w	r3, r3, #1
 8006dcc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006dd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	011b      	lsls	r3, r3, #4
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	f023 030a 	bic.w	r3, r3, #10
 8006de8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	f003 030a 	and.w	r3, r3, #10
 8006df0:	693a      	ldr	r2, [r7, #16]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	621a      	str	r2, [r3, #32]
}
 8006e02:	bf00      	nop
 8006e04:	371c      	adds	r7, #28
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr
 8006e0e:	bf00      	nop
 8006e10:	40012c00 	.word	0x40012c00
 8006e14:	40014800 	.word	0x40014800
 8006e18:	40014400 	.word	0x40014400

08006e1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b087      	sub	sp, #28
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6a1b      	ldr	r3, [r3, #32]
 8006e2c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	f023 0201 	bic.w	r2, r3, #1
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	4a18      	ldr	r2, [pc, #96]	@ (8006ea0 <TIM_TI1_ConfigInputStage+0x84>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d007      	beq.n	8006e52 <TIM_TI1_ConfigInputStage+0x36>
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	4a17      	ldr	r2, [pc, #92]	@ (8006ea4 <TIM_TI1_ConfigInputStage+0x88>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d003      	beq.n	8006e52 <TIM_TI1_ConfigInputStage+0x36>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	4a16      	ldr	r2, [pc, #88]	@ (8006ea8 <TIM_TI1_ConfigInputStage+0x8c>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d105      	bne.n	8006e5e <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6a1b      	ldr	r3, [r3, #32]
 8006e56:	f023 0204 	bic.w	r2, r3, #4
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	011b      	lsls	r3, r3, #4
 8006e70:	693a      	ldr	r2, [r7, #16]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f023 030a 	bic.w	r3, r3, #10
 8006e7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	693a      	ldr	r2, [r7, #16]
 8006e8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	621a      	str	r2, [r3, #32]
}
 8006e92:	bf00      	nop
 8006e94:	371c      	adds	r7, #28
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	40012c00 	.word	0x40012c00
 8006ea4:	40014800 	.word	0x40014800
 8006ea8:	40014400 	.word	0x40014400

08006eac <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b087      	sub	sp, #28
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	607a      	str	r2, [r7, #4]
 8006eb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6a1b      	ldr	r3, [r3, #32]
 8006ebe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6a1b      	ldr	r3, [r3, #32]
 8006ec4:	f023 0210 	bic.w	r2, r3, #16
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	4a1b      	ldr	r2, [pc, #108]	@ (8006f3c <TIM_TI2_SetConfig+0x90>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d105      	bne.n	8006ee0 <TIM_TI2_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6a1b      	ldr	r3, [r3, #32]
 8006ed8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	699b      	ldr	r3, [r3, #24]
 8006ee4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006eec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	021b      	lsls	r3, r3, #8
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006efe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	031b      	lsls	r3, r3, #12
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	693a      	ldr	r2, [r7, #16]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f12:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	011b      	lsls	r3, r3, #4
 8006f18:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	693a      	ldr	r2, [r7, #16]
 8006f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	697a      	ldr	r2, [r7, #20]
 8006f2c:	621a      	str	r2, [r3, #32]
}
 8006f2e:	bf00      	nop
 8006f30:	371c      	adds	r7, #28
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	40012c00 	.word	0x40012c00

08006f40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b087      	sub	sp, #28
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6a1b      	ldr	r3, [r3, #32]
 8006f50:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6a1b      	ldr	r3, [r3, #32]
 8006f56:	f023 0210 	bic.w	r2, r3, #16
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	4a14      	ldr	r2, [pc, #80]	@ (8006fb4 <TIM_TI2_ConfigInputStage+0x74>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d105      	bne.n	8006f72 <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6a1b      	ldr	r3, [r3, #32]
 8006f6a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	699b      	ldr	r3, [r3, #24]
 8006f76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	031b      	lsls	r3, r3, #12
 8006f84:	693a      	ldr	r2, [r7, #16]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f90:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	011b      	lsls	r3, r3, #4
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	697a      	ldr	r2, [r7, #20]
 8006fa6:	621a      	str	r2, [r3, #32]
}
 8006fa8:	bf00      	nop
 8006faa:	371c      	adds	r7, #28
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr
 8006fb4:	40012c00 	.word	0x40012c00

08006fb8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b087      	sub	sp, #28
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
 8006fc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6a1b      	ldr	r3, [r3, #32]
 8006fd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 3N: Reset the CC3NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	4a1a      	ldr	r2, [pc, #104]	@ (8007044 <TIM_TI3_SetConfig+0x8c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d105      	bne.n	8006fec <TIM_TI3_SetConfig+0x34>
  {
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6a1b      	ldr	r3, [r3, #32]
 8006fe4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	69db      	ldr	r3, [r3, #28]
 8006ff0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	f023 0303 	bic.w	r3, r3, #3
 8006ff8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006ffa:	693a      	ldr	r2, [r7, #16]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007008:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	011b      	lsls	r3, r3, #4
 800700e:	b2db      	uxtb	r3, r3
 8007010:	693a      	ldr	r2, [r7, #16]
 8007012:	4313      	orrs	r3, r2
 8007014:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800701c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	021b      	lsls	r3, r3, #8
 8007022:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007026:	697a      	ldr	r2, [r7, #20]
 8007028:	4313      	orrs	r3, r2
 800702a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	693a      	ldr	r2, [r7, #16]
 8007030:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	697a      	ldr	r2, [r7, #20]
 8007036:	621a      	str	r2, [r3, #32]
}
 8007038:	bf00      	nop
 800703a:	371c      	adds	r7, #28
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr
 8007044:	40012c00 	.word	0x40012c00

08007048 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007048:	b480      	push	{r7}
 800704a:	b087      	sub	sp, #28
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
 8007054:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6a1b      	ldr	r3, [r3, #32]
 800705a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6a1b      	ldr	r3, [r3, #32]
 8007060:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	69db      	ldr	r3, [r3, #28]
 800706c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007074:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	021b      	lsls	r3, r3, #8
 800707a:	693a      	ldr	r2, [r7, #16]
 800707c:	4313      	orrs	r3, r2
 800707e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007086:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	031b      	lsls	r3, r3, #12
 800708c:	b29b      	uxth	r3, r3
 800708e:	693a      	ldr	r2, [r7, #16]
 8007090:	4313      	orrs	r3, r2
 8007092:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800709a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	031b      	lsls	r3, r3, #12
 80070a0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80070a4:	697a      	ldr	r2, [r7, #20]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	693a      	ldr	r2, [r7, #16]
 80070ae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	697a      	ldr	r2, [r7, #20]
 80070b4:	621a      	str	r2, [r3, #32]
}
 80070b6:	bf00      	nop
 80070b8:	371c      	adds	r7, #28
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr

080070c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070c2:	b480      	push	{r7}
 80070c4:	b085      	sub	sp, #20
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
 80070ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80070d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070de:	683a      	ldr	r2, [r7, #0]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	f043 0307 	orr.w	r3, r3, #7
 80070e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	68fa      	ldr	r2, [r7, #12]
 80070ee:	609a      	str	r2, [r3, #8]
}
 80070f0:	bf00      	nop
 80070f2:	3714      	adds	r7, #20
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b087      	sub	sp, #28
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
 8007108:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007116:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	021a      	lsls	r2, r3, #8
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	431a      	orrs	r2, r3
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	4313      	orrs	r3, r2
 8007124:	697a      	ldr	r2, [r7, #20]
 8007126:	4313      	orrs	r3, r2
 8007128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	697a      	ldr	r2, [r7, #20]
 800712e:	609a      	str	r2, [r3, #8]
}
 8007130:	bf00      	nop
 8007132:	371c      	adds	r7, #28
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800713c:	b480      	push	{r7}
 800713e:	b087      	sub	sp, #28
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	f003 031f 	and.w	r3, r3, #31
 800714e:	2201      	movs	r2, #1
 8007150:	fa02 f303 	lsl.w	r3, r2, r3
 8007154:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6a1a      	ldr	r2, [r3, #32]
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	43db      	mvns	r3, r3
 800715e:	401a      	ands	r2, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6a1a      	ldr	r2, [r3, #32]
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	f003 031f 	and.w	r3, r3, #31
 800716e:	6879      	ldr	r1, [r7, #4]
 8007170:	fa01 f303 	lsl.w	r3, r1, r3
 8007174:	431a      	orrs	r2, r3
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	621a      	str	r2, [r3, #32]
}
 800717a:	bf00      	nop
 800717c:	371c      	adds	r7, #28
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
	...

08007188 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007198:	2b01      	cmp	r3, #1
 800719a:	d101      	bne.n	80071a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800719c:	2302      	movs	r3, #2
 800719e:	e04a      	b.n	8007236 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2202      	movs	r2, #2
 80071ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007244 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d108      	bne.n	80071dc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80071d0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	68fa      	ldr	r2, [r7, #12]
 80071d8:	4313      	orrs	r3, r2
 80071da:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	68fa      	ldr	r2, [r7, #12]
 80071f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a12      	ldr	r2, [pc, #72]	@ (8007244 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d004      	beq.n	800720a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007208:	d10c      	bne.n	8007224 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007210:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	4313      	orrs	r3, r2
 800721a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	68ba      	ldr	r2, [r7, #8]
 8007222:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3714      	adds	r7, #20
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr
 8007242:	bf00      	nop
 8007244:	40012c00 	.word	0x40012c00

08007248 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007250:	bf00      	nop
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007264:	bf00      	nop
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <LL_RCC_GetUSARTClockSource>:
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800728c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007290:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	4013      	ands	r3, r2
}
 8007298:	4618      	mov	r0, r3
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <LL_RCC_GetLPUARTClockSource>:
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80072ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072b0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4013      	ands	r3, r2
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d101      	bne.n	80072d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e050      	b.n	8007378 <HAL_UART_Init+0xb4>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d114      	bne.n	800730a <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 fc67 	bl	8007bbc <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d103      	bne.n	8007300 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a21      	ldr	r2, [pc, #132]	@ (8007380 <HAL_UART_Init+0xbc>)
 80072fc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2224      	movs	r2, #36	@ 0x24
 800730e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f022 0201 	bic.w	r2, r2, #1
 8007320:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007326:	2b00      	cmp	r3, #0
 8007328:	d002      	beq.n	8007330 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 fec0 	bl	80080b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 fc95 	bl	8007c60 <UART_SetConfig>
 8007336:	4603      	mov	r3, r0
 8007338:	2b01      	cmp	r3, #1
 800733a:	d101      	bne.n	8007340 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e01b      	b.n	8007378 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800734e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	689a      	ldr	r2, [r3, #8]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800735e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f042 0201 	orr.w	r2, r2, #1
 800736e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 ff3f 	bl	80081f4 <UART_CheckIdleState>
 8007376:	4603      	mov	r3, r0
}
 8007378:	4618      	mov	r0, r3
 800737a:	3708      	adds	r7, #8
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}
 8007380:	08002b21 	.word	0x08002b21

08007384 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b08a      	sub	sp, #40	@ 0x28
 8007388:	af00      	add	r7, sp, #0
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	60b9      	str	r1, [r7, #8]
 800738e:	4613      	mov	r3, r2
 8007390:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007398:	2b20      	cmp	r3, #32
 800739a:	d167      	bne.n	800746c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d002      	beq.n	80073a8 <HAL_UART_Transmit_DMA+0x24>
 80073a2:	88fb      	ldrh	r3, [r7, #6]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d101      	bne.n	80073ac <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e060      	b.n	800746e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	68ba      	ldr	r2, [r7, #8]
 80073b0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	88fa      	ldrh	r2, [r7, #6]
 80073b6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	88fa      	ldrh	r2, [r7, #6]
 80073be:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2200      	movs	r2, #0
 80073c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2221      	movs	r2, #33	@ 0x21
 80073ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d028      	beq.n	800742c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073de:	4a26      	ldr	r2, [pc, #152]	@ (8007478 <HAL_UART_Transmit_DMA+0xf4>)
 80073e0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073e6:	4a25      	ldr	r2, [pc, #148]	@ (800747c <HAL_UART_Transmit_DMA+0xf8>)
 80073e8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073ee:	4a24      	ldr	r2, [pc, #144]	@ (8007480 <HAL_UART_Transmit_DMA+0xfc>)
 80073f0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073f6:	2200      	movs	r2, #0
 80073f8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007402:	4619      	mov	r1, r3
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	3328      	adds	r3, #40	@ 0x28
 800740a:	461a      	mov	r2, r3
 800740c:	88fb      	ldrh	r3, [r7, #6]
 800740e:	f7fc f89b 	bl	8003548 <HAL_DMA_Start_IT>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d009      	beq.n	800742c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2210      	movs	r2, #16
 800741c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2220      	movs	r2, #32
 8007424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8007428:	2301      	movs	r3, #1
 800742a:	e020      	b.n	800746e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2240      	movs	r2, #64	@ 0x40
 8007432:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	3308      	adds	r3, #8
 800743a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	e853 3f00 	ldrex	r3, [r3]
 8007442:	613b      	str	r3, [r7, #16]
   return(result);
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800744a:	627b      	str	r3, [r7, #36]	@ 0x24
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	3308      	adds	r3, #8
 8007452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007454:	623a      	str	r2, [r7, #32]
 8007456:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007458:	69f9      	ldr	r1, [r7, #28]
 800745a:	6a3a      	ldr	r2, [r7, #32]
 800745c:	e841 2300 	strex	r3, r2, [r1]
 8007460:	61bb      	str	r3, [r7, #24]
   return(result);
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d1e5      	bne.n	8007434 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007468:	2300      	movs	r3, #0
 800746a:	e000      	b.n	800746e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800746c:	2302      	movs	r3, #2
  }
}
 800746e:	4618      	mov	r0, r3
 8007470:	3728      	adds	r7, #40	@ 0x28
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	08008571 	.word	0x08008571
 800747c:	08008607 	.word	0x08008607
 8007480:	08008627 	.word	0x08008627

08007484 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b0ba      	sub	sp, #232	@ 0xe8
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	69db      	ldr	r3, [r3, #28]
 8007492:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80074aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80074ae:	f640 030f 	movw	r3, #2063	@ 0x80f
 80074b2:	4013      	ands	r3, r2
 80074b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80074b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d11b      	bne.n	80074f8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80074c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074c4:	f003 0320 	and.w	r3, r3, #32
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d015      	beq.n	80074f8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80074cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074d0:	f003 0320 	and.w	r3, r3, #32
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d105      	bne.n	80074e4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80074d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d009      	beq.n	80074f8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	f000 8312 	beq.w	8007b12 <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	4798      	blx	r3
      }
      return;
 80074f6:	e30c      	b.n	8007b12 <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80074f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 8129 	beq.w	8007754 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007502:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007506:	4b90      	ldr	r3, [pc, #576]	@ (8007748 <HAL_UART_IRQHandler+0x2c4>)
 8007508:	4013      	ands	r3, r2
 800750a:	2b00      	cmp	r3, #0
 800750c:	d106      	bne.n	800751c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800750e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007512:	4b8e      	ldr	r3, [pc, #568]	@ (800774c <HAL_UART_IRQHandler+0x2c8>)
 8007514:	4013      	ands	r3, r2
 8007516:	2b00      	cmp	r3, #0
 8007518:	f000 811c 	beq.w	8007754 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800751c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007520:	f003 0301 	and.w	r3, r3, #1
 8007524:	2b00      	cmp	r3, #0
 8007526:	d011      	beq.n	800754c <HAL_UART_IRQHandler+0xc8>
 8007528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800752c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007530:	2b00      	cmp	r3, #0
 8007532:	d00b      	beq.n	800754c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2201      	movs	r2, #1
 800753a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007542:	f043 0201 	orr.w	r2, r3, #1
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800754c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007550:	f003 0302 	and.w	r3, r3, #2
 8007554:	2b00      	cmp	r3, #0
 8007556:	d011      	beq.n	800757c <HAL_UART_IRQHandler+0xf8>
 8007558:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800755c:	f003 0301 	and.w	r3, r3, #1
 8007560:	2b00      	cmp	r3, #0
 8007562:	d00b      	beq.n	800757c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2202      	movs	r2, #2
 800756a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007572:	f043 0204 	orr.w	r2, r3, #4
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800757c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007580:	f003 0304 	and.w	r3, r3, #4
 8007584:	2b00      	cmp	r3, #0
 8007586:	d011      	beq.n	80075ac <HAL_UART_IRQHandler+0x128>
 8007588:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800758c:	f003 0301 	and.w	r3, r3, #1
 8007590:	2b00      	cmp	r3, #0
 8007592:	d00b      	beq.n	80075ac <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2204      	movs	r2, #4
 800759a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075a2:	f043 0202 	orr.w	r2, r3, #2
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80075ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075b0:	f003 0308 	and.w	r3, r3, #8
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d017      	beq.n	80075e8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80075b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075bc:	f003 0320 	and.w	r3, r3, #32
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d105      	bne.n	80075d0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80075c4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80075c8:	4b5f      	ldr	r3, [pc, #380]	@ (8007748 <HAL_UART_IRQHandler+0x2c4>)
 80075ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d00b      	beq.n	80075e8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	2208      	movs	r2, #8
 80075d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075de:	f043 0208 	orr.w	r2, r3, #8
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80075e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d012      	beq.n	800761a <HAL_UART_IRQHandler+0x196>
 80075f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d00c      	beq.n	800761a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007608:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007610:	f043 0220 	orr.w	r2, r3, #32
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007620:	2b00      	cmp	r3, #0
 8007622:	f000 8278 	beq.w	8007b16 <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800762a:	f003 0320 	and.w	r3, r3, #32
 800762e:	2b00      	cmp	r3, #0
 8007630:	d013      	beq.n	800765a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007636:	f003 0320 	and.w	r3, r3, #32
 800763a:	2b00      	cmp	r3, #0
 800763c:	d105      	bne.n	800764a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800763e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007646:	2b00      	cmp	r3, #0
 8007648:	d007      	beq.n	800765a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800764e:	2b00      	cmp	r3, #0
 8007650:	d003      	beq.n	800765a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007660:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800766e:	2b40      	cmp	r3, #64	@ 0x40
 8007670:	d005      	beq.n	800767e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007672:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007676:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800767a:	2b00      	cmp	r3, #0
 800767c:	d058      	beq.n	8007730 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 ff10 	bl	80084a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800768e:	2b40      	cmp	r3, #64	@ 0x40
 8007690:	d148      	bne.n	8007724 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	3308      	adds	r3, #8
 8007698:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076a0:	e853 3f00 	ldrex	r3, [r3]
 80076a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80076a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80076ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	3308      	adds	r3, #8
 80076ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80076be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80076c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076ce:	e841 2300 	strex	r3, r2, [r1]
 80076d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80076d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d1d9      	bne.n	8007692 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d017      	beq.n	8007718 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076ee:	4a18      	ldr	r2, [pc, #96]	@ (8007750 <HAL_UART_IRQHandler+0x2cc>)
 80076f0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076f8:	4618      	mov	r0, r3
 80076fa:	f7fb ffff 	bl	80036fc <HAL_DMA_Abort_IT>
 80076fe:	4603      	mov	r3, r0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d01f      	beq.n	8007744 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800770a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007712:	4610      	mov	r0, r2
 8007714:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007716:	e015      	b.n	8007744 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007722:	e00f      	b.n	8007744 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800772e:	e009      	b.n	8007744 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007742:	e1e8      	b.n	8007b16 <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007744:	bf00      	nop
    return;
 8007746:	e1e6      	b.n	8007b16 <HAL_UART_IRQHandler+0x692>
 8007748:	10000001 	.word	0x10000001
 800774c:	04000120 	.word	0x04000120
 8007750:	0800869b 	.word	0x0800869b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007758:	2b01      	cmp	r3, #1
 800775a:	f040 8176 	bne.w	8007a4a <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800775e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007762:	f003 0310 	and.w	r3, r3, #16
 8007766:	2b00      	cmp	r3, #0
 8007768:	f000 816f 	beq.w	8007a4a <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800776c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007770:	f003 0310 	and.w	r3, r3, #16
 8007774:	2b00      	cmp	r3, #0
 8007776:	f000 8168 	beq.w	8007a4a <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2210      	movs	r2, #16
 8007780:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800778c:	2b40      	cmp	r3, #64	@ 0x40
 800778e:	f040 80dc 	bne.w	800794a <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80077a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f000 80b1 	beq.w	800790c <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077b4:	429a      	cmp	r2, r3
 80077b6:	f080 80a9 	bcs.w	800790c <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 0320 	and.w	r3, r3, #32
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	f040 8087 	bne.w	80078e6 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80077e4:	e853 3f00 	ldrex	r3, [r3]
 80077e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80077ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	461a      	mov	r2, r3
 80077fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007802:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007806:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800780e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007812:	e841 2300 	strex	r3, r2, [r1]
 8007816:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800781a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800781e:	2b00      	cmp	r3, #0
 8007820:	d1da      	bne.n	80077d8 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	3308      	adds	r3, #8
 8007828:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800782c:	e853 3f00 	ldrex	r3, [r3]
 8007830:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007832:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007834:	f023 0301 	bic.w	r3, r3, #1
 8007838:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	3308      	adds	r3, #8
 8007842:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007846:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800784a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800784e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007852:	e841 2300 	strex	r3, r2, [r1]
 8007856:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007858:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1e1      	bne.n	8007822 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3308      	adds	r3, #8
 8007864:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007866:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007868:	e853 3f00 	ldrex	r3, [r3]
 800786c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800786e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007870:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007874:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	3308      	adds	r3, #8
 800787e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007882:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007884:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007886:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007888:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800788a:	e841 2300 	strex	r3, r2, [r1]
 800788e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007890:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1e3      	bne.n	800785e <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2220      	movs	r2, #32
 800789a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078ac:	e853 3f00 	ldrex	r3, [r3]
 80078b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078b4:	f023 0310 	bic.w	r3, r3, #16
 80078b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	461a      	mov	r2, r3
 80078c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80078c8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078ce:	e841 2300 	strex	r3, r2, [r1]
 80078d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d1e4      	bne.n	80078a4 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078e0:	4618      	mov	r0, r3
 80078e2:	f7fb feac 	bl	800363e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2202      	movs	r2, #2
 80078ea:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 80078fe:	b292      	uxth	r2, r2
 8007900:	1a8a      	subs	r2, r1, r2
 8007902:	b292      	uxth	r2, r2
 8007904:	4611      	mov	r1, r2
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800790a:	e106      	b.n	8007b1a <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007912:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007916:	429a      	cmp	r2, r3
 8007918:	f040 80ff 	bne.w	8007b1a <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f003 0320 	and.w	r3, r3, #32
 800792a:	2b20      	cmp	r3, #32
 800792c:	f040 80f5 	bne.w	8007b1a <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2202      	movs	r2, #2
 8007934:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8007942:	4611      	mov	r1, r2
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	4798      	blx	r3
      return;
 8007948:	e0e7      	b.n	8007b1a <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007956:	b29b      	uxth	r3, r3
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007964:	b29b      	uxth	r3, r3
 8007966:	2b00      	cmp	r3, #0
 8007968:	f000 80d9 	beq.w	8007b1e <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800796c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007970:	2b00      	cmp	r3, #0
 8007972:	f000 80d4 	beq.w	8007b1e <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800797e:	e853 3f00 	ldrex	r3, [r3]
 8007982:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007986:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800798a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	461a      	mov	r2, r3
 8007994:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007998:	647b      	str	r3, [r7, #68]	@ 0x44
 800799a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800799e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079a0:	e841 2300 	strex	r3, r2, [r1]
 80079a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1e4      	bne.n	8007976 <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	3308      	adds	r3, #8
 80079b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b6:	e853 3f00 	ldrex	r3, [r3]
 80079ba:	623b      	str	r3, [r7, #32]
   return(result);
 80079bc:	6a3b      	ldr	r3, [r7, #32]
 80079be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079c2:	f023 0301 	bic.w	r3, r3, #1
 80079c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	3308      	adds	r3, #8
 80079d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80079d4:	633a      	str	r2, [r7, #48]	@ 0x30
 80079d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079dc:	e841 2300 	strex	r3, r2, [r1]
 80079e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d1e1      	bne.n	80079ac <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2220      	movs	r2, #32
 80079ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	e853 3f00 	ldrex	r3, [r3]
 8007a08:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f023 0310 	bic.w	r3, r3, #16
 8007a10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	461a      	mov	r2, r3
 8007a1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a1e:	61fb      	str	r3, [r7, #28]
 8007a20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a22:	69b9      	ldr	r1, [r7, #24]
 8007a24:	69fa      	ldr	r2, [r7, #28]
 8007a26:	e841 2300 	strex	r3, r2, [r1]
 8007a2a:	617b      	str	r3, [r7, #20]
   return(result);
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d1e4      	bne.n	80079fc <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2202      	movs	r2, #2
 8007a36:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007a3e:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8007a42:	4611      	mov	r1, r2
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a48:	e069      	b.n	8007b1e <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d010      	beq.n	8007a78 <HAL_UART_IRQHandler+0x5f4>
 8007a56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00a      	beq.n	8007a78 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007a6a:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a76:	e055      	b.n	8007b24 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007a78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d014      	beq.n	8007aae <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d105      	bne.n	8007a9c <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007a90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d008      	beq.n	8007aae <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d03e      	beq.n	8007b22 <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	4798      	blx	r3
    }
    return;
 8007aac:	e039      	b.n	8007b22 <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d009      	beq.n	8007ace <HAL_UART_IRQHandler+0x64a>
 8007aba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d003      	beq.n	8007ace <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fdf7 	bl	80086ba <UART_EndTransmit_IT>
    return;
 8007acc:	e02a      	b.n	8007b24 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ad2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00b      	beq.n	8007af2 <HAL_UART_IRQHandler+0x66e>
 8007ada:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ade:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d005      	beq.n	8007af2 <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007af0:	e018      	b.n	8007b24 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007af2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007af6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d012      	beq.n	8007b24 <HAL_UART_IRQHandler+0x6a0>
 8007afe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	da0e      	bge.n	8007b24 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b10:	e008      	b.n	8007b24 <HAL_UART_IRQHandler+0x6a0>
      return;
 8007b12:	bf00      	nop
 8007b14:	e006      	b.n	8007b24 <HAL_UART_IRQHandler+0x6a0>
    return;
 8007b16:	bf00      	nop
 8007b18:	e004      	b.n	8007b24 <HAL_UART_IRQHandler+0x6a0>
      return;
 8007b1a:	bf00      	nop
 8007b1c:	e002      	b.n	8007b24 <HAL_UART_IRQHandler+0x6a0>
      return;
 8007b1e:	bf00      	nop
 8007b20:	e000      	b.n	8007b24 <HAL_UART_IRQHandler+0x6a0>
    return;
 8007b22:	bf00      	nop
  }
}
 8007b24:	37e8      	adds	r7, #232	@ 0xe8
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
 8007b2a:	bf00      	nop

08007b2c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007b34:	bf00      	nop
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b5c:	bf00      	nop
 8007b5e:	370c      	adds	r7, #12
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b083      	sub	sp, #12
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007b98:	bf00      	nop
 8007b9a:	370c      	adds	r7, #12
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	460b      	mov	r3, r1
 8007bae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007bb0:	bf00      	nop
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr

08007bbc <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a1a      	ldr	r2, [pc, #104]	@ (8007c30 <UART_InitCallbacksToDefault+0x74>)
 8007bc8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	4a19      	ldr	r2, [pc, #100]	@ (8007c34 <UART_InitCallbacksToDefault+0x78>)
 8007bd0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4a18      	ldr	r2, [pc, #96]	@ (8007c38 <UART_InitCallbacksToDefault+0x7c>)
 8007bd8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	4a17      	ldr	r2, [pc, #92]	@ (8007c3c <UART_InitCallbacksToDefault+0x80>)
 8007be0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	4a16      	ldr	r2, [pc, #88]	@ (8007c40 <UART_InitCallbacksToDefault+0x84>)
 8007be8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	4a15      	ldr	r2, [pc, #84]	@ (8007c44 <UART_InitCallbacksToDefault+0x88>)
 8007bf0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	4a14      	ldr	r2, [pc, #80]	@ (8007c48 <UART_InitCallbacksToDefault+0x8c>)
 8007bf8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	4a13      	ldr	r2, [pc, #76]	@ (8007c4c <UART_InitCallbacksToDefault+0x90>)
 8007c00:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a12      	ldr	r2, [pc, #72]	@ (8007c50 <UART_InitCallbacksToDefault+0x94>)
 8007c08:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	4a11      	ldr	r2, [pc, #68]	@ (8007c54 <UART_InitCallbacksToDefault+0x98>)
 8007c10:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	4a10      	ldr	r2, [pc, #64]	@ (8007c58 <UART_InitCallbacksToDefault+0x9c>)
 8007c18:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4a0f      	ldr	r2, [pc, #60]	@ (8007c5c <UART_InitCallbacksToDefault+0xa0>)
 8007c20:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8007c24:	bf00      	nop
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr
 8007c30:	08007b2d 	.word	0x08007b2d
 8007c34:	080022ed 	.word	0x080022ed
 8007c38:	08007b41 	.word	0x08007b41
 8007c3c:	080022b1 	.word	0x080022b1
 8007c40:	08007b55 	.word	0x08007b55
 8007c44:	08007b69 	.word	0x08007b69
 8007c48:	08007b7d 	.word	0x08007b7d
 8007c4c:	08007b91 	.word	0x08007b91
 8007c50:	08008715 	.word	0x08008715
 8007c54:	08008729 	.word	0x08008729
 8007c58:	0800873d 	.word	0x0800873d
 8007c5c:	08007ba5 	.word	0x08007ba5

08007c60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c64:	b08c      	sub	sp, #48	@ 0x30
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	689a      	ldr	r2, [r3, #8]
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	691b      	ldr	r3, [r3, #16]
 8007c78:	431a      	orrs	r2, r3
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	695b      	ldr	r3, [r3, #20]
 8007c7e:	431a      	orrs	r2, r3
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	69db      	ldr	r3, [r3, #28]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681a      	ldr	r2, [r3, #0]
 8007c8e:	4baf      	ldr	r3, [pc, #700]	@ (8007f4c <UART_SetConfig+0x2ec>)
 8007c90:	4013      	ands	r3, r2
 8007c92:	697a      	ldr	r2, [r7, #20]
 8007c94:	6812      	ldr	r2, [r2, #0]
 8007c96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c98:	430b      	orrs	r3, r1
 8007c9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	68da      	ldr	r2, [r3, #12]
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	430a      	orrs	r2, r1
 8007cb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4aa4      	ldr	r2, [pc, #656]	@ (8007f50 <UART_SetConfig+0x2f0>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d004      	beq.n	8007ccc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	6a1b      	ldr	r3, [r3, #32]
 8007cc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007cd6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007cda:	697a      	ldr	r2, [r7, #20]
 8007cdc:	6812      	ldr	r2, [r2, #0]
 8007cde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ce0:	430b      	orrs	r3, r1
 8007ce2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cea:	f023 010f 	bic.w	r1, r3, #15
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	430a      	orrs	r2, r1
 8007cf8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a95      	ldr	r2, [pc, #596]	@ (8007f54 <UART_SetConfig+0x2f4>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d125      	bne.n	8007d50 <UART_SetConfig+0xf0>
 8007d04:	2003      	movs	r0, #3
 8007d06:	f7ff fabd 	bl	8007284 <LL_RCC_GetUSARTClockSource>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	2b03      	cmp	r3, #3
 8007d0e:	d81b      	bhi.n	8007d48 <UART_SetConfig+0xe8>
 8007d10:	a201      	add	r2, pc, #4	@ (adr r2, 8007d18 <UART_SetConfig+0xb8>)
 8007d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d16:	bf00      	nop
 8007d18:	08007d29 	.word	0x08007d29
 8007d1c:	08007d39 	.word	0x08007d39
 8007d20:	08007d31 	.word	0x08007d31
 8007d24:	08007d41 	.word	0x08007d41
 8007d28:	2301      	movs	r3, #1
 8007d2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d2e:	e042      	b.n	8007db6 <UART_SetConfig+0x156>
 8007d30:	2302      	movs	r3, #2
 8007d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d36:	e03e      	b.n	8007db6 <UART_SetConfig+0x156>
 8007d38:	2304      	movs	r3, #4
 8007d3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d3e:	e03a      	b.n	8007db6 <UART_SetConfig+0x156>
 8007d40:	2308      	movs	r3, #8
 8007d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d46:	e036      	b.n	8007db6 <UART_SetConfig+0x156>
 8007d48:	2310      	movs	r3, #16
 8007d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d4e:	e032      	b.n	8007db6 <UART_SetConfig+0x156>
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a7e      	ldr	r2, [pc, #504]	@ (8007f50 <UART_SetConfig+0x2f0>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d12a      	bne.n	8007db0 <UART_SetConfig+0x150>
 8007d5a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8007d5e:	f7ff faa1 	bl	80072a4 <LL_RCC_GetLPUARTClockSource>
 8007d62:	4603      	mov	r3, r0
 8007d64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d68:	d01a      	beq.n	8007da0 <UART_SetConfig+0x140>
 8007d6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d6e:	d81b      	bhi.n	8007da8 <UART_SetConfig+0x148>
 8007d70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d74:	d00c      	beq.n	8007d90 <UART_SetConfig+0x130>
 8007d76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d7a:	d815      	bhi.n	8007da8 <UART_SetConfig+0x148>
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d003      	beq.n	8007d88 <UART_SetConfig+0x128>
 8007d80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d84:	d008      	beq.n	8007d98 <UART_SetConfig+0x138>
 8007d86:	e00f      	b.n	8007da8 <UART_SetConfig+0x148>
 8007d88:	2300      	movs	r3, #0
 8007d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d8e:	e012      	b.n	8007db6 <UART_SetConfig+0x156>
 8007d90:	2302      	movs	r3, #2
 8007d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d96:	e00e      	b.n	8007db6 <UART_SetConfig+0x156>
 8007d98:	2304      	movs	r3, #4
 8007d9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d9e:	e00a      	b.n	8007db6 <UART_SetConfig+0x156>
 8007da0:	2308      	movs	r3, #8
 8007da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007da6:	e006      	b.n	8007db6 <UART_SetConfig+0x156>
 8007da8:	2310      	movs	r3, #16
 8007daa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dae:	e002      	b.n	8007db6 <UART_SetConfig+0x156>
 8007db0:	2310      	movs	r3, #16
 8007db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007db6:	697b      	ldr	r3, [r7, #20]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a65      	ldr	r2, [pc, #404]	@ (8007f50 <UART_SetConfig+0x2f0>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	f040 8097 	bne.w	8007ef0 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007dc2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007dc6:	2b08      	cmp	r3, #8
 8007dc8:	d823      	bhi.n	8007e12 <UART_SetConfig+0x1b2>
 8007dca:	a201      	add	r2, pc, #4	@ (adr r2, 8007dd0 <UART_SetConfig+0x170>)
 8007dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd0:	08007df5 	.word	0x08007df5
 8007dd4:	08007e13 	.word	0x08007e13
 8007dd8:	08007dfd 	.word	0x08007dfd
 8007ddc:	08007e13 	.word	0x08007e13
 8007de0:	08007e03 	.word	0x08007e03
 8007de4:	08007e13 	.word	0x08007e13
 8007de8:	08007e13 	.word	0x08007e13
 8007dec:	08007e13 	.word	0x08007e13
 8007df0:	08007e0b 	.word	0x08007e0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007df4:	f7fd f92c 	bl	8005050 <HAL_RCC_GetPCLK1Freq>
 8007df8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007dfa:	e010      	b.n	8007e1e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007dfc:	4b56      	ldr	r3, [pc, #344]	@ (8007f58 <UART_SetConfig+0x2f8>)
 8007dfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e00:	e00d      	b.n	8007e1e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e02:	f7fd f8a5 	bl	8004f50 <HAL_RCC_GetSysClockFreq>
 8007e06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e08:	e009      	b.n	8007e1e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e0a:	f248 0306 	movw	r3, #32774	@ 0x8006
 8007e0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e10:	e005      	b.n	8007e1e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8007e12:	2300      	movs	r3, #0
 8007e14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007e1c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	f000 812b 	beq.w	800807c <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e2a:	4a4c      	ldr	r2, [pc, #304]	@ (8007f5c <UART_SetConfig+0x2fc>)
 8007e2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e30:	461a      	mov	r2, r3
 8007e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e34:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e38:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	685a      	ldr	r2, [r3, #4]
 8007e3e:	4613      	mov	r3, r2
 8007e40:	005b      	lsls	r3, r3, #1
 8007e42:	4413      	add	r3, r2
 8007e44:	69ba      	ldr	r2, [r7, #24]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d305      	bcc.n	8007e56 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e50:	69ba      	ldr	r2, [r7, #24]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d903      	bls.n	8007e5e <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007e5c:	e10e      	b.n	800807c <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e60:	2200      	movs	r2, #0
 8007e62:	60bb      	str	r3, [r7, #8]
 8007e64:	60fa      	str	r2, [r7, #12]
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e6a:	4a3c      	ldr	r2, [pc, #240]	@ (8007f5c <UART_SetConfig+0x2fc>)
 8007e6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	2200      	movs	r2, #0
 8007e74:	603b      	str	r3, [r7, #0]
 8007e76:	607a      	str	r2, [r7, #4]
 8007e78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e7c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007e80:	f7f8 fcdc 	bl	800083c <__aeabi_uldivmod>
 8007e84:	4602      	mov	r2, r0
 8007e86:	460b      	mov	r3, r1
 8007e88:	4610      	mov	r0, r2
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	f04f 0200 	mov.w	r2, #0
 8007e90:	f04f 0300 	mov.w	r3, #0
 8007e94:	020b      	lsls	r3, r1, #8
 8007e96:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007e9a:	0202      	lsls	r2, r0, #8
 8007e9c:	6979      	ldr	r1, [r7, #20]
 8007e9e:	6849      	ldr	r1, [r1, #4]
 8007ea0:	0849      	lsrs	r1, r1, #1
 8007ea2:	2000      	movs	r0, #0
 8007ea4:	460c      	mov	r4, r1
 8007ea6:	4605      	mov	r5, r0
 8007ea8:	eb12 0804 	adds.w	r8, r2, r4
 8007eac:	eb43 0905 	adc.w	r9, r3, r5
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	469a      	mov	sl, r3
 8007eb8:	4693      	mov	fp, r2
 8007eba:	4652      	mov	r2, sl
 8007ebc:	465b      	mov	r3, fp
 8007ebe:	4640      	mov	r0, r8
 8007ec0:	4649      	mov	r1, r9
 8007ec2:	f7f8 fcbb 	bl	800083c <__aeabi_uldivmod>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	460b      	mov	r3, r1
 8007eca:	4613      	mov	r3, r2
 8007ecc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ece:	6a3b      	ldr	r3, [r7, #32]
 8007ed0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ed4:	d308      	bcc.n	8007ee8 <UART_SetConfig+0x288>
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007edc:	d204      	bcs.n	8007ee8 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	6a3a      	ldr	r2, [r7, #32]
 8007ee4:	60da      	str	r2, [r3, #12]
 8007ee6:	e0c9      	b.n	800807c <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007eee:	e0c5      	b.n	800807c <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	69db      	ldr	r3, [r3, #28]
 8007ef4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ef8:	d16d      	bne.n	8007fd6 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8007efa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007efe:	3b01      	subs	r3, #1
 8007f00:	2b07      	cmp	r3, #7
 8007f02:	d82d      	bhi.n	8007f60 <UART_SetConfig+0x300>
 8007f04:	a201      	add	r2, pc, #4	@ (adr r2, 8007f0c <UART_SetConfig+0x2ac>)
 8007f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f0a:	bf00      	nop
 8007f0c:	08007f2d 	.word	0x08007f2d
 8007f10:	08007f35 	.word	0x08007f35
 8007f14:	08007f61 	.word	0x08007f61
 8007f18:	08007f3b 	.word	0x08007f3b
 8007f1c:	08007f61 	.word	0x08007f61
 8007f20:	08007f61 	.word	0x08007f61
 8007f24:	08007f61 	.word	0x08007f61
 8007f28:	08007f43 	.word	0x08007f43
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f2c:	f7fd f8a6 	bl	800507c <HAL_RCC_GetPCLK2Freq>
 8007f30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f32:	e01b      	b.n	8007f6c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f34:	4b08      	ldr	r3, [pc, #32]	@ (8007f58 <UART_SetConfig+0x2f8>)
 8007f36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f38:	e018      	b.n	8007f6c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f3a:	f7fd f809 	bl	8004f50 <HAL_RCC_GetSysClockFreq>
 8007f3e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f40:	e014      	b.n	8007f6c <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f42:	f248 0306 	movw	r3, #32774	@ 0x8006
 8007f46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f48:	e010      	b.n	8007f6c <UART_SetConfig+0x30c>
 8007f4a:	bf00      	nop
 8007f4c:	cfff69f3 	.word	0xcfff69f3
 8007f50:	40008000 	.word	0x40008000
 8007f54:	40013800 	.word	0x40013800
 8007f58:	00f42400 	.word	0x00f42400
 8007f5c:	08011438 	.word	0x08011438
      default:
        pclk = 0U;
 8007f60:	2300      	movs	r3, #0
 8007f62:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007f6a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f000 8084 	beq.w	800807c <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f78:	4a4b      	ldr	r2, [pc, #300]	@ (80080a8 <UART_SetConfig+0x448>)
 8007f7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f7e:	461a      	mov	r2, r3
 8007f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f82:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f86:	005a      	lsls	r2, r3, #1
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	085b      	lsrs	r3, r3, #1
 8007f8e:	441a      	add	r2, r3
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f98:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f9a:	6a3b      	ldr	r3, [r7, #32]
 8007f9c:	2b0f      	cmp	r3, #15
 8007f9e:	d916      	bls.n	8007fce <UART_SetConfig+0x36e>
 8007fa0:	6a3b      	ldr	r3, [r7, #32]
 8007fa2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fa6:	d212      	bcs.n	8007fce <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007fa8:	6a3b      	ldr	r3, [r7, #32]
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	f023 030f 	bic.w	r3, r3, #15
 8007fb0:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fb2:	6a3b      	ldr	r3, [r7, #32]
 8007fb4:	085b      	lsrs	r3, r3, #1
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	f003 0307 	and.w	r3, r3, #7
 8007fbc:	b29a      	uxth	r2, r3
 8007fbe:	8bfb      	ldrh	r3, [r7, #30]
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	8bfa      	ldrh	r2, [r7, #30]
 8007fca:	60da      	str	r2, [r3, #12]
 8007fcc:	e056      	b.n	800807c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007fd4:	e052      	b.n	800807c <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007fd6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	2b07      	cmp	r3, #7
 8007fde:	d822      	bhi.n	8008026 <UART_SetConfig+0x3c6>
 8007fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8007fe8 <UART_SetConfig+0x388>)
 8007fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fe6:	bf00      	nop
 8007fe8:	08008009 	.word	0x08008009
 8007fec:	08008011 	.word	0x08008011
 8007ff0:	08008027 	.word	0x08008027
 8007ff4:	08008017 	.word	0x08008017
 8007ff8:	08008027 	.word	0x08008027
 8007ffc:	08008027 	.word	0x08008027
 8008000:	08008027 	.word	0x08008027
 8008004:	0800801f 	.word	0x0800801f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008008:	f7fd f838 	bl	800507c <HAL_RCC_GetPCLK2Freq>
 800800c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800800e:	e010      	b.n	8008032 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008010:	4b26      	ldr	r3, [pc, #152]	@ (80080ac <UART_SetConfig+0x44c>)
 8008012:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008014:	e00d      	b.n	8008032 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008016:	f7fc ff9b 	bl	8004f50 <HAL_RCC_GetSysClockFreq>
 800801a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800801c:	e009      	b.n	8008032 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800801e:	f248 0306 	movw	r3, #32774	@ 0x8006
 8008022:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008024:	e005      	b.n	8008032 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8008026:	2300      	movs	r3, #0
 8008028:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800802a:	2301      	movs	r3, #1
 800802c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008030:	bf00      	nop
    }

    if (pclk != 0U)
 8008032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008034:	2b00      	cmp	r3, #0
 8008036:	d021      	beq.n	800807c <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800803c:	4a1a      	ldr	r2, [pc, #104]	@ (80080a8 <UART_SetConfig+0x448>)
 800803e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008042:	461a      	mov	r2, r3
 8008044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008046:	fbb3 f2f2 	udiv	r2, r3, r2
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	085b      	lsrs	r3, r3, #1
 8008050:	441a      	add	r2, r3
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	fbb2 f3f3 	udiv	r3, r2, r3
 800805a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800805c:	6a3b      	ldr	r3, [r7, #32]
 800805e:	2b0f      	cmp	r3, #15
 8008060:	d909      	bls.n	8008076 <UART_SetConfig+0x416>
 8008062:	6a3b      	ldr	r3, [r7, #32]
 8008064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008068:	d205      	bcs.n	8008076 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800806a:	6a3b      	ldr	r3, [r7, #32]
 800806c:	b29a      	uxth	r2, r3
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	60da      	str	r2, [r3, #12]
 8008074:	e002      	b.n	800807c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	2201      	movs	r2, #1
 8008080:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	2201      	movs	r2, #1
 8008088:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	2200      	movs	r2, #0
 8008090:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	2200      	movs	r2, #0
 8008096:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008098:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800809c:	4618      	mov	r0, r3
 800809e:	3730      	adds	r7, #48	@ 0x30
 80080a0:	46bd      	mov	sp, r7
 80080a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080a6:	bf00      	nop
 80080a8:	08011438 	.word	0x08011438
 80080ac:	00f42400 	.word	0x00f42400

080080b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080bc:	f003 0308 	and.w	r3, r3, #8
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00a      	beq.n	80080da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	430a      	orrs	r2, r1
 80080d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080de:	f003 0301 	and.w	r3, r3, #1
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d00a      	beq.n	80080fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	430a      	orrs	r2, r1
 80080fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008100:	f003 0302 	and.w	r3, r3, #2
 8008104:	2b00      	cmp	r3, #0
 8008106:	d00a      	beq.n	800811e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	430a      	orrs	r2, r1
 800811c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008122:	f003 0304 	and.w	r3, r3, #4
 8008126:	2b00      	cmp	r3, #0
 8008128:	d00a      	beq.n	8008140 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	430a      	orrs	r2, r1
 800813e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008144:	f003 0310 	and.w	r3, r3, #16
 8008148:	2b00      	cmp	r3, #0
 800814a:	d00a      	beq.n	8008162 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	430a      	orrs	r2, r1
 8008160:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008166:	f003 0320 	and.w	r3, r3, #32
 800816a:	2b00      	cmp	r3, #0
 800816c:	d00a      	beq.n	8008184 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	430a      	orrs	r2, r1
 8008182:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800818c:	2b00      	cmp	r3, #0
 800818e:	d01a      	beq.n	80081c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	430a      	orrs	r2, r1
 80081a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081ae:	d10a      	bne.n	80081c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	430a      	orrs	r2, r1
 80081c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00a      	beq.n	80081e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	430a      	orrs	r2, r1
 80081e6:	605a      	str	r2, [r3, #4]
  }
}
 80081e8:	bf00      	nop
 80081ea:	370c      	adds	r7, #12
 80081ec:	46bd      	mov	sp, r7
 80081ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f2:	4770      	bx	lr

080081f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b098      	sub	sp, #96	@ 0x60
 80081f8:	af02      	add	r7, sp, #8
 80081fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2200      	movs	r2, #0
 8008200:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008204:	f7fa ff2e 	bl	8003064 <HAL_GetTick>
 8008208:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f003 0308 	and.w	r3, r3, #8
 8008214:	2b08      	cmp	r3, #8
 8008216:	d12f      	bne.n	8008278 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008218:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800821c:	9300      	str	r3, [sp, #0]
 800821e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008220:	2200      	movs	r2, #0
 8008222:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 f88e 	bl	8008348 <UART_WaitOnFlagUntilTimeout>
 800822c:	4603      	mov	r3, r0
 800822e:	2b00      	cmp	r3, #0
 8008230:	d022      	beq.n	8008278 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800823a:	e853 3f00 	ldrex	r3, [r3]
 800823e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008242:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008246:	653b      	str	r3, [r7, #80]	@ 0x50
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	461a      	mov	r2, r3
 800824e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008250:	647b      	str	r3, [r7, #68]	@ 0x44
 8008252:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008254:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008256:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008258:	e841 2300 	strex	r3, r2, [r1]
 800825c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800825e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008260:	2b00      	cmp	r3, #0
 8008262:	d1e6      	bne.n	8008232 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2220      	movs	r2, #32
 8008268:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008274:	2303      	movs	r3, #3
 8008276:	e063      	b.n	8008340 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f003 0304 	and.w	r3, r3, #4
 8008282:	2b04      	cmp	r3, #4
 8008284:	d149      	bne.n	800831a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008286:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800828a:	9300      	str	r3, [sp, #0]
 800828c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800828e:	2200      	movs	r2, #0
 8008290:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 f857 	bl	8008348 <UART_WaitOnFlagUntilTimeout>
 800829a:	4603      	mov	r3, r0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d03c      	beq.n	800831a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a8:	e853 3f00 	ldrex	r3, [r3]
 80082ac:	623b      	str	r3, [r7, #32]
   return(result);
 80082ae:	6a3b      	ldr	r3, [r7, #32]
 80082b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	461a      	mov	r2, r3
 80082bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082be:	633b      	str	r3, [r7, #48]	@ 0x30
 80082c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082c6:	e841 2300 	strex	r3, r2, [r1]
 80082ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d1e6      	bne.n	80082a0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	3308      	adds	r3, #8
 80082d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	e853 3f00 	ldrex	r3, [r3]
 80082e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f023 0301 	bic.w	r3, r3, #1
 80082e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	3308      	adds	r3, #8
 80082f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082f2:	61fa      	str	r2, [r7, #28]
 80082f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f6:	69b9      	ldr	r1, [r7, #24]
 80082f8:	69fa      	ldr	r2, [r7, #28]
 80082fa:	e841 2300 	strex	r3, r2, [r1]
 80082fe:	617b      	str	r3, [r7, #20]
   return(result);
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d1e5      	bne.n	80082d2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2220      	movs	r2, #32
 800830a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2200      	movs	r2, #0
 8008312:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008316:	2303      	movs	r3, #3
 8008318:	e012      	b.n	8008340 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2220      	movs	r2, #32
 800831e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2220      	movs	r2, #32
 8008326:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2200      	movs	r2, #0
 8008334:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2200      	movs	r2, #0
 800833a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3758      	adds	r7, #88	@ 0x58
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b084      	sub	sp, #16
 800834c:	af00      	add	r7, sp, #0
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	603b      	str	r3, [r7, #0]
 8008354:	4613      	mov	r3, r2
 8008356:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008358:	e04f      	b.n	80083fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008360:	d04b      	beq.n	80083fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008362:	f7fa fe7f 	bl	8003064 <HAL_GetTick>
 8008366:	4602      	mov	r2, r0
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	1ad3      	subs	r3, r2, r3
 800836c:	69ba      	ldr	r2, [r7, #24]
 800836e:	429a      	cmp	r2, r3
 8008370:	d302      	bcc.n	8008378 <UART_WaitOnFlagUntilTimeout+0x30>
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d101      	bne.n	800837c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008378:	2303      	movs	r3, #3
 800837a:	e04e      	b.n	800841a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f003 0304 	and.w	r3, r3, #4
 8008386:	2b00      	cmp	r3, #0
 8008388:	d037      	beq.n	80083fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	2b80      	cmp	r3, #128	@ 0x80
 800838e:	d034      	beq.n	80083fa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	2b40      	cmp	r3, #64	@ 0x40
 8008394:	d031      	beq.n	80083fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	69db      	ldr	r3, [r3, #28]
 800839c:	f003 0308 	and.w	r3, r3, #8
 80083a0:	2b08      	cmp	r3, #8
 80083a2:	d110      	bne.n	80083c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2208      	movs	r2, #8
 80083aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083ac:	68f8      	ldr	r0, [r7, #12]
 80083ae:	f000 f879 	bl	80084a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2208      	movs	r2, #8
 80083b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2200      	movs	r2, #0
 80083be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80083c2:	2301      	movs	r3, #1
 80083c4:	e029      	b.n	800841a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	69db      	ldr	r3, [r3, #28]
 80083cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083d4:	d111      	bne.n	80083fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083e0:	68f8      	ldr	r0, [r7, #12]
 80083e2:	f000 f85f 	bl	80084a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2220      	movs	r2, #32
 80083ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80083f6:	2303      	movs	r3, #3
 80083f8:	e00f      	b.n	800841a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	69da      	ldr	r2, [r3, #28]
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	4013      	ands	r3, r2
 8008404:	68ba      	ldr	r2, [r7, #8]
 8008406:	429a      	cmp	r2, r3
 8008408:	bf0c      	ite	eq
 800840a:	2301      	moveq	r3, #1
 800840c:	2300      	movne	r3, #0
 800840e:	b2db      	uxtb	r3, r3
 8008410:	461a      	mov	r2, r3
 8008412:	79fb      	ldrb	r3, [r7, #7]
 8008414:	429a      	cmp	r2, r3
 8008416:	d0a0      	beq.n	800835a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008418:	2300      	movs	r3, #0
}
 800841a:	4618      	mov	r0, r3
 800841c:	3710      	adds	r7, #16
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}

08008422 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008422:	b480      	push	{r7}
 8008424:	b08f      	sub	sp, #60	@ 0x3c
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008430:	6a3b      	ldr	r3, [r7, #32]
 8008432:	e853 3f00 	ldrex	r3, [r3]
 8008436:	61fb      	str	r3, [r7, #28]
   return(result);
 8008438:	69fb      	ldr	r3, [r7, #28]
 800843a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800843e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	461a      	mov	r2, r3
 8008446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008448:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800844a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800844e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008450:	e841 2300 	strex	r3, r2, [r1]
 8008454:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008458:	2b00      	cmp	r3, #0
 800845a:	d1e6      	bne.n	800842a <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3308      	adds	r3, #8
 8008462:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	e853 3f00 	ldrex	r3, [r3]
 800846a:	60bb      	str	r3, [r7, #8]
   return(result);
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008472:	633b      	str	r3, [r7, #48]	@ 0x30
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	3308      	adds	r3, #8
 800847a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800847c:	61ba      	str	r2, [r7, #24]
 800847e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008480:	6979      	ldr	r1, [r7, #20]
 8008482:	69ba      	ldr	r2, [r7, #24]
 8008484:	e841 2300 	strex	r3, r2, [r1]
 8008488:	613b      	str	r3, [r7, #16]
   return(result);
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d1e5      	bne.n	800845c <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2220      	movs	r2, #32
 8008494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008498:	bf00      	nop
 800849a:	373c      	adds	r7, #60	@ 0x3c
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr

080084a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b095      	sub	sp, #84	@ 0x54
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084b4:	e853 3f00 	ldrex	r3, [r3]
 80084b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80084ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	461a      	mov	r2, r3
 80084c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80084cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80084d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80084d2:	e841 2300 	strex	r3, r2, [r1]
 80084d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d1e6      	bne.n	80084ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	3308      	adds	r3, #8
 80084e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e6:	6a3b      	ldr	r3, [r7, #32]
 80084e8:	e853 3f00 	ldrex	r3, [r3]
 80084ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084f4:	f023 0301 	bic.w	r3, r3, #1
 80084f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	3308      	adds	r3, #8
 8008500:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008502:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008504:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008506:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008508:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800850a:	e841 2300 	strex	r3, r2, [r1]
 800850e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1e3      	bne.n	80084de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800851a:	2b01      	cmp	r3, #1
 800851c:	d118      	bne.n	8008550 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	e853 3f00 	ldrex	r3, [r3]
 800852a:	60bb      	str	r3, [r7, #8]
   return(result);
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	f023 0310 	bic.w	r3, r3, #16
 8008532:	647b      	str	r3, [r7, #68]	@ 0x44
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	461a      	mov	r2, r3
 800853a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800853c:	61bb      	str	r3, [r7, #24]
 800853e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008540:	6979      	ldr	r1, [r7, #20]
 8008542:	69ba      	ldr	r2, [r7, #24]
 8008544:	e841 2300 	strex	r3, r2, [r1]
 8008548:	613b      	str	r3, [r7, #16]
   return(result);
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d1e6      	bne.n	800851e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2220      	movs	r2, #32
 8008554:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2200      	movs	r2, #0
 800855c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008564:	bf00      	nop
 8008566:	3754      	adds	r7, #84	@ 0x54
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr

08008570 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b090      	sub	sp, #64	@ 0x40
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800857c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f003 0320 	and.w	r3, r3, #32
 8008588:	2b00      	cmp	r3, #0
 800858a:	d133      	bne.n	80085f4 <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800858c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	3308      	adds	r3, #8
 8008592:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008596:	e853 3f00 	ldrex	r3, [r3]
 800859a:	623b      	str	r3, [r7, #32]
   return(result);
 800859c:	6a3b      	ldr	r3, [r7, #32]
 800859e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80085a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	3308      	adds	r3, #8
 80085aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80085ac:	633a      	str	r2, [r7, #48]	@ 0x30
 80085ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085b4:	e841 2300 	strex	r3, r2, [r1]
 80085b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d1e5      	bne.n	800858c <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80085c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	e853 3f00 	ldrex	r3, [r3]
 80085cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80085d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	461a      	mov	r2, r3
 80085dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085de:	61fb      	str	r3, [r7, #28]
 80085e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e2:	69b9      	ldr	r1, [r7, #24]
 80085e4:	69fa      	ldr	r2, [r7, #28]
 80085e6:	e841 2300 	strex	r3, r2, [r1]
 80085ea:	617b      	str	r3, [r7, #20]
   return(result);
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d1e6      	bne.n	80085c0 <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80085f2:	e004      	b.n	80085fe <UART_DMATransmitCplt+0x8e>
    huart->TxCpltCallback(huart);
 80085f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80085fa:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80085fc:	4798      	blx	r3
}
 80085fe:	bf00      	nop
 8008600:	3740      	adds	r7, #64	@ 0x40
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}

08008606 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008606:	b580      	push	{r7, lr}
 8008608:	b084      	sub	sp, #16
 800860a:	af00      	add	r7, sp, #0
 800860c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008612:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800861a:	68f8      	ldr	r0, [r7, #12]
 800861c:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800861e:	bf00      	nop
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008626:	b580      	push	{r7, lr}
 8008628:	b086      	sub	sp, #24
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008632:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800863a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008642:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800864e:	2b80      	cmp	r3, #128	@ 0x80
 8008650:	d105      	bne.n	800865e <UART_DMAError+0x38>
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	2b21      	cmp	r3, #33	@ 0x21
 8008656:	d102      	bne.n	800865e <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 8008658:	6978      	ldr	r0, [r7, #20]
 800865a:	f7ff fee2 	bl	8008422 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008668:	2b40      	cmp	r3, #64	@ 0x40
 800866a:	d105      	bne.n	8008678 <UART_DMAError+0x52>
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2b22      	cmp	r3, #34	@ 0x22
 8008670:	d102      	bne.n	8008678 <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 8008672:	6978      	ldr	r0, [r7, #20]
 8008674:	f7ff ff16 	bl	80084a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800867e:	f043 0210 	orr.w	r2, r3, #16
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800868e:	6978      	ldr	r0, [r7, #20]
 8008690:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008692:	bf00      	nop
 8008694:	3718      	adds	r7, #24
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}

0800869a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800869a:	b580      	push	{r7, lr}
 800869c:	b084      	sub	sp, #16
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086a6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80086ae:	68f8      	ldr	r0, [r7, #12]
 80086b0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086b2:	bf00      	nop
 80086b4:	3710      	adds	r7, #16
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}

080086ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80086ba:	b580      	push	{r7, lr}
 80086bc:	b088      	sub	sp, #32
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	e853 3f00 	ldrex	r3, [r3]
 80086ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086d6:	61fb      	str	r3, [r7, #28]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	461a      	mov	r2, r3
 80086de:	69fb      	ldr	r3, [r7, #28]
 80086e0:	61bb      	str	r3, [r7, #24]
 80086e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e4:	6979      	ldr	r1, [r7, #20]
 80086e6:	69ba      	ldr	r2, [r7, #24]
 80086e8:	e841 2300 	strex	r3, r2, [r1]
 80086ec:	613b      	str	r3, [r7, #16]
   return(result);
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d1e6      	bne.n	80086c2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2220      	movs	r2, #32
 80086f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2200      	movs	r2, #0
 8008700:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800870c:	bf00      	nop
 800870e:	3720      	adds	r7, #32
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800871c:	bf00      	nop
 800871e:	370c      	adds	r7, #12
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr

08008728 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008728:	b480      	push	{r7}
 800872a:	b083      	sub	sp, #12
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008744:	bf00      	nop
 8008746:	370c      	adds	r7, #12
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr

08008750 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008750:	b480      	push	{r7}
 8008752:	b085      	sub	sp, #20
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800875e:	2b01      	cmp	r3, #1
 8008760:	d101      	bne.n	8008766 <HAL_UARTEx_DisableFifoMode+0x16>
 8008762:	2302      	movs	r3, #2
 8008764:	e027      	b.n	80087b6 <HAL_UARTEx_DisableFifoMode+0x66>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2201      	movs	r2, #1
 800876a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2224      	movs	r2, #36	@ 0x24
 8008772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f022 0201 	bic.w	r2, r2, #1
 800878c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008794:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	68fa      	ldr	r2, [r7, #12]
 80087a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2220      	movs	r2, #32
 80087a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2200      	movs	r2, #0
 80087b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3714      	adds	r7, #20
 80087ba:	46bd      	mov	sp, r7
 80087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c0:	4770      	bx	lr

080087c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087c2:	b580      	push	{r7, lr}
 80087c4:	b084      	sub	sp, #16
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
 80087ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d101      	bne.n	80087da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80087d6:	2302      	movs	r3, #2
 80087d8:	e02d      	b.n	8008836 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2224      	movs	r2, #36	@ 0x24
 80087e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f022 0201 	bic.w	r2, r2, #1
 8008800:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	683a      	ldr	r2, [r7, #0]
 8008812:	430a      	orrs	r2, r1
 8008814:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f000 f850 	bl	80088bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	68fa      	ldr	r2, [r7, #12]
 8008822:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2220      	movs	r2, #32
 8008828:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008834:	2300      	movs	r3, #0
}
 8008836:	4618      	mov	r0, r3
 8008838:	3710      	adds	r7, #16
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}

0800883e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800883e:	b580      	push	{r7, lr}
 8008840:	b084      	sub	sp, #16
 8008842:	af00      	add	r7, sp, #0
 8008844:	6078      	str	r0, [r7, #4]
 8008846:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800884e:	2b01      	cmp	r3, #1
 8008850:	d101      	bne.n	8008856 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008852:	2302      	movs	r3, #2
 8008854:	e02d      	b.n	80088b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2224      	movs	r2, #36	@ 0x24
 8008862:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f022 0201 	bic.w	r2, r2, #1
 800887c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	683a      	ldr	r2, [r7, #0]
 800888e:	430a      	orrs	r2, r1
 8008890:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 f812 	bl	80088bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68fa      	ldr	r2, [r7, #12]
 800889e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2220      	movs	r2, #32
 80088a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3710      	adds	r7, #16
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
	...

080088bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d108      	bne.n	80088de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80088dc:	e031      	b.n	8008942 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80088de:	2308      	movs	r3, #8
 80088e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80088e2:	2308      	movs	r3, #8
 80088e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	689b      	ldr	r3, [r3, #8]
 80088ec:	0e5b      	lsrs	r3, r3, #25
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	f003 0307 	and.w	r3, r3, #7
 80088f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	689b      	ldr	r3, [r3, #8]
 80088fc:	0f5b      	lsrs	r3, r3, #29
 80088fe:	b2db      	uxtb	r3, r3
 8008900:	f003 0307 	and.w	r3, r3, #7
 8008904:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008906:	7bbb      	ldrb	r3, [r7, #14]
 8008908:	7b3a      	ldrb	r2, [r7, #12]
 800890a:	4911      	ldr	r1, [pc, #68]	@ (8008950 <UARTEx_SetNbDataToProcess+0x94>)
 800890c:	5c8a      	ldrb	r2, [r1, r2]
 800890e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008912:	7b3a      	ldrb	r2, [r7, #12]
 8008914:	490f      	ldr	r1, [pc, #60]	@ (8008954 <UARTEx_SetNbDataToProcess+0x98>)
 8008916:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008918:	fb93 f3f2 	sdiv	r3, r3, r2
 800891c:	b29a      	uxth	r2, r3
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008924:	7bfb      	ldrb	r3, [r7, #15]
 8008926:	7b7a      	ldrb	r2, [r7, #13]
 8008928:	4909      	ldr	r1, [pc, #36]	@ (8008950 <UARTEx_SetNbDataToProcess+0x94>)
 800892a:	5c8a      	ldrb	r2, [r1, r2]
 800892c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008930:	7b7a      	ldrb	r2, [r7, #13]
 8008932:	4908      	ldr	r1, [pc, #32]	@ (8008954 <UARTEx_SetNbDataToProcess+0x98>)
 8008934:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008936:	fb93 f3f2 	sdiv	r3, r3, r2
 800893a:	b29a      	uxth	r2, r3
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008942:	bf00      	nop
 8008944:	3714      	adds	r7, #20
 8008946:	46bd      	mov	sp, r7
 8008948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894c:	4770      	bx	lr
 800894e:	bf00      	nop
 8008950:	08011450 	.word	0x08011450
 8008954:	08011458 	.word	0x08011458

08008958 <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b088      	sub	sp, #32
 800895c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800895e:	2300      	movs	r3, #0
 8008960:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008962:	f107 0308 	add.w	r3, r7, #8
 8008966:	2218      	movs	r2, #24
 8008968:	2100      	movs	r1, #0
 800896a:	4618      	mov	r0, r3
 800896c:	f001 f9bf 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8008970:	233f      	movs	r3, #63	@ 0x3f
 8008972:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8008974:	2381      	movs	r3, #129	@ 0x81
 8008976:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008978:	1dfb      	adds	r3, r7, #7
 800897a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800897c:	2301      	movs	r3, #1
 800897e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008980:	f107 0308 	add.w	r3, r7, #8
 8008984:	2100      	movs	r1, #0
 8008986:	4618      	mov	r0, r3
 8008988:	f001 fc3a 	bl	800a200 <hci_send_req>
 800898c:	4603      	mov	r3, r0
 800898e:	2b00      	cmp	r3, #0
 8008990:	da01      	bge.n	8008996 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8008992:	23ff      	movs	r3, #255	@ 0xff
 8008994:	e000      	b.n	8008998 <aci_gap_set_non_discoverable+0x40>
  return status;
 8008996:	79fb      	ldrb	r3, [r7, #7]
}
 8008998:	4618      	mov	r0, r3
 800899a:	3720      	adds	r7, #32
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}

080089a0 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 80089a0:	b5b0      	push	{r4, r5, r7, lr}
 80089a2:	b0ce      	sub	sp, #312	@ 0x138
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	4605      	mov	r5, r0
 80089a8:	460c      	mov	r4, r1
 80089aa:	4610      	mov	r0, r2
 80089ac:	4619      	mov	r1, r3
 80089ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089b2:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80089b6:	462a      	mov	r2, r5
 80089b8:	701a      	strb	r2, [r3, #0]
 80089ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089be:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80089c2:	4622      	mov	r2, r4
 80089c4:	801a      	strh	r2, [r3, #0]
 80089c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089ca:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 80089ce:	4602      	mov	r2, r0
 80089d0:	801a      	strh	r2, [r3, #0]
 80089d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80089d6:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80089da:	460a      	mov	r2, r1
 80089dc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 80089de:	f107 0310 	add.w	r3, r7, #16
 80089e2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80089e6:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 80089ea:	3308      	adds	r3, #8
 80089ec:	f107 0210 	add.w	r2, r7, #16
 80089f0:	4413      	add	r3, r2
 80089f2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80089f6:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 80089fa:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80089fe:	4413      	add	r3, r2
 8008a00:	3309      	adds	r3, #9
 8008a02:	f107 0210 	add.w	r2, r7, #16
 8008a06:	4413      	add	r3, r2
 8008a08:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8008a0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008a10:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8008a14:	2200      	movs	r2, #0
 8008a16:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 8008a1e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a22:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8008a26:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8008a2a:	7812      	ldrb	r2, [r2, #0]
 8008a2c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008a2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a32:	3301      	adds	r3, #1
 8008a34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8008a38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a3c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8008a40:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8008a44:	8812      	ldrh	r2, [r2, #0]
 8008a46:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8008a4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a4e:	3302      	adds	r3, #2
 8008a50:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8008a54:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a58:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8008a5c:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 8008a60:	8812      	ldrh	r2, [r2, #0]
 8008a62:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8008a66:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a6a:	3302      	adds	r3, #2
 8008a6c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8008a70:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a74:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8008a78:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8008a7c:	7812      	ldrb	r2, [r2, #0]
 8008a7e:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8008a80:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a84:	3301      	adds	r3, #1
 8008a86:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8008a8a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008a8e:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8008a92:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8008a94:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008a98:	3301      	adds	r3, #1
 8008a9a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8008a9e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008aa2:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8008aa6:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8008aa8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008aac:	3301      	adds	r3, #1
 8008aae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8008ab2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008ab6:	3308      	adds	r3, #8
 8008ab8:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8008abc:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f001 f904 	bl	8009cce <Osal_MemCpy>
    index_input += Local_Name_Length;
 8008ac6:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8008aca:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8008ace:	4413      	add	r3, r2
 8008ad0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8008ad4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8008ad8:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8008adc:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8008ade:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8008ae8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8008aec:	3301      	adds	r3, #1
 8008aee:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8008af2:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8008af6:	4618      	mov	r0, r3
 8008af8:	f001 f8e9 	bl	8009cce <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8008afc:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8008b00:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8008b04:	4413      	add	r3, r2
 8008b06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 8008b0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008b0e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8008b12:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8008b14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008b18:	3302      	adds	r3, #2
 8008b1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8008b1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008b22:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8008b26:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8008b28:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008b2c:	3302      	adds	r3, #2
 8008b2e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008b32:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008b36:	2218      	movs	r2, #24
 8008b38:	2100      	movs	r1, #0
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f001 f8d7 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8008b40:	233f      	movs	r3, #63	@ 0x3f
 8008b42:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8008b46:	2383      	movs	r3, #131	@ 0x83
 8008b48:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8008b4c:	f107 0310 	add.w	r3, r7, #16
 8008b50:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8008b54:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008b58:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8008b5c:	f107 030f 	add.w	r3, r7, #15
 8008b60:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8008b64:	2301      	movs	r3, #1
 8008b66:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008b6a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008b6e:	2100      	movs	r1, #0
 8008b70:	4618      	mov	r0, r3
 8008b72:	f001 fb45 	bl	800a200 <hci_send_req>
 8008b76:	4603      	mov	r3, r0
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	da01      	bge.n	8008b80 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8008b7c:	23ff      	movs	r3, #255	@ 0xff
 8008b7e:	e004      	b.n	8008b8a <aci_gap_set_discoverable+0x1ea>
  return status;
 8008b80:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8008b84:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8008b88:	781b      	ldrb	r3, [r3, #0]
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bdb0      	pop	{r4, r5, r7, pc}

08008b94 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b0cc      	sub	sp, #304	@ 0x130
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008ba0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8008ba4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8008ba6:	f107 0310 	add.w	r3, r7, #16
 8008baa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8008bae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008bb2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8008bc0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008bc4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008bc8:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8008bcc:	7812      	ldrb	r2, [r2, #0]
 8008bce:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008bd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008bd4:	3301      	adds	r3, #1
 8008bd6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008bda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008bde:	2218      	movs	r2, #24
 8008be0:	2100      	movs	r1, #0
 8008be2:	4618      	mov	r0, r3
 8008be4:	f001 f883 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8008be8:	233f      	movs	r3, #63	@ 0x3f
 8008bea:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 8008bee:	2385      	movs	r3, #133	@ 0x85
 8008bf0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8008bf4:	f107 0310 	add.w	r3, r7, #16
 8008bf8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8008bfc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008c00:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8008c04:	f107 030f 	add.w	r3, r7, #15
 8008c08:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008c12:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008c16:	2100      	movs	r1, #0
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f001 faf1 	bl	800a200 <hci_send_req>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	da01      	bge.n	8008c28 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8008c24:	23ff      	movs	r3, #255	@ 0xff
 8008c26:	e004      	b.n	8008c32 <aci_gap_set_io_capability+0x9e>
  return status;
 8008c28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c2c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008c30:	781b      	ldrb	r3, [r3, #0]
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8008c3c:	b5b0      	push	{r4, r5, r7, lr}
 8008c3e:	b0cc      	sub	sp, #304	@ 0x130
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	4605      	mov	r5, r0
 8008c44:	460c      	mov	r4, r1
 8008c46:	4610      	mov	r0, r2
 8008c48:	4619      	mov	r1, r3
 8008c4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c4e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8008c52:	462a      	mov	r2, r5
 8008c54:	701a      	strb	r2, [r3, #0]
 8008c56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c5a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8008c5e:	4622      	mov	r2, r4
 8008c60:	701a      	strb	r2, [r3, #0]
 8008c62:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c66:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8008c6a:	4602      	mov	r2, r0
 8008c6c:	701a      	strb	r2, [r3, #0]
 8008c6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c72:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008c76:	460a      	mov	r2, r1
 8008c78:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8008c7a:	f107 0310 	add.w	r3, r7, #16
 8008c7e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8008c82:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008c86:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8008c94:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008c98:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008c9c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8008ca0:	7812      	ldrb	r2, [r2, #0]
 8008ca2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008ca4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008ca8:	3301      	adds	r3, #1
 8008caa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 8008cae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008cb2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008cb6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8008cba:	7812      	ldrb	r2, [r2, #0]
 8008cbc:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008cbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8008cc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008ccc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008cd0:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8008cd4:	7812      	ldrb	r2, [r2, #0]
 8008cd6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8008cd8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008cdc:	3301      	adds	r3, #1
 8008cde:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8008ce2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008ce6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008cea:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8008cee:	7812      	ldrb	r2, [r2, #0]
 8008cf0:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8008cf2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8008cfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008d00:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8008d04:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8008d06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8008d10:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008d14:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 8008d18:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8008d1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d1e:	3301      	adds	r3, #1
 8008d20:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8008d24:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008d28:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 8008d2c:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8008d2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d32:	3301      	adds	r3, #1
 8008d34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8008d38:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008d3c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8008d40:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8008d44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d48:	3304      	adds	r3, #4
 8008d4a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8008d4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008d52:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8008d56:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8008d58:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008d62:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008d66:	2218      	movs	r2, #24
 8008d68:	2100      	movs	r1, #0
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f000 ffbf 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8008d70:	233f      	movs	r3, #63	@ 0x3f
 8008d72:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 8008d76:	2386      	movs	r3, #134	@ 0x86
 8008d78:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8008d7c:	f107 0310 	add.w	r3, r7, #16
 8008d80:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8008d84:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008d88:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8008d8c:	f107 030f 	add.w	r3, r7, #15
 8008d90:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8008d94:	2301      	movs	r3, #1
 8008d96:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008d9a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008d9e:	2100      	movs	r1, #0
 8008da0:	4618      	mov	r0, r3
 8008da2:	f001 fa2d 	bl	800a200 <hci_send_req>
 8008da6:	4603      	mov	r3, r0
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	da01      	bge.n	8008db0 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8008dac:	23ff      	movs	r3, #255	@ 0xff
 8008dae:	e004      	b.n	8008dba <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8008db0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008db4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008db8:	781b      	ldrb	r3, [r3, #0]
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bdb0      	pop	{r4, r5, r7, pc}

08008dc4 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b0cc      	sub	sp, #304	@ 0x130
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	4602      	mov	r2, r0
 8008dcc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008dd0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8008dd4:	6019      	str	r1, [r3, #0]
 8008dd6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008dda:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8008dde:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8008de0:	f107 0310 	add.w	r3, r7, #16
 8008de4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8008de8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008dec:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008df0:	2200      	movs	r2, #0
 8008df2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008df4:	2300      	movs	r3, #0
 8008df6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8008dfa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008dfe:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008e02:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8008e06:	8812      	ldrh	r2, [r2, #0]
 8008e08:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008e0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008e0e:	3302      	adds	r3, #2
 8008e10:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8008e14:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008e18:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008e1c:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8008e20:	6812      	ldr	r2, [r2, #0]
 8008e22:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8008e26:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008e2a:	3304      	adds	r3, #4
 8008e2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008e30:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008e34:	2218      	movs	r2, #24
 8008e36:	2100      	movs	r1, #0
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f000 ff58 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8008e3e:	233f      	movs	r3, #63	@ 0x3f
 8008e40:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8008e44:	2388      	movs	r3, #136	@ 0x88
 8008e46:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8008e4a:	f107 0310 	add.w	r3, r7, #16
 8008e4e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8008e52:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008e56:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8008e5a:	f107 030f 	add.w	r3, r7, #15
 8008e5e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8008e62:	2301      	movs	r3, #1
 8008e64:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008e68:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008e6c:	2100      	movs	r1, #0
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f001 f9c6 	bl	800a200 <hci_send_req>
 8008e74:	4603      	mov	r3, r0
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	da01      	bge.n	8008e7e <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8008e7a:	23ff      	movs	r3, #255	@ 0xff
 8008e7c:	e004      	b.n	8008e88 <aci_gap_pass_key_resp+0xc4>
  return status;
 8008e7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008e82:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008e86:	781b      	ldrb	r3, [r3, #0]
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8008e92:	b590      	push	{r4, r7, lr}
 8008e94:	b0cd      	sub	sp, #308	@ 0x134
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	4604      	mov	r4, r0
 8008e9a:	4608      	mov	r0, r1
 8008e9c:	4611      	mov	r1, r2
 8008e9e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008ea2:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8008ea6:	6013      	str	r3, [r2, #0]
 8008ea8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008eac:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8008eb0:	4622      	mov	r2, r4
 8008eb2:	701a      	strb	r2, [r3, #0]
 8008eb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008eb8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	701a      	strb	r2, [r3, #0]
 8008ec0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008ec4:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8008ec8:	460a      	mov	r2, r1
 8008eca:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8008ecc:	f107 0310 	add.w	r3, r7, #16
 8008ed0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8008ed4:	f107 0308 	add.w	r3, r7, #8
 8008ed8:	2207      	movs	r2, #7
 8008eda:	2100      	movs	r1, #0
 8008edc:	4618      	mov	r0, r3
 8008ede:	f000 ff06 	bl	8009cee <Osal_MemSet>
  int index_input = 0;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 8008ee8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008eec:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008ef0:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8008ef4:	7812      	ldrb	r2, [r2, #0]
 8008ef6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008ef8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008efc:	3301      	adds	r3, #1
 8008efe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8008f02:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008f06:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008f0a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8008f0e:	7812      	ldrb	r2, [r2, #0]
 8008f10:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008f12:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008f16:	3301      	adds	r3, #1
 8008f18:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 8008f1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8008f20:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8008f24:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8008f28:	7812      	ldrb	r2, [r2, #0]
 8008f2a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8008f2c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008f30:	3301      	adds	r3, #1
 8008f32:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008f36:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008f3a:	2218      	movs	r2, #24
 8008f3c:	2100      	movs	r1, #0
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f000 fed5 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8008f44:	233f      	movs	r3, #63	@ 0x3f
 8008f46:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8008f4a:	238a      	movs	r3, #138	@ 0x8a
 8008f4c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8008f50:	f107 0310 	add.w	r3, r7, #16
 8008f54:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8008f58:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008f5c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8008f60:	f107 0308 	add.w	r3, r7, #8
 8008f64:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8008f68:	2307      	movs	r3, #7
 8008f6a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008f6e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8008f72:	2100      	movs	r1, #0
 8008f74:	4618      	mov	r0, r3
 8008f76:	f001 f943 	bl	800a200 <hci_send_req>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	da01      	bge.n	8008f84 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8008f80:	23ff      	movs	r3, #255	@ 0xff
 8008f82:	e02e      	b.n	8008fe2 <aci_gap_init+0x150>
  if ( resp.Status )
 8008f84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008f88:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8008f8c:	781b      	ldrb	r3, [r3, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d005      	beq.n	8008f9e <aci_gap_init+0x10c>
    return resp.Status;
 8008f92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008f96:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8008f9a:	781b      	ldrb	r3, [r3, #0]
 8008f9c:	e021      	b.n	8008fe2 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8008f9e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008fa2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8008fa6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008faa:	b29a      	uxth	r2, r3
 8008fac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008fb0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8008fb8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008fbc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8008fc0:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8008fc4:	b29a      	uxth	r2, r3
 8008fc6:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8008fca:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8008fcc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008fd0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8008fd4:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8008fd8:	b29a      	uxth	r2, r3
 8008fda:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008fde:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd90      	pop	{r4, r7, pc}

08008fec <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b0cc      	sub	sp, #304	@ 0x130
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008ff8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8008ffc:	6019      	str	r1, [r3, #0]
 8008ffe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009002:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009006:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8009008:	f107 0310 	add.w	r3, r7, #16
 800900c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009010:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009014:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009018:	2200      	movs	r2, #0
 800901a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800901c:	2300      	movs	r3, #0
 800901e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 8009022:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009026:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800902a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800902e:	7812      	ldrb	r2, [r2, #0]
 8009030:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009032:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009036:	3301      	adds	r3, #1
 8009038:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800903c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009040:	1c58      	adds	r0, r3, #1
 8009042:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009046:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800904a:	781a      	ldrb	r2, [r3, #0]
 800904c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009050:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009054:	6819      	ldr	r1, [r3, #0]
 8009056:	f000 fe3a 	bl	8009cce <Osal_MemCpy>
  index_input += AdvDataLen;
 800905a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800905e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009068:	4413      	add	r3, r2
 800906a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800906e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009072:	2218      	movs	r2, #24
 8009074:	2100      	movs	r1, #0
 8009076:	4618      	mov	r0, r3
 8009078:	f000 fe39 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 800907c:	233f      	movs	r3, #63	@ 0x3f
 800907e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 8009082:	238e      	movs	r3, #142	@ 0x8e
 8009084:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009088:	f107 0310 	add.w	r3, r7, #16
 800908c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009090:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009094:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009098:	f107 030f 	add.w	r3, r7, #15
 800909c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80090a0:	2301      	movs	r3, #1
 80090a2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80090a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80090aa:	2100      	movs	r1, #0
 80090ac:	4618      	mov	r0, r3
 80090ae:	f001 f8a7 	bl	800a200 <hci_send_req>
 80090b2:	4603      	mov	r3, r0
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	da01      	bge.n	80090bc <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 80090b8:	23ff      	movs	r3, #255	@ 0xff
 80090ba:	e004      	b.n	80090c6 <aci_gap_update_adv_data+0xda>
  return status;
 80090bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80090c0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80090c4:	781b      	ldrb	r3, [r3, #0]
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b088      	sub	sp, #32
 80090d4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80090d6:	2300      	movs	r3, #0
 80090d8:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80090da:	f107 0308 	add.w	r3, r7, #8
 80090de:	2218      	movs	r2, #24
 80090e0:	2100      	movs	r1, #0
 80090e2:	4618      	mov	r0, r3
 80090e4:	f000 fe03 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 80090e8:	233f      	movs	r3, #63	@ 0x3f
 80090ea:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 80090ec:	2392      	movs	r3, #146	@ 0x92
 80090ee:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80090f0:	1dfb      	adds	r3, r7, #7
 80090f2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80090f4:	2301      	movs	r3, #1
 80090f6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80090f8:	f107 0308 	add.w	r3, r7, #8
 80090fc:	2100      	movs	r1, #0
 80090fe:	4618      	mov	r0, r3
 8009100:	f001 f87e 	bl	800a200 <hci_send_req>
 8009104:	4603      	mov	r3, r0
 8009106:	2b00      	cmp	r3, #0
 8009108:	da01      	bge.n	800910e <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800910a:	23ff      	movs	r3, #255	@ 0xff
 800910c:	e000      	b.n	8009110 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800910e:	79fb      	ldrb	r3, [r7, #7]
}
 8009110:	4618      	mov	r0, r3
 8009112:	3720      	adds	r7, #32
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}

08009118 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b0cc      	sub	sp, #304	@ 0x130
 800911c:	af00      	add	r7, sp, #0
 800911e:	4602      	mov	r2, r0
 8009120:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009124:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009128:	801a      	strh	r2, [r3, #0]
 800912a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800912e:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009132:	460a      	mov	r2, r1
 8009134:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8009136:	f107 0310 	add.w	r3, r7, #16
 800913a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800913e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009142:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009146:	2200      	movs	r2, #0
 8009148:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800914a:	2300      	movs	r3, #0
 800914c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009150:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009154:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009158:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800915c:	8812      	ldrh	r2, [r2, #0]
 800915e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009160:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009164:	3302      	adds	r3, #2
 8009166:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800916a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800916e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009172:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009176:	7812      	ldrb	r2, [r2, #0]
 8009178:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800917a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800917e:	3301      	adds	r3, #1
 8009180:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009184:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009188:	2218      	movs	r2, #24
 800918a:	2100      	movs	r1, #0
 800918c:	4618      	mov	r0, r3
 800918e:	f000 fdae 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8009192:	233f      	movs	r3, #63	@ 0x3f
 8009194:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8009198:	23a5      	movs	r3, #165	@ 0xa5
 800919a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800919e:	f107 0310 	add.w	r3, r7, #16
 80091a2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80091a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80091aa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80091ae:	f107 030f 	add.w	r3, r7, #15
 80091b2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80091b6:	2301      	movs	r3, #1
 80091b8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80091bc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80091c0:	2100      	movs	r1, #0
 80091c2:	4618      	mov	r0, r3
 80091c4:	f001 f81c 	bl	800a200 <hci_send_req>
 80091c8:	4603      	mov	r3, r0
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	da01      	bge.n	80091d2 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 80091ce:	23ff      	movs	r3, #255	@ 0xff
 80091d0:	e004      	b.n	80091dc <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 80091d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80091d6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80091da:	781b      	ldrb	r3, [r3, #0]
}
 80091dc:	4618      	mov	r0, r3
 80091de:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}

080091e6 <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 80091e6:	b580      	push	{r7, lr}
 80091e8:	b088      	sub	sp, #32
 80091ea:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80091ec:	2300      	movs	r3, #0
 80091ee:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80091f0:	f107 0308 	add.w	r3, r7, #8
 80091f4:	2218      	movs	r2, #24
 80091f6:	2100      	movs	r1, #0
 80091f8:	4618      	mov	r0, r3
 80091fa:	f000 fd78 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 80091fe:	233f      	movs	r3, #63	@ 0x3f
 8009200:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8009202:	f240 1301 	movw	r3, #257	@ 0x101
 8009206:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009208:	1dfb      	adds	r3, r7, #7
 800920a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800920c:	2301      	movs	r3, #1
 800920e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009210:	f107 0308 	add.w	r3, r7, #8
 8009214:	2100      	movs	r1, #0
 8009216:	4618      	mov	r0, r3
 8009218:	f000 fff2 	bl	800a200 <hci_send_req>
 800921c:	4603      	mov	r3, r0
 800921e:	2b00      	cmp	r3, #0
 8009220:	da01      	bge.n	8009226 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8009222:	23ff      	movs	r3, #255	@ 0xff
 8009224:	e000      	b.n	8009228 <aci_gatt_init+0x42>
  return status;
 8009226:	79fb      	ldrb	r3, [r7, #7]
}
 8009228:	4618      	mov	r0, r3
 800922a:	3720      	adds	r7, #32
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}

08009230 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8009230:	b590      	push	{r4, r7, lr}
 8009232:	b0cf      	sub	sp, #316	@ 0x13c
 8009234:	af00      	add	r7, sp, #0
 8009236:	4604      	mov	r4, r0
 8009238:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800923c:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8009240:	6001      	str	r1, [r0, #0]
 8009242:	4610      	mov	r0, r2
 8009244:	4619      	mov	r1, r3
 8009246:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800924a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800924e:	4622      	mov	r2, r4
 8009250:	701a      	strb	r2, [r3, #0]
 8009252:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009256:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800925a:	4602      	mov	r2, r0
 800925c:	701a      	strb	r2, [r3, #0]
 800925e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009262:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009266:	460a      	mov	r2, r1
 8009268:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800926a:	f107 0310 	add.w	r3, r7, #16
 800926e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8009272:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009276:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	2b01      	cmp	r3, #1
 800927e:	d00a      	beq.n	8009296 <aci_gatt_add_service+0x66>
 8009280:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009284:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	2b02      	cmp	r3, #2
 800928c:	d101      	bne.n	8009292 <aci_gatt_add_service+0x62>
 800928e:	2311      	movs	r3, #17
 8009290:	e002      	b.n	8009298 <aci_gatt_add_service+0x68>
 8009292:	2301      	movs	r3, #1
 8009294:	e000      	b.n	8009298 <aci_gatt_add_service+0x68>
 8009296:	2303      	movs	r3, #3
 8009298:	f107 0210 	add.w	r2, r7, #16
 800929c:	4413      	add	r3, r2
 800929e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80092a2:	f107 030c 	add.w	r3, r7, #12
 80092a6:	2203      	movs	r2, #3
 80092a8:	2100      	movs	r1, #0
 80092aa:	4618      	mov	r0, r3
 80092ac:	f000 fd1f 	bl	8009cee <Osal_MemSet>
  int index_input = 0;
 80092b0:	2300      	movs	r3, #0
 80092b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 80092b6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80092ba:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80092be:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 80092c2:	7812      	ldrb	r2, [r2, #0]
 80092c4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80092c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80092ca:	3301      	adds	r3, #1
 80092cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 80092d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80092d4:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80092d8:	781b      	ldrb	r3, [r3, #0]
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d002      	beq.n	80092e4 <aci_gatt_add_service+0xb4>
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d004      	beq.n	80092ec <aci_gatt_add_service+0xbc>
 80092e2:	e007      	b.n	80092f4 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 80092e4:	2302      	movs	r3, #2
 80092e6:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80092ea:	e005      	b.n	80092f8 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 80092ec:	2310      	movs	r3, #16
 80092ee:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 80092f2:	e001      	b.n	80092f8 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 80092f4:	2397      	movs	r3, #151	@ 0x97
 80092f6:	e06c      	b.n	80093d2 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 80092f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80092fc:	1c58      	adds	r0, r3, #1
 80092fe:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8009302:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009306:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800930a:	6819      	ldr	r1, [r3, #0]
 800930c:	f000 fcdf 	bl	8009cce <Osal_MemCpy>
    index_input += size;
 8009310:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8009314:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009318:	4413      	add	r3, r2
 800931a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800931e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009322:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009326:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800932a:	7812      	ldrb	r2, [r2, #0]
 800932c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800932e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009332:	3301      	adds	r3, #1
 8009334:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8009338:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800933c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009340:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8009344:	7812      	ldrb	r2, [r2, #0]
 8009346:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8009348:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800934c:	3301      	adds	r3, #1
 800934e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009352:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009356:	2218      	movs	r2, #24
 8009358:	2100      	movs	r1, #0
 800935a:	4618      	mov	r0, r3
 800935c:	f000 fcc7 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8009360:	233f      	movs	r3, #63	@ 0x3f
 8009362:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 8009366:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800936a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800936e:	f107 0310 	add.w	r3, r7, #16
 8009372:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009376:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800937a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800937e:	f107 030c 	add.w	r3, r7, #12
 8009382:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8009386:	2303      	movs	r3, #3
 8009388:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800938c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009390:	2100      	movs	r1, #0
 8009392:	4618      	mov	r0, r3
 8009394:	f000 ff34 	bl	800a200 <hci_send_req>
 8009398:	4603      	mov	r3, r0
 800939a:	2b00      	cmp	r3, #0
 800939c:	da01      	bge.n	80093a2 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800939e:	23ff      	movs	r3, #255	@ 0xff
 80093a0:	e017      	b.n	80093d2 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 80093a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80093a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80093aa:	781b      	ldrb	r3, [r3, #0]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d005      	beq.n	80093bc <aci_gatt_add_service+0x18c>
    return resp.Status;
 80093b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80093b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	e00a      	b.n	80093d2 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 80093bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80093c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80093c4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80093c8:	b29a      	uxth	r2, r3
 80093ca:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 80093ce:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80093d0:	2300      	movs	r3, #0
}
 80093d2:	4618      	mov	r0, r3
 80093d4:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd90      	pop	{r4, r7, pc}

080093dc <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 80093dc:	b590      	push	{r4, r7, lr}
 80093de:	b0d1      	sub	sp, #324	@ 0x144
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	4604      	mov	r4, r0
 80093e4:	4608      	mov	r0, r1
 80093e6:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80093ea:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 80093ee:	600a      	str	r2, [r1, #0]
 80093f0:	4619      	mov	r1, r3
 80093f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80093f6:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80093fa:	4622      	mov	r2, r4
 80093fc:	801a      	strh	r2, [r3, #0]
 80093fe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009402:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009406:	4602      	mov	r2, r0
 8009408:	701a      	strb	r2, [r3, #0]
 800940a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800940e:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8009412:	460a      	mov	r2, r1
 8009414:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8009416:	f107 0318 	add.w	r3, r7, #24
 800941a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800941e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009422:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009426:	781b      	ldrb	r3, [r3, #0]
 8009428:	2b01      	cmp	r3, #1
 800942a:	d00a      	beq.n	8009442 <aci_gatt_add_char+0x66>
 800942c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009430:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	2b02      	cmp	r3, #2
 8009438:	d101      	bne.n	800943e <aci_gatt_add_char+0x62>
 800943a:	2313      	movs	r3, #19
 800943c:	e002      	b.n	8009444 <aci_gatt_add_char+0x68>
 800943e:	2303      	movs	r3, #3
 8009440:	e000      	b.n	8009444 <aci_gatt_add_char+0x68>
 8009442:	2305      	movs	r3, #5
 8009444:	f107 0218 	add.w	r2, r7, #24
 8009448:	4413      	add	r3, r2
 800944a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800944e:	f107 0314 	add.w	r3, r7, #20
 8009452:	2203      	movs	r2, #3
 8009454:	2100      	movs	r1, #0
 8009456:	4618      	mov	r0, r3
 8009458:	f000 fc49 	bl	8009cee <Osal_MemSet>
  int index_input = 0;
 800945c:	2300      	movs	r3, #0
 800945e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 8009462:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009466:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800946a:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800946e:	8812      	ldrh	r2, [r2, #0]
 8009470:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009472:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009476:	3302      	adds	r3, #2
 8009478:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800947c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009480:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8009484:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8009488:	7812      	ldrb	r2, [r2, #0]
 800948a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800948c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009490:	3301      	adds	r3, #1
 8009492:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8009496:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800949a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d002      	beq.n	80094aa <aci_gatt_add_char+0xce>
 80094a4:	2b02      	cmp	r3, #2
 80094a6:	d004      	beq.n	80094b2 <aci_gatt_add_char+0xd6>
 80094a8:	e007      	b.n	80094ba <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 80094aa:	2302      	movs	r3, #2
 80094ac:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80094b0:	e005      	b.n	80094be <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 80094b2:	2310      	movs	r3, #16
 80094b4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80094b8:	e001      	b.n	80094be <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 80094ba:	2397      	movs	r3, #151	@ 0x97
 80094bc:	e091      	b.n	80095e2 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 80094be:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80094c2:	1cd8      	adds	r0, r3, #3
 80094c4:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 80094c8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80094cc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80094d0:	6819      	ldr	r1, [r3, #0]
 80094d2:	f000 fbfc 	bl	8009cce <Osal_MemCpy>
    index_input += size;
 80094d6:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80094da:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80094de:	4413      	add	r3, r2
 80094e0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 80094e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80094e8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80094ec:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 80094f0:	8812      	ldrh	r2, [r2, #0]
 80094f2:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80094f4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80094f8:	3302      	adds	r3, #2
 80094fa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 80094fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009502:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8009506:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8009508:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800950c:	3301      	adds	r3, #1
 800950e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8009512:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009516:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800951a:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800951c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009520:	3301      	adds	r3, #1
 8009522:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8009526:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800952a:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800952e:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8009530:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009534:	3301      	adds	r3, #1
 8009536:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800953a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800953e:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8009542:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8009544:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009548:	3301      	adds	r3, #1
 800954a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800954e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009552:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8009556:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8009558:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800955c:	3301      	adds	r3, #1
 800955e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009562:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8009566:	2218      	movs	r2, #24
 8009568:	2100      	movs	r1, #0
 800956a:	4618      	mov	r0, r3
 800956c:	f000 fbbf 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8009570:	233f      	movs	r3, #63	@ 0x3f
 8009572:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 8009576:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800957a:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800957e:	f107 0318 	add.w	r3, r7, #24
 8009582:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8009586:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800958a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800958e:	f107 0314 	add.w	r3, r7, #20
 8009592:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8009596:	2303      	movs	r3, #3
 8009598:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800959c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80095a0:	2100      	movs	r1, #0
 80095a2:	4618      	mov	r0, r3
 80095a4:	f000 fe2c 	bl	800a200 <hci_send_req>
 80095a8:	4603      	mov	r3, r0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	da01      	bge.n	80095b2 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 80095ae:	23ff      	movs	r3, #255	@ 0xff
 80095b0:	e017      	b.n	80095e2 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 80095b2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80095b6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d005      	beq.n	80095cc <aci_gatt_add_char+0x1f0>
    return resp.Status;
 80095c0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80095c4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80095c8:	781b      	ldrb	r3, [r3, #0]
 80095ca:	e00a      	b.n	80095e2 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 80095cc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80095d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80095d4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80095d8:	b29a      	uxth	r2, r3
 80095da:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80095de:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80095e0:	2300      	movs	r3, #0
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd90      	pop	{r4, r7, pc}

080095ec <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 80095ec:	b5b0      	push	{r4, r5, r7, lr}
 80095ee:	b0cc      	sub	sp, #304	@ 0x130
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	4605      	mov	r5, r0
 80095f4:	460c      	mov	r4, r1
 80095f6:	4610      	mov	r0, r2
 80095f8:	4619      	mov	r1, r3
 80095fa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80095fe:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009602:	462a      	mov	r2, r5
 8009604:	801a      	strh	r2, [r3, #0]
 8009606:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800960a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800960e:	4622      	mov	r2, r4
 8009610:	801a      	strh	r2, [r3, #0]
 8009612:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009616:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800961a:	4602      	mov	r2, r0
 800961c:	701a      	strb	r2, [r3, #0]
 800961e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009622:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8009626:	460a      	mov	r2, r1
 8009628:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800962a:	f107 0310 	add.w	r3, r7, #16
 800962e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009632:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009636:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800963a:	2200      	movs	r2, #0
 800963c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800963e:	2300      	movs	r3, #0
 8009640:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8009644:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009648:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800964c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009650:	8812      	ldrh	r2, [r2, #0]
 8009652:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009654:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009658:	3302      	adds	r3, #2
 800965a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800965e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009662:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009666:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800966a:	8812      	ldrh	r2, [r2, #0]
 800966c:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800966e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009672:	3302      	adds	r3, #2
 8009674:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 8009678:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800967c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009680:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8009684:	7812      	ldrb	r2, [r2, #0]
 8009686:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8009688:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800968c:	3301      	adds	r3, #1
 800968e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8009692:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009696:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800969a:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800969e:	7812      	ldrb	r2, [r2, #0]
 80096a0:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80096a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80096a6:	3301      	adds	r3, #1
 80096a8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 80096ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80096b0:	1d98      	adds	r0, r3, #6
 80096b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096b6:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80096ba:	781b      	ldrb	r3, [r3, #0]
 80096bc:	461a      	mov	r2, r3
 80096be:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80096c2:	f000 fb04 	bl	8009cce <Osal_MemCpy>
  index_input += Char_Value_Length;
 80096c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096ca:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80096ce:	781b      	ldrb	r3, [r3, #0]
 80096d0:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80096d4:	4413      	add	r3, r2
 80096d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80096da:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80096de:	2218      	movs	r2, #24
 80096e0:	2100      	movs	r1, #0
 80096e2:	4618      	mov	r0, r3
 80096e4:	f000 fb03 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 80096e8:	233f      	movs	r3, #63	@ 0x3f
 80096ea:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 80096ee:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80096f2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80096f6:	f107 0310 	add.w	r3, r7, #16
 80096fa:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80096fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009702:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009706:	f107 030f 	add.w	r3, r7, #15
 800970a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800970e:	2301      	movs	r3, #1
 8009710:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009714:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009718:	2100      	movs	r1, #0
 800971a:	4618      	mov	r0, r3
 800971c:	f000 fd70 	bl	800a200 <hci_send_req>
 8009720:	4603      	mov	r3, r0
 8009722:	2b00      	cmp	r3, #0
 8009724:	da01      	bge.n	800972a <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8009726:	23ff      	movs	r3, #255	@ 0xff
 8009728:	e004      	b.n	8009734 <aci_gatt_update_char_value+0x148>
  return status;
 800972a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800972e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009732:	781b      	ldrb	r3, [r3, #0]
}
 8009734:	4618      	mov	r0, r3
 8009736:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800973a:	46bd      	mov	sp, r7
 800973c:	bdb0      	pop	{r4, r5, r7, pc}

0800973e <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800973e:	b580      	push	{r7, lr}
 8009740:	b0cc      	sub	sp, #304	@ 0x130
 8009742:	af00      	add	r7, sp, #0
 8009744:	4602      	mov	r2, r0
 8009746:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800974a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800974e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8009750:	f107 0310 	add.w	r3, r7, #16
 8009754:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009758:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800975c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009760:	2200      	movs	r2, #0
 8009762:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009764:	2300      	movs	r3, #0
 8009766:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800976a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800976e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009772:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009776:	8812      	ldrh	r2, [r2, #0]
 8009778:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800977a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800977e:	3302      	adds	r3, #2
 8009780:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009784:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009788:	2218      	movs	r2, #24
 800978a:	2100      	movs	r1, #0
 800978c:	4618      	mov	r0, r3
 800978e:	f000 faae 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8009792:	233f      	movs	r3, #63	@ 0x3f
 8009794:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8009798:	f240 1325 	movw	r3, #293	@ 0x125
 800979c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80097a0:	f107 0310 	add.w	r3, r7, #16
 80097a4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80097a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80097ac:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80097b0:	f107 030f 	add.w	r3, r7, #15
 80097b4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80097b8:	2301      	movs	r3, #1
 80097ba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80097be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80097c2:	2100      	movs	r1, #0
 80097c4:	4618      	mov	r0, r3
 80097c6:	f000 fd1b 	bl	800a200 <hci_send_req>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	da01      	bge.n	80097d4 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 80097d0:	23ff      	movs	r3, #255	@ 0xff
 80097d2:	e004      	b.n	80097de <aci_gatt_confirm_indication+0xa0>
  return status;
 80097d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80097d8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80097dc:	781b      	ldrb	r3, [r3, #0]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <aci_gatt_permit_read>:

tBleStatus aci_gatt_permit_read( uint16_t Connection_Handle,
                                 uint8_t Read_status,
                                 uint8_t Error_Code,
                                 uint16_t Attr_Handle )
{
 80097e8:	b5b0      	push	{r4, r5, r7, lr}
 80097ea:	b0cc      	sub	sp, #304	@ 0x130
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	4605      	mov	r5, r0
 80097f0:	460c      	mov	r4, r1
 80097f2:	4610      	mov	r0, r2
 80097f4:	4619      	mov	r1, r3
 80097f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80097fa:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80097fe:	462a      	mov	r2, r5
 8009800:	801a      	strh	r2, [r3, #0]
 8009802:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009806:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800980a:	4622      	mov	r2, r4
 800980c:	701a      	strb	r2, [r3, #0]
 800980e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009812:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009816:	4602      	mov	r2, r0
 8009818:	701a      	strb	r2, [r3, #0]
 800981a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800981e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8009822:	460a      	mov	r2, r1
 8009824:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_permit_read_cp0 *cp0 = (aci_gatt_permit_read_cp0*)(cmd_buffer);
 8009826:	f107 0310 	add.w	r3, r7, #16
 800982a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800982e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009832:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009836:	2200      	movs	r2, #0
 8009838:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800983a:	2300      	movs	r3, #0
 800983c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009840:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009844:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009848:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800984c:	8812      	ldrh	r2, [r2, #0]
 800984e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009850:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009854:	3302      	adds	r3, #2
 8009856:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Read_status = Read_status;
 800985a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800985e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009862:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009866:	7812      	ldrb	r2, [r2, #0]
 8009868:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800986a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800986e:	3301      	adds	r3, #1
 8009870:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Error_Code = Error_Code;
 8009874:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009878:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800987c:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8009880:	7812      	ldrb	r2, [r2, #0]
 8009882:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8009884:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009888:	3301      	adds	r3, #1
 800988a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attr_Handle = Attr_Handle;
 800988e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009892:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009896:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800989a:	8812      	ldrh	r2, [r2, #0]
 800989c:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800989e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098a2:	3302      	adds	r3, #2
 80098a4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80098a8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80098ac:	2218      	movs	r2, #24
 80098ae:	2100      	movs	r1, #0
 80098b0:	4618      	mov	r0, r3
 80098b2:	f000 fa1c 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 80098b6:	233f      	movs	r3, #63	@ 0x3f
 80098b8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x127;
 80098bc:	f240 1327 	movw	r3, #295	@ 0x127
 80098c0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80098c4:	f107 0310 	add.w	r3, r7, #16
 80098c8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80098cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098d0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80098d4:	f107 030f 	add.w	r3, r7, #15
 80098d8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80098dc:	2301      	movs	r3, #1
 80098de:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80098e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80098e6:	2100      	movs	r1, #0
 80098e8:	4618      	mov	r0, r3
 80098ea:	f000 fc89 	bl	800a200 <hci_send_req>
 80098ee:	4603      	mov	r3, r0
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	da01      	bge.n	80098f8 <aci_gatt_permit_read+0x110>
    return BLE_STATUS_TIMEOUT;
 80098f4:	23ff      	movs	r3, #255	@ 0xff
 80098f6:	e004      	b.n	8009902 <aci_gatt_permit_read+0x11a>
  return status;
 80098f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80098fc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009900:	781b      	ldrb	r3, [r3, #0]
}
 8009902:	4618      	mov	r0, r3
 8009904:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009908:	46bd      	mov	sp, r7
 800990a:	bdb0      	pop	{r4, r5, r7, pc}

0800990c <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b0cc      	sub	sp, #304	@ 0x130
 8009910:	af00      	add	r7, sp, #0
 8009912:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009916:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800991a:	601a      	str	r2, [r3, #0]
 800991c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009920:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009924:	4602      	mov	r2, r0
 8009926:	701a      	strb	r2, [r3, #0]
 8009928:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800992c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009930:	460a      	mov	r2, r1
 8009932:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8009934:	f107 0310 	add.w	r3, r7, #16
 8009938:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800993c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009940:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009944:	2200      	movs	r2, #0
 8009946:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009948:	2300      	movs	r3, #0
 800994a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800994e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009952:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009956:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800995a:	7812      	ldrb	r2, [r2, #0]
 800995c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800995e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009962:	3301      	adds	r3, #1
 8009964:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8009968:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800996c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009970:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009974:	7812      	ldrb	r2, [r2, #0]
 8009976:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009978:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800997c:	3301      	adds	r3, #1
 800997e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8009982:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009986:	1c98      	adds	r0, r3, #2
 8009988:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800998c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009990:	781a      	ldrb	r2, [r3, #0]
 8009992:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009996:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800999a:	6819      	ldr	r1, [r3, #0]
 800999c:	f000 f997 	bl	8009cce <Osal_MemCpy>
  index_input += Length;
 80099a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80099a4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80099ae:	4413      	add	r3, r2
 80099b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80099b4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80099b8:	2218      	movs	r2, #24
 80099ba:	2100      	movs	r1, #0
 80099bc:	4618      	mov	r0, r3
 80099be:	f000 f996 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 80099c2:	233f      	movs	r3, #63	@ 0x3f
 80099c4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 80099c8:	230c      	movs	r3, #12
 80099ca:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80099ce:	f107 0310 	add.w	r3, r7, #16
 80099d2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80099d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80099da:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80099de:	f107 030f 	add.w	r3, r7, #15
 80099e2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80099e6:	2301      	movs	r3, #1
 80099e8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80099ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80099f0:	2100      	movs	r1, #0
 80099f2:	4618      	mov	r0, r3
 80099f4:	f000 fc04 	bl	800a200 <hci_send_req>
 80099f8:	4603      	mov	r3, r0
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	da01      	bge.n	8009a02 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 80099fe:	23ff      	movs	r3, #255	@ 0xff
 8009a00:	e004      	b.n	8009a0c <aci_hal_write_config_data+0x100>
  return status;
 8009a02:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a06:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009a0a:	781b      	ldrb	r3, [r3, #0]
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}

08009a16 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8009a16:	b580      	push	{r7, lr}
 8009a18:	b0cc      	sub	sp, #304	@ 0x130
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	4602      	mov	r2, r0
 8009a1e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a22:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009a26:	701a      	strb	r2, [r3, #0]
 8009a28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a2c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009a30:	460a      	mov	r2, r1
 8009a32:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8009a34:	f107 0310 	add.w	r3, r7, #16
 8009a38:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009a3c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a40:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009a44:	2200      	movs	r2, #0
 8009a46:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8009a4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009a52:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009a56:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009a5a:	7812      	ldrb	r2, [r2, #0]
 8009a5c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009a5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a62:	3301      	adds	r3, #1
 8009a64:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8009a68:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009a6c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009a70:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009a74:	7812      	ldrb	r2, [r2, #0]
 8009a76:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009a78:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009a82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009a86:	2218      	movs	r2, #24
 8009a88:	2100      	movs	r1, #0
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f000 f92f 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8009a90:	233f      	movs	r3, #63	@ 0x3f
 8009a92:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8009a96:	230f      	movs	r3, #15
 8009a98:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009a9c:	f107 0310 	add.w	r3, r7, #16
 8009aa0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009aa4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009aa8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009aac:	f107 030f 	add.w	r3, r7, #15
 8009ab0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009aba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009abe:	2100      	movs	r1, #0
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	f000 fb9d 	bl	800a200 <hci_send_req>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	da01      	bge.n	8009ad0 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8009acc:	23ff      	movs	r3, #255	@ 0xff
 8009ace:	e004      	b.n	8009ada <aci_hal_set_tx_power_level+0xc4>
  return status;
 8009ad0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009ad4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009ad8:	781b      	ldrb	r3, [r3, #0]
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}

08009ae4 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b0cc      	sub	sp, #304	@ 0x130
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	4602      	mov	r2, r0
 8009aec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009af0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009af4:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8009af6:	f107 0310 	add.w	r3, r7, #16
 8009afa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009afe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b02:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009b06:	2200      	movs	r2, #0
 8009b08:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8009b10:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009b14:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009b18:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009b1c:	8812      	ldrh	r2, [r2, #0]
 8009b1e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009b20:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b24:	3302      	adds	r3, #2
 8009b26:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009b2a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b2e:	2218      	movs	r2, #24
 8009b30:	2100      	movs	r1, #0
 8009b32:	4618      	mov	r0, r3
 8009b34:	f000 f8db 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x3f;
 8009b38:	233f      	movs	r3, #63	@ 0x3f
 8009b3a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 8009b3e:	2318      	movs	r3, #24
 8009b40:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009b44:	f107 0310 	add.w	r3, r7, #16
 8009b48:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009b4c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009b50:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009b54:	f107 030f 	add.w	r3, r7, #15
 8009b58:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009b62:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009b66:	2100      	movs	r1, #0
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f000 fb49 	bl	800a200 <hci_send_req>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	da01      	bge.n	8009b78 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8009b74:	23ff      	movs	r3, #255	@ 0xff
 8009b76:	e004      	b.n	8009b82 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8009b78:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b7c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009b80:	781b      	ldrb	r3, [r3, #0]
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b088      	sub	sp, #32
 8009b90:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009b92:	2300      	movs	r3, #0
 8009b94:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009b96:	f107 0308 	add.w	r3, r7, #8
 8009b9a:	2218      	movs	r2, #24
 8009b9c:	2100      	movs	r1, #0
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f000 f8a5 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x03;
 8009ba4:	2303      	movs	r3, #3
 8009ba6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8009ba8:	2303      	movs	r3, #3
 8009baa:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009bac:	1dfb      	adds	r3, r7, #7
 8009bae:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009bb4:	f107 0308 	add.w	r3, r7, #8
 8009bb8:	2100      	movs	r1, #0
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f000 fb20 	bl	800a200 <hci_send_req>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	da01      	bge.n	8009bca <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8009bc6:	23ff      	movs	r3, #255	@ 0xff
 8009bc8:	e000      	b.n	8009bcc <hci_reset+0x40>
  return status;
 8009bca:	79fb      	ldrb	r3, [r7, #7]
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3720      	adds	r7, #32
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8009bd4:	b590      	push	{r4, r7, lr}
 8009bd6:	b0cd      	sub	sp, #308	@ 0x134
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	4604      	mov	r4, r0
 8009bdc:	4608      	mov	r0, r1
 8009bde:	4611      	mov	r1, r2
 8009be0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009be4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009be8:	4622      	mov	r2, r4
 8009bea:	701a      	strb	r2, [r3, #0]
 8009bec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bf0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009bf4:	4602      	mov	r2, r0
 8009bf6:	701a      	strb	r2, [r3, #0]
 8009bf8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009bfc:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009c00:	460a      	mov	r2, r1
 8009c02:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8009c04:	f107 0310 	add.w	r3, r7, #16
 8009c08:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009c0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c10:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009c14:	2200      	movs	r2, #0
 8009c16:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009c18:	2300      	movs	r3, #0
 8009c1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8009c1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c22:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c26:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009c2a:	7812      	ldrb	r2, [r2, #0]
 8009c2c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009c2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c32:	3301      	adds	r3, #1
 8009c34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8009c38:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c3c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c40:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009c44:	7812      	ldrb	r2, [r2, #0]
 8009c46:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009c48:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c4c:	3301      	adds	r3, #1
 8009c4e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8009c52:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c56:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c5a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009c5e:	7812      	ldrb	r2, [r2, #0]
 8009c60:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009c62:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c66:	3301      	adds	r3, #1
 8009c68:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009c6c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009c70:	2218      	movs	r2, #24
 8009c72:	2100      	movs	r1, #0
 8009c74:	4618      	mov	r0, r3
 8009c76:	f000 f83a 	bl	8009cee <Osal_MemSet>
  rq.ogf = 0x08;
 8009c7a:	2308      	movs	r3, #8
 8009c7c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8009c80:	2331      	movs	r3, #49	@ 0x31
 8009c82:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009c86:	f107 0310 	add.w	r3, r7, #16
 8009c8a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009c8e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c92:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009c96:	f107 030f 	add.w	r3, r7, #15
 8009c9a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009ca4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009ca8:	2100      	movs	r1, #0
 8009caa:	4618      	mov	r0, r3
 8009cac:	f000 faa8 	bl	800a200 <hci_send_req>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	da01      	bge.n	8009cba <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 8009cb6:	23ff      	movs	r3, #255	@ 0xff
 8009cb8:	e004      	b.n	8009cc4 <hci_le_set_default_phy+0xf0>
  return status;
 8009cba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009cbe:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009cc2:	781b      	ldrb	r3, [r3, #0]
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd90      	pop	{r4, r7, pc}

08009cce <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8009cce:	b580      	push	{r7, lr}
 8009cd0:	b084      	sub	sp, #16
 8009cd2:	af00      	add	r7, sp, #0
 8009cd4:	60f8      	str	r0, [r7, #12]
 8009cd6:	60b9      	str	r1, [r7, #8]
 8009cd8:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	68b9      	ldr	r1, [r7, #8]
 8009cde:	68f8      	ldr	r0, [r7, #12]
 8009ce0:	f004 fec5 	bl	800ea6e <memcpy>
 8009ce4:	4603      	mov	r3, r0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}

08009cee <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8009cee:	b580      	push	{r7, lr}
 8009cf0:	b084      	sub	sp, #16
 8009cf2:	af00      	add	r7, sp, #0
 8009cf4:	60f8      	str	r0, [r7, #12]
 8009cf6:	60b9      	str	r1, [r7, #8]
 8009cf8:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8009cfa:	687a      	ldr	r2, [r7, #4]
 8009cfc:	68b9      	ldr	r1, [r7, #8]
 8009cfe:	68f8      	ldr	r0, [r7, #12]
 8009d00:	f004 fe24 	bl	800e94c <memset>
 8009d04:	4603      	mov	r3, r0
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3710      	adds	r7, #16
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}

08009d0e <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 8009d0e:	b480      	push	{r7}
 8009d10:	af00      	add	r7, sp, #0
  return;
 8009d12:	bf00      	nop
}
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <BLS_Init>:

__WEAK void BLS_Init( void )
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	af00      	add	r7, sp, #0
  return;
 8009d20:	bf00      	nop
}
 8009d22:	46bd      	mov	sp, r7
 8009d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d28:	4770      	bx	lr

08009d2a <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 8009d2a:	b480      	push	{r7}
 8009d2c:	af00      	add	r7, sp, #0
  return;
 8009d2e:	bf00      	nop
}
 8009d30:	46bd      	mov	sp, r7
 8009d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d36:	4770      	bx	lr

08009d38 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8009d38:	b480      	push	{r7}
 8009d3a:	af00      	add	r7, sp, #0
  return;
 8009d3c:	bf00      	nop
}
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d44:	4770      	bx	lr

08009d46 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 8009d46:	b480      	push	{r7}
 8009d48:	af00      	add	r7, sp, #0
  return;
 8009d4a:	bf00      	nop
}
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 8009d54:	b480      	push	{r7}
 8009d56:	af00      	add	r7, sp, #0
  return;
 8009d58:	bf00      	nop
}
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d60:	4770      	bx	lr

08009d62 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 8009d62:	b480      	push	{r7}
 8009d64:	af00      	add	r7, sp, #0
  return;
 8009d66:	bf00      	nop
}
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 8009d70:	b480      	push	{r7}
 8009d72:	af00      	add	r7, sp, #0
  return;
 8009d74:	bf00      	nop
}
 8009d76:	46bd      	mov	sp, r7
 8009d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7c:	4770      	bx	lr

08009d7e <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8009d7e:	b480      	push	{r7}
 8009d80:	af00      	add	r7, sp, #0
  return;
 8009d82:	bf00      	nop
}
 8009d84:	46bd      	mov	sp, r7
 8009d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8a:	4770      	bx	lr

08009d8c <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	af00      	add	r7, sp, #0
  return;
 8009d90:	bf00      	nop
}
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr

08009d9a <TPS_Init>:
__WEAK void TPS_Init( void )
{
 8009d9a:	b480      	push	{r7}
 8009d9c:	af00      	add	r7, sp, #0
  return;
 8009d9e:	bf00      	nop
}
 8009da0:	46bd      	mov	sp, r7
 8009da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da6:	4770      	bx	lr

08009da8 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 8009da8:	b480      	push	{r7}
 8009daa:	af00      	add	r7, sp, #0
  return;
 8009dac:	bf00      	nop
}
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr

08009db6 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 8009db6:	b480      	push	{r7}
 8009db8:	af00      	add	r7, sp, #0
  return;
 8009dba:	bf00      	nop
}
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc2:	4770      	bx	lr

08009dc4 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	af00      	add	r7, sp, #0
  return;
 8009dc8:	bf00      	nop
}
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd0:	4770      	bx	lr

08009dd2 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8009dd2:	b480      	push	{r7}
 8009dd4:	af00      	add	r7, sp, #0
  return;
 8009dd6:	bf00      	nop
}
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr

08009de0 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8009de0:	b480      	push	{r7}
 8009de2:	af00      	add	r7, sp, #0
  return;
 8009de4:	bf00      	nop
}
 8009de6:	46bd      	mov	sp, r7
 8009de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dec:	4770      	bx	lr

08009dee <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8009dee:	b480      	push	{r7}
 8009df0:	af00      	add	r7, sp, #0
  return;
 8009df2:	bf00      	nop
}
 8009df4:	46bd      	mov	sp, r7
 8009df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfa:	4770      	bx	lr

08009dfc <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8009e00:	4b04      	ldr	r3, [pc, #16]	@ (8009e14 <SVCCTL_Init+0x18>)
 8009e02:	2200      	movs	r2, #0
 8009e04:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8009e06:	4b04      	ldr	r3, [pc, #16]	@ (8009e18 <SVCCTL_Init+0x1c>)
 8009e08:	2200      	movs	r2, #0
 8009e0a:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8009e0c:	f000 f806 	bl	8009e1c <SVCCTL_SvcInit>

  return;
 8009e10:	bf00      	nop
}
 8009e12:	bd80      	pop	{r7, pc}
 8009e14:	20000094 	.word	0x20000094
 8009e18:	200000b4 	.word	0x200000b4

08009e1c <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	af00      	add	r7, sp, #0
  BAS_Init();
 8009e20:	f7ff ff75 	bl	8009d0e <BAS_Init>

  BLS_Init();
 8009e24:	f7ff ff7a 	bl	8009d1c <BLS_Init>

  CRS_STM_Init();
 8009e28:	f7ff ff7f 	bl	8009d2a <CRS_STM_Init>

  DIS_Init();
 8009e2c:	f7ff ff84 	bl	8009d38 <DIS_Init>

  EDS_STM_Init();
 8009e30:	f7ff ff89 	bl	8009d46 <EDS_STM_Init>

  HIDS_Init();
 8009e34:	f7ff ff8e 	bl	8009d54 <HIDS_Init>

  HRS_Init();
 8009e38:	f7ff ff93 	bl	8009d62 <HRS_Init>

  HTS_Init();
 8009e3c:	f7ff ff98 	bl	8009d70 <HTS_Init>

  IAS_Init();
 8009e40:	f7ff ff9d 	bl	8009d7e <IAS_Init>

  LLS_Init();
 8009e44:	f7ff ffa2 	bl	8009d8c <LLS_Init>

  TPS_Init();
 8009e48:	f7ff ffa7 	bl	8009d9a <TPS_Init>

  MOTENV_STM_Init();
 8009e4c:	f7ff ffac 	bl	8009da8 <MOTENV_STM_Init>

  P2PS_STM_Init();
 8009e50:	f7ff ffb1 	bl	8009db6 <P2PS_STM_Init>

  ZDD_STM_Init();
 8009e54:	f7ff ffb6 	bl	8009dc4 <ZDD_STM_Init>

  OTAS_STM_Init();
 8009e58:	f7ff ffbb 	bl	8009dd2 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8009e5c:	f7ff ffc7 	bl	8009dee <BVOPUS_STM_Init>

  MESH_Init();
 8009e60:	f7ff ffbe 	bl	8009de0 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8009e64:	f003 fabc 	bl	800d3e0 <SVCCTL_InitCustomSvc>
  
  return;
 8009e68:	bf00      	nop
}
 8009e6a:	bd80      	pop	{r7, pc}

08009e6c <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b083      	sub	sp, #12
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8009e74:	4b09      	ldr	r3, [pc, #36]	@ (8009e9c <SVCCTL_RegisterSvcHandler+0x30>)
 8009e76:	7f1b      	ldrb	r3, [r3, #28]
 8009e78:	4619      	mov	r1, r3
 8009e7a:	4a08      	ldr	r2, [pc, #32]	@ (8009e9c <SVCCTL_RegisterSvcHandler+0x30>)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8009e82:	4b06      	ldr	r3, [pc, #24]	@ (8009e9c <SVCCTL_RegisterSvcHandler+0x30>)
 8009e84:	7f1b      	ldrb	r3, [r3, #28]
 8009e86:	3301      	adds	r3, #1
 8009e88:	b2da      	uxtb	r2, r3
 8009e8a:	4b04      	ldr	r3, [pc, #16]	@ (8009e9c <SVCCTL_RegisterSvcHandler+0x30>)
 8009e8c:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8009e8e:	bf00      	nop
}
 8009e90:	370c      	adds	r7, #12
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	20000094 	.word	0x20000094

08009ea0 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b086      	sub	sp, #24
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8009eae:	2300      	movs	r3, #0
 8009eb0:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	781b      	ldrb	r3, [r3, #0]
 8009eb6:	2bff      	cmp	r3, #255	@ 0xff
 8009eb8:	d125      	bne.n	8009f06 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	3302      	adds	r3, #2
 8009ebe:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	881b      	ldrh	r3, [r3, #0]
 8009ec4:	b29b      	uxth	r3, r3
 8009ec6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009eca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009ece:	d118      	bne.n	8009f02 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	757b      	strb	r3, [r7, #21]
 8009ed4:	e00d      	b.n	8009ef2 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8009ed6:	7d7b      	ldrb	r3, [r7, #21]
 8009ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8009f44 <SVCCTL_UserEvtRx+0xa4>)
 8009eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	4798      	blx	r3
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8009ee6:	7dfb      	ldrb	r3, [r7, #23]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d108      	bne.n	8009efe <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8009eec:	7d7b      	ldrb	r3, [r7, #21]
 8009eee:	3301      	adds	r3, #1
 8009ef0:	757b      	strb	r3, [r7, #21]
 8009ef2:	4b14      	ldr	r3, [pc, #80]	@ (8009f44 <SVCCTL_UserEvtRx+0xa4>)
 8009ef4:	7f1b      	ldrb	r3, [r3, #28]
 8009ef6:	7d7a      	ldrb	r2, [r7, #21]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d3ec      	bcc.n	8009ed6 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8009efc:	e002      	b.n	8009f04 <SVCCTL_UserEvtRx+0x64>
              break;
 8009efe:	bf00      	nop
          break;
 8009f00:	e000      	b.n	8009f04 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8009f02:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8009f04:	e000      	b.n	8009f08 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8009f06:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8009f08:	7dfb      	ldrb	r3, [r7, #23]
 8009f0a:	2b02      	cmp	r3, #2
 8009f0c:	d00f      	beq.n	8009f2e <SVCCTL_UserEvtRx+0x8e>
 8009f0e:	2b02      	cmp	r3, #2
 8009f10:	dc10      	bgt.n	8009f34 <SVCCTL_UserEvtRx+0x94>
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d002      	beq.n	8009f1c <SVCCTL_UserEvtRx+0x7c>
 8009f16:	2b01      	cmp	r3, #1
 8009f18:	d006      	beq.n	8009f28 <SVCCTL_UserEvtRx+0x88>
 8009f1a:	e00b      	b.n	8009f34 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f001 feab 	bl	800bc78 <SVCCTL_App_Notification>
 8009f22:	4603      	mov	r3, r0
 8009f24:	75bb      	strb	r3, [r7, #22]
      break;
 8009f26:	e008      	b.n	8009f3a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8009f28:	2301      	movs	r3, #1
 8009f2a:	75bb      	strb	r3, [r7, #22]
      break;
 8009f2c:	e005      	b.n	8009f3a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	75bb      	strb	r3, [r7, #22]
      break;
 8009f32:	e002      	b.n	8009f3a <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8009f34:	2301      	movs	r3, #1
 8009f36:	75bb      	strb	r3, [r7, #22]
      break;
 8009f38:	bf00      	nop
  }

  return (return_status);
 8009f3a:	7dbb      	ldrb	r3, [r7, #22]
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3718      	adds	r7, #24
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}
 8009f44:	20000094 	.word	0x20000094

08009f48 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b088      	sub	sp, #32
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009f50:	f107 030c 	add.w	r3, r7, #12
 8009f54:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8009f5c:	69fb      	ldr	r3, [r7, #28]
 8009f5e:	2137      	movs	r1, #55	@ 0x37
 8009f60:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8009f64:	f000 fae8 	bl	800a538 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009f68:	69fb      	ldr	r3, [r7, #28]
 8009f6a:	330b      	adds	r3, #11
 8009f6c:	78db      	ldrb	r3, [r3, #3]
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3720      	adds	r7, #32
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8009f76:	b580      	push	{r7, lr}
 8009f78:	b088      	sub	sp, #32
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009f7e:	f107 030c 	add.w	r3, r7, #12
 8009f82:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	210f      	movs	r1, #15
 8009f8e:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8009f92:	f000 fad1 	bl	800a538 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009f96:	69fb      	ldr	r3, [r7, #28]
 8009f98:	330b      	adds	r3, #11
 8009f9a:	78db      	ldrb	r3, [r3, #3]
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3720      	adds	r7, #32
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}

08009fa4 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b088      	sub	sp, #32
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009fac:	f107 030c 	add.w	r3, r7, #12
 8009fb0:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8009fb2:	69fb      	ldr	r3, [r7, #28]
 8009fb4:	687a      	ldr	r2, [r7, #4]
 8009fb6:	2110      	movs	r1, #16
 8009fb8:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8009fbc:	f000 fabc 	bl	800a538 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009fc0:	69fb      	ldr	r3, [r7, #28]
 8009fc2:	330b      	adds	r3, #11
 8009fc4:	78db      	ldrb	r3, [r3, #3]
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3720      	adds	r7, #32
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}
	...

08009fd0 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b08b      	sub	sp, #44	@ 0x2c
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8009fd8:	2300      	movs	r3, #0
 8009fda:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8009fec:	2300      	movs	r3, #0
 8009fee:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8009ff8:	4b4a      	ldr	r3, [pc, #296]	@ (800a124 <SHCI_GetWirelessFwInfo+0x154>)
 8009ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ffc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800a000:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800a002:	693b      	ldr	r3, [r7, #16]
 800a004:	009b      	lsls	r3, r3, #2
 800a006:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a00a:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	4a44      	ldr	r2, [pc, #272]	@ (800a128 <SHCI_GetWirelessFwInfo+0x158>)
 800a018:	4293      	cmp	r3, r2
 800a01a:	d10f      	bne.n	800a03c <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	695b      	ldr	r3, [r3, #20]
 800a020:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	699b      	ldr	r3, [r3, #24]
 800a026:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	69db      	ldr	r3, [r3, #28]
 800a02c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	68db      	ldr	r3, [r3, #12]
 800a032:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	691b      	ldr	r3, [r3, #16]
 800a038:	617b      	str	r3, [r7, #20]
 800a03a:	e01a      	b.n	800a072 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	009b      	lsls	r3, r3, #2
 800a040:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a044:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800a048:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	691b      	ldr	r3, [r3, #16]
 800a050:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	695b      	ldr	r3, [r3, #20]
 800a058:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	699b      	ldr	r3, [r3, #24]
 800a060:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	689b      	ldr	r3, [r3, #8]
 800a070:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800a072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a074:	0e1b      	lsrs	r3, r3, #24
 800a076:	b2da      	uxtb	r2, r3
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800a07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07e:	0c1b      	lsrs	r3, r3, #16
 800a080:	b2da      	uxtb	r2, r3
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800a086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a088:	0a1b      	lsrs	r3, r3, #8
 800a08a:	b2da      	uxtb	r2, r3
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800a090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a092:	091b      	lsrs	r3, r3, #4
 800a094:	b2db      	uxtb	r3, r3
 800a096:	f003 030f 	and.w	r3, r3, #15
 800a09a:	b2da      	uxtb	r2, r3
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800a0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	f003 030f 	and.w	r3, r3, #15
 800a0a8:	b2da      	uxtb	r2, r3
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800a0ae:	6a3b      	ldr	r3, [r7, #32]
 800a0b0:	0e1b      	lsrs	r3, r3, #24
 800a0b2:	b2da      	uxtb	r2, r3
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800a0b8:	6a3b      	ldr	r3, [r7, #32]
 800a0ba:	0c1b      	lsrs	r3, r3, #16
 800a0bc:	b2da      	uxtb	r2, r3
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800a0c2:	6a3b      	ldr	r3, [r7, #32]
 800a0c4:	0a1b      	lsrs	r3, r3, #8
 800a0c6:	b2da      	uxtb	r2, r3
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800a0cc:	6a3b      	ldr	r3, [r7, #32]
 800a0ce:	b2da      	uxtb	r2, r3
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800a0d4:	69fb      	ldr	r3, [r7, #28]
 800a0d6:	b2da      	uxtb	r2, r3
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800a0dc:	69bb      	ldr	r3, [r7, #24]
 800a0de:	0e1b      	lsrs	r3, r3, #24
 800a0e0:	b2da      	uxtb	r2, r3
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800a0e6:	69bb      	ldr	r3, [r7, #24]
 800a0e8:	0c1b      	lsrs	r3, r3, #16
 800a0ea:	b2da      	uxtb	r2, r3
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800a0f0:	69bb      	ldr	r3, [r7, #24]
 800a0f2:	0a1b      	lsrs	r3, r3, #8
 800a0f4:	b2da      	uxtb	r2, r3
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800a0fa:	697b      	ldr	r3, [r7, #20]
 800a0fc:	0e1b      	lsrs	r3, r3, #24
 800a0fe:	b2da      	uxtb	r2, r3
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800a104:	697b      	ldr	r3, [r7, #20]
 800a106:	0c1b      	lsrs	r3, r3, #16
 800a108:	b2da      	uxtb	r2, r3
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	b2da      	uxtb	r2, r3
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800a116:	2300      	movs	r3, #0
}
 800a118:	4618      	mov	r0, r3
 800a11a:	372c      	adds	r7, #44	@ 0x2c
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr
 800a124:	58004000 	.word	0x58004000
 800a128:	a94656b9 	.word	0xa94656b9

0800a12c <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
 800a134:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	4a08      	ldr	r2, [pc, #32]	@ (800a15c <hci_init+0x30>)
 800a13c:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800a13e:	4a08      	ldr	r2, [pc, #32]	@ (800a160 <hci_init+0x34>)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800a144:	4806      	ldr	r0, [pc, #24]	@ (800a160 <hci_init+0x34>)
 800a146:	f000 f979 	bl	800a43c <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4618      	mov	r0, r3
 800a150:	f000 f8da 	bl	800a308 <TlInit>

  return;
 800a154:	bf00      	nop
}
 800a156:	3708      	adds	r7, #8
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}
 800a15c:	200003f8 	.word	0x200003f8
 800a160:	200003d0 	.word	0x200003d0

0800a164 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800a16a:	4822      	ldr	r0, [pc, #136]	@ (800a1f4 <hci_user_evt_proc+0x90>)
 800a16c:	f000 fe1c 	bl	800ada8 <LST_is_empty>
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d12b      	bne.n	800a1ce <hci_user_evt_proc+0x6a>
 800a176:	4b20      	ldr	r3, [pc, #128]	@ (800a1f8 <hci_user_evt_proc+0x94>)
 800a178:	781b      	ldrb	r3, [r3, #0]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d027      	beq.n	800a1ce <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800a17e:	f107 030c 	add.w	r3, r7, #12
 800a182:	4619      	mov	r1, r3
 800a184:	481b      	ldr	r0, [pc, #108]	@ (800a1f4 <hci_user_evt_proc+0x90>)
 800a186:	f000 fe9e 	bl	800aec6 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800a18a:	4b1c      	ldr	r3, [pc, #112]	@ (800a1fc <hci_user_evt_proc+0x98>)
 800a18c:	69db      	ldr	r3, [r3, #28]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d00c      	beq.n	800a1ac <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800a196:	2301      	movs	r3, #1
 800a198:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800a19a:	4b18      	ldr	r3, [pc, #96]	@ (800a1fc <hci_user_evt_proc+0x98>)
 800a19c:	69db      	ldr	r3, [r3, #28]
 800a19e:	1d3a      	adds	r2, r7, #4
 800a1a0:	4610      	mov	r0, r2
 800a1a2:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800a1a4:	793a      	ldrb	r2, [r7, #4]
 800a1a6:	4b14      	ldr	r3, [pc, #80]	@ (800a1f8 <hci_user_evt_proc+0x94>)
 800a1a8:	701a      	strb	r2, [r3, #0]
 800a1aa:	e002      	b.n	800a1b2 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800a1ac:	4b12      	ldr	r3, [pc, #72]	@ (800a1f8 <hci_user_evt_proc+0x94>)
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800a1b2:	4b11      	ldr	r3, [pc, #68]	@ (800a1f8 <hci_user_evt_proc+0x94>)
 800a1b4:	781b      	ldrb	r3, [r3, #0]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d004      	beq.n	800a1c4 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	4618      	mov	r0, r3
 800a1be:	f000 fc11 	bl	800a9e4 <TL_MM_EvtDone>
 800a1c2:	e004      	b.n	800a1ce <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	4619      	mov	r1, r3
 800a1c8:	480a      	ldr	r0, [pc, #40]	@ (800a1f4 <hci_user_evt_proc+0x90>)
 800a1ca:	f000 fe0f 	bl	800adec <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800a1ce:	4809      	ldr	r0, [pc, #36]	@ (800a1f4 <hci_user_evt_proc+0x90>)
 800a1d0:	f000 fdea 	bl	800ada8 <LST_is_empty>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d107      	bne.n	800a1ea <hci_user_evt_proc+0x86>
 800a1da:	4b07      	ldr	r3, [pc, #28]	@ (800a1f8 <hci_user_evt_proc+0x94>)
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d003      	beq.n	800a1ea <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800a1e2:	4804      	ldr	r0, [pc, #16]	@ (800a1f4 <hci_user_evt_proc+0x90>)
 800a1e4:	f002 fc16 	bl	800ca14 <hci_notify_asynch_evt>
  }


  return;
 800a1e8:	bf00      	nop
 800a1ea:	bf00      	nop
}
 800a1ec:	3710      	adds	r7, #16
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	200000bc 	.word	0x200000bc
 800a1f8:	200000c8 	.word	0x200000c8
 800a1fc:	200003d0 	.word	0x200003d0

0800a200 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b088      	sub	sp, #32
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	460b      	mov	r3, r1
 800a20a:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800a20c:	2000      	movs	r0, #0
 800a20e:	f000 f8d1 	bl	800a3b4 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800a212:	2300      	movs	r3, #0
 800a214:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	885b      	ldrh	r3, [r3, #2]
 800a21a:	b21b      	sxth	r3, r3
 800a21c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a220:	b21a      	sxth	r2, r3
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	881b      	ldrh	r3, [r3, #0]
 800a226:	b21b      	sxth	r3, r3
 800a228:	029b      	lsls	r3, r3, #10
 800a22a:	b21b      	sxth	r3, r3
 800a22c:	4313      	orrs	r3, r2
 800a22e:	b21b      	sxth	r3, r3
 800a230:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800a232:	4b33      	ldr	r3, [pc, #204]	@ (800a300 <hci_send_req+0x100>)
 800a234:	2201      	movs	r2, #1
 800a236:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	68db      	ldr	r3, [r3, #12]
 800a23c:	b2d9      	uxtb	r1, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	689a      	ldr	r2, [r3, #8]
 800a242:	8bbb      	ldrh	r3, [r7, #28]
 800a244:	4618      	mov	r0, r3
 800a246:	f000 f88f 	bl	800a368 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800a24a:	e04e      	b.n	800a2ea <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800a24c:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800a250:	f002 fbf7 	bl	800ca42 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800a254:	e043      	b.n	800a2de <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800a256:	f107 030c 	add.w	r3, r7, #12
 800a25a:	4619      	mov	r1, r3
 800a25c:	4829      	ldr	r0, [pc, #164]	@ (800a304 <hci_send_req+0x104>)
 800a25e:	f000 fe32 	bl	800aec6 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	7a5b      	ldrb	r3, [r3, #9]
 800a266:	2b0f      	cmp	r3, #15
 800a268:	d114      	bne.n	800a294 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	330b      	adds	r3, #11
 800a26e:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	885b      	ldrh	r3, [r3, #2]
 800a274:	b29b      	uxth	r3, r3
 800a276:	8bba      	ldrh	r2, [r7, #28]
 800a278:	429a      	cmp	r2, r3
 800a27a:	d104      	bne.n	800a286 <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	691b      	ldr	r3, [r3, #16]
 800a280:	693a      	ldr	r2, [r7, #16]
 800a282:	7812      	ldrb	r2, [r2, #0]
 800a284:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	785b      	ldrb	r3, [r3, #1]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d027      	beq.n	800a2de <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800a28e:	2301      	movs	r3, #1
 800a290:	77fb      	strb	r3, [r7, #31]
 800a292:	e024      	b.n	800a2de <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	330b      	adds	r3, #11
 800a298:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800a29a:	69bb      	ldr	r3, [r7, #24]
 800a29c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a2a0:	b29b      	uxth	r3, r3
 800a2a2:	8bba      	ldrh	r2, [r7, #28]
 800a2a4:	429a      	cmp	r2, r3
 800a2a6:	d114      	bne.n	800a2d2 <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	7a9b      	ldrb	r3, [r3, #10]
 800a2ac:	3b03      	subs	r3, #3
 800a2ae:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	695a      	ldr	r2, [r3, #20]
 800a2b4:	7dfb      	ldrb	r3, [r7, #23]
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	bfa8      	it	ge
 800a2ba:	461a      	movge	r2, r3
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6918      	ldr	r0, [r3, #16]
 800a2c4:	69bb      	ldr	r3, [r7, #24]
 800a2c6:	1cd9      	adds	r1, r3, #3
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	695b      	ldr	r3, [r3, #20]
 800a2cc:	461a      	mov	r2, r3
 800a2ce:	f004 fbce 	bl	800ea6e <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800a2d2:	69bb      	ldr	r3, [r7, #24]
 800a2d4:	781b      	ldrb	r3, [r3, #0]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d001      	beq.n	800a2de <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800a2da:	2301      	movs	r3, #1
 800a2dc:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800a2de:	4809      	ldr	r0, [pc, #36]	@ (800a304 <hci_send_req+0x104>)
 800a2e0:	f000 fd62 	bl	800ada8 <LST_is_empty>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d0b5      	beq.n	800a256 <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800a2ea:	7ffb      	ldrb	r3, [r7, #31]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d0ad      	beq.n	800a24c <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800a2f0:	2001      	movs	r0, #1
 800a2f2:	f000 f85f 	bl	800a3b4 <NotifyCmdStatus>

  return 0;
 800a2f6:	2300      	movs	r3, #0
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3720      	adds	r7, #32
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	bd80      	pop	{r7, pc}
 800a300:	200003fc 	.word	0x200003fc
 800a304:	200003f0 	.word	0x200003f0

0800a308 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b086      	sub	sp, #24
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800a310:	480f      	ldr	r0, [pc, #60]	@ (800a350 <TlInit+0x48>)
 800a312:	f000 fd39 	bl	800ad88 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800a316:	4a0f      	ldr	r2, [pc, #60]	@ (800a354 <TlInit+0x4c>)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800a31c:	480e      	ldr	r0, [pc, #56]	@ (800a358 <TlInit+0x50>)
 800a31e:	f000 fd33 	bl	800ad88 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800a322:	4b0e      	ldr	r3, [pc, #56]	@ (800a35c <TlInit+0x54>)
 800a324:	2201      	movs	r2, #1
 800a326:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800a328:	4b0d      	ldr	r3, [pc, #52]	@ (800a360 <TlInit+0x58>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d00a      	beq.n	800a346 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800a334:	4b0b      	ldr	r3, [pc, #44]	@ (800a364 <TlInit+0x5c>)
 800a336:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800a338:	4b09      	ldr	r3, [pc, #36]	@ (800a360 <TlInit+0x58>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f107 0208 	add.w	r2, r7, #8
 800a340:	4610      	mov	r0, r2
 800a342:	4798      	blx	r3
  }

  return;
 800a344:	bf00      	nop
 800a346:	bf00      	nop
}
 800a348:	3718      	adds	r7, #24
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}
 800a34e:	bf00      	nop
 800a350:	200003f0 	.word	0x200003f0
 800a354:	200000c4 	.word	0x200000c4
 800a358:	200000bc 	.word	0x200000bc
 800a35c:	200000c8 	.word	0x200000c8
 800a360:	200003d0 	.word	0x200003d0
 800a364:	0800a3f5 	.word	0x0800a3f5

0800a368 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b082      	sub	sp, #8
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	4603      	mov	r3, r0
 800a370:	603a      	str	r2, [r7, #0]
 800a372:	80fb      	strh	r3, [r7, #6]
 800a374:	460b      	mov	r3, r1
 800a376:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800a378:	4b0c      	ldr	r3, [pc, #48]	@ (800a3ac <SendCmd+0x44>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	88fa      	ldrh	r2, [r7, #6]
 800a37e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800a382:	4b0a      	ldr	r3, [pc, #40]	@ (800a3ac <SendCmd+0x44>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	797a      	ldrb	r2, [r7, #5]
 800a388:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800a38a:	4b08      	ldr	r3, [pc, #32]	@ (800a3ac <SendCmd+0x44>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	330c      	adds	r3, #12
 800a390:	797a      	ldrb	r2, [r7, #5]
 800a392:	6839      	ldr	r1, [r7, #0]
 800a394:	4618      	mov	r0, r3
 800a396:	f004 fb6a 	bl	800ea6e <memcpy>

  hciContext.io.Send(0,0);
 800a39a:	4b05      	ldr	r3, [pc, #20]	@ (800a3b0 <SendCmd+0x48>)
 800a39c:	691b      	ldr	r3, [r3, #16]
 800a39e:	2100      	movs	r1, #0
 800a3a0:	2000      	movs	r0, #0
 800a3a2:	4798      	blx	r3

  return;
 800a3a4:	bf00      	nop
}
 800a3a6:	3708      	adds	r7, #8
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}
 800a3ac:	200000c4 	.word	0x200000c4
 800a3b0:	200003d0 	.word	0x200003d0

0800a3b4 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b082      	sub	sp, #8
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800a3be:	79fb      	ldrb	r3, [r7, #7]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d108      	bne.n	800a3d6 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800a3c4:	4b0a      	ldr	r3, [pc, #40]	@ (800a3f0 <NotifyCmdStatus+0x3c>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d00d      	beq.n	800a3e8 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800a3cc:	4b08      	ldr	r3, [pc, #32]	@ (800a3f0 <NotifyCmdStatus+0x3c>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	2000      	movs	r0, #0
 800a3d2:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800a3d4:	e008      	b.n	800a3e8 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800a3d6:	4b06      	ldr	r3, [pc, #24]	@ (800a3f0 <NotifyCmdStatus+0x3c>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d004      	beq.n	800a3e8 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800a3de:	4b04      	ldr	r3, [pc, #16]	@ (800a3f0 <NotifyCmdStatus+0x3c>)
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	2001      	movs	r0, #1
 800a3e4:	4798      	blx	r3
  return;
 800a3e6:	bf00      	nop
 800a3e8:	bf00      	nop
}
 800a3ea:	3708      	adds	r7, #8
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}
 800a3f0:	200003f8 	.word	0x200003f8

0800a3f4 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b082      	sub	sp, #8
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	7a5b      	ldrb	r3, [r3, #9]
 800a400:	2b0f      	cmp	r3, #15
 800a402:	d003      	beq.n	800a40c <TlEvtReceived+0x18>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	7a5b      	ldrb	r3, [r3, #9]
 800a408:	2b0e      	cmp	r3, #14
 800a40a:	d107      	bne.n	800a41c <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800a40c:	6879      	ldr	r1, [r7, #4]
 800a40e:	4809      	ldr	r0, [pc, #36]	@ (800a434 <TlEvtReceived+0x40>)
 800a410:	f000 fd12 	bl	800ae38 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800a414:	2000      	movs	r0, #0
 800a416:	f002 fb09 	bl	800ca2c <hci_cmd_resp_release>
 800a41a:	e006      	b.n	800a42a <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800a41c:	6879      	ldr	r1, [r7, #4]
 800a41e:	4806      	ldr	r0, [pc, #24]	@ (800a438 <TlEvtReceived+0x44>)
 800a420:	f000 fd0a 	bl	800ae38 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800a424:	4804      	ldr	r0, [pc, #16]	@ (800a438 <TlEvtReceived+0x44>)
 800a426:	f002 faf5 	bl	800ca14 <hci_notify_asynch_evt>
  }

  return;
 800a42a:	bf00      	nop
}
 800a42c:	3708      	adds	r7, #8
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}
 800a432:	bf00      	nop
 800a434:	200003f0 	.word	0x200003f0
 800a438:	200000bc 	.word	0x200000bc

0800a43c <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b083      	sub	sp, #12
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	4a05      	ldr	r2, [pc, #20]	@ (800a45c <hci_register_io_bus+0x20>)
 800a448:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a04      	ldr	r2, [pc, #16]	@ (800a460 <hci_register_io_bus+0x24>)
 800a44e:	611a      	str	r2, [r3, #16]

  return;
 800a450:	bf00      	nop
}
 800a452:	370c      	adds	r7, #12
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr
 800a45c:	0800a755 	.word	0x0800a755
 800a460:	0800a7bd 	.word	0x0800a7bd

0800a464 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b082      	sub	sp, #8
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	685b      	ldr	r3, [r3, #4]
 800a472:	4a08      	ldr	r2, [pc, #32]	@ (800a494 <shci_init+0x30>)
 800a474:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800a476:	4a08      	ldr	r2, [pc, #32]	@ (800a498 <shci_init+0x34>)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800a47c:	4806      	ldr	r0, [pc, #24]	@ (800a498 <shci_init+0x34>)
 800a47e:	f000 f915 	bl	800a6ac <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	4618      	mov	r0, r3
 800a488:	f000 f898 	bl	800a5bc <TlInit>

  return;
 800a48c:	bf00      	nop
}
 800a48e:	3708      	adds	r7, #8
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}
 800a494:	20000420 	.word	0x20000420
 800a498:	20000400 	.word	0x20000400

0800a49c <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b084      	sub	sp, #16
 800a4a0:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800a4a2:	4822      	ldr	r0, [pc, #136]	@ (800a52c <shci_user_evt_proc+0x90>)
 800a4a4:	f000 fc80 	bl	800ada8 <LST_is_empty>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d12b      	bne.n	800a506 <shci_user_evt_proc+0x6a>
 800a4ae:	4b20      	ldr	r3, [pc, #128]	@ (800a530 <shci_user_evt_proc+0x94>)
 800a4b0:	781b      	ldrb	r3, [r3, #0]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d027      	beq.n	800a506 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800a4b6:	f107 030c 	add.w	r3, r7, #12
 800a4ba:	4619      	mov	r1, r3
 800a4bc:	481b      	ldr	r0, [pc, #108]	@ (800a52c <shci_user_evt_proc+0x90>)
 800a4be:	f000 fd02 	bl	800aec6 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800a4c2:	4b1c      	ldr	r3, [pc, #112]	@ (800a534 <shci_user_evt_proc+0x98>)
 800a4c4:	69db      	ldr	r3, [r3, #28]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d00c      	beq.n	800a4e4 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800a4d2:	4b18      	ldr	r3, [pc, #96]	@ (800a534 <shci_user_evt_proc+0x98>)
 800a4d4:	69db      	ldr	r3, [r3, #28]
 800a4d6:	1d3a      	adds	r2, r7, #4
 800a4d8:	4610      	mov	r0, r2
 800a4da:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800a4dc:	793a      	ldrb	r2, [r7, #4]
 800a4de:	4b14      	ldr	r3, [pc, #80]	@ (800a530 <shci_user_evt_proc+0x94>)
 800a4e0:	701a      	strb	r2, [r3, #0]
 800a4e2:	e002      	b.n	800a4ea <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800a4e4:	4b12      	ldr	r3, [pc, #72]	@ (800a530 <shci_user_evt_proc+0x94>)
 800a4e6:	2201      	movs	r2, #1
 800a4e8:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800a4ea:	4b11      	ldr	r3, [pc, #68]	@ (800a530 <shci_user_evt_proc+0x94>)
 800a4ec:	781b      	ldrb	r3, [r3, #0]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d004      	beq.n	800a4fc <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	f000 fa75 	bl	800a9e4 <TL_MM_EvtDone>
 800a4fa:	e004      	b.n	800a506 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	4619      	mov	r1, r3
 800a500:	480a      	ldr	r0, [pc, #40]	@ (800a52c <shci_user_evt_proc+0x90>)
 800a502:	f000 fc73 	bl	800adec <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800a506:	4809      	ldr	r0, [pc, #36]	@ (800a52c <shci_user_evt_proc+0x90>)
 800a508:	f000 fc4e 	bl	800ada8 <LST_is_empty>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d107      	bne.n	800a522 <shci_user_evt_proc+0x86>
 800a512:	4b07      	ldr	r3, [pc, #28]	@ (800a530 <shci_user_evt_proc+0x94>)
 800a514:	781b      	ldrb	r3, [r3, #0]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d003      	beq.n	800a522 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800a51a:	4804      	ldr	r0, [pc, #16]	@ (800a52c <shci_user_evt_proc+0x90>)
 800a51c:	f7f6 ffe0 	bl	80014e0 <shci_notify_asynch_evt>
  }


  return;
 800a520:	bf00      	nop
 800a522:	bf00      	nop
}
 800a524:	3710      	adds	r7, #16
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	200000cc 	.word	0x200000cc
 800a530:	200000dc 	.word	0x200000dc
 800a534:	20000400 	.word	0x20000400

0800a538 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b084      	sub	sp, #16
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	60ba      	str	r2, [r7, #8]
 800a540:	607b      	str	r3, [r7, #4]
 800a542:	4603      	mov	r3, r0
 800a544:	81fb      	strh	r3, [r7, #14]
 800a546:	460b      	mov	r3, r1
 800a548:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800a54a:	2000      	movs	r0, #0
 800a54c:	f000 f868 	bl	800a620 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800a550:	4b17      	ldr	r3, [pc, #92]	@ (800a5b0 <shci_send+0x78>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	89fa      	ldrh	r2, [r7, #14]
 800a556:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800a55a:	4b15      	ldr	r3, [pc, #84]	@ (800a5b0 <shci_send+0x78>)
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	7b7a      	ldrb	r2, [r7, #13]
 800a560:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800a562:	4b13      	ldr	r3, [pc, #76]	@ (800a5b0 <shci_send+0x78>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	330c      	adds	r3, #12
 800a568:	7b7a      	ldrb	r2, [r7, #13]
 800a56a:	68b9      	ldr	r1, [r7, #8]
 800a56c:	4618      	mov	r0, r3
 800a56e:	f004 fa7e 	bl	800ea6e <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800a572:	4b10      	ldr	r3, [pc, #64]	@ (800a5b4 <shci_send+0x7c>)
 800a574:	2201      	movs	r2, #1
 800a576:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800a578:	4b0f      	ldr	r3, [pc, #60]	@ (800a5b8 <shci_send+0x80>)
 800a57a:	691b      	ldr	r3, [r3, #16]
 800a57c:	2100      	movs	r1, #0
 800a57e:	2000      	movs	r0, #0
 800a580:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800a582:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800a586:	f7f6 ffc2 	bl	800150e <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f103 0008 	add.w	r0, r3, #8
 800a590:	4b07      	ldr	r3, [pc, #28]	@ (800a5b0 <shci_send+0x78>)
 800a592:	6819      	ldr	r1, [r3, #0]
 800a594:	4b06      	ldr	r3, [pc, #24]	@ (800a5b0 <shci_send+0x78>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	789b      	ldrb	r3, [r3, #2]
 800a59a:	3303      	adds	r3, #3
 800a59c:	461a      	mov	r2, r3
 800a59e:	f004 fa66 	bl	800ea6e <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800a5a2:	2001      	movs	r0, #1
 800a5a4:	f000 f83c 	bl	800a620 <Cmd_SetStatus>

  return;
 800a5a8:	bf00      	nop
}
 800a5aa:	3710      	adds	r7, #16
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}
 800a5b0:	200000d8 	.word	0x200000d8
 800a5b4:	20000424 	.word	0x20000424
 800a5b8:	20000400 	.word	0x20000400

0800a5bc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b086      	sub	sp, #24
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800a5c4:	4a10      	ldr	r2, [pc, #64]	@ (800a608 <TlInit+0x4c>)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800a5ca:	4810      	ldr	r0, [pc, #64]	@ (800a60c <TlInit+0x50>)
 800a5cc:	f000 fbdc 	bl	800ad88 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800a5d0:	2001      	movs	r0, #1
 800a5d2:	f000 f825 	bl	800a620 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800a5d6:	4b0e      	ldr	r3, [pc, #56]	@ (800a610 <TlInit+0x54>)
 800a5d8:	2201      	movs	r2, #1
 800a5da:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800a5dc:	4b0d      	ldr	r3, [pc, #52]	@ (800a614 <TlInit+0x58>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d00c      	beq.n	800a5fe <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800a5e8:	4b0b      	ldr	r3, [pc, #44]	@ (800a618 <TlInit+0x5c>)
 800a5ea:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800a5ec:	4b0b      	ldr	r3, [pc, #44]	@ (800a61c <TlInit+0x60>)
 800a5ee:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800a5f0:	4b08      	ldr	r3, [pc, #32]	@ (800a614 <TlInit+0x58>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f107 020c 	add.w	r2, r7, #12
 800a5f8:	4610      	mov	r0, r2
 800a5fa:	4798      	blx	r3
  }

  return;
 800a5fc:	bf00      	nop
 800a5fe:	bf00      	nop
}
 800a600:	3718      	adds	r7, #24
 800a602:	46bd      	mov	sp, r7
 800a604:	bd80      	pop	{r7, pc}
 800a606:	bf00      	nop
 800a608:	200000d8 	.word	0x200000d8
 800a60c:	200000cc 	.word	0x200000cc
 800a610:	200000dc 	.word	0x200000dc
 800a614:	20000400 	.word	0x20000400
 800a618:	0800a671 	.word	0x0800a671
 800a61c:	0800a689 	.word	0x0800a689

0800a620 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b082      	sub	sp, #8
 800a624:	af00      	add	r7, sp, #0
 800a626:	4603      	mov	r3, r0
 800a628:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800a62a:	79fb      	ldrb	r3, [r7, #7]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d10b      	bne.n	800a648 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800a630:	4b0d      	ldr	r3, [pc, #52]	@ (800a668 <Cmd_SetStatus+0x48>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d003      	beq.n	800a640 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800a638:	4b0b      	ldr	r3, [pc, #44]	@ (800a668 <Cmd_SetStatus+0x48>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	2000      	movs	r0, #0
 800a63e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800a640:	4b0a      	ldr	r3, [pc, #40]	@ (800a66c <Cmd_SetStatus+0x4c>)
 800a642:	2200      	movs	r2, #0
 800a644:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800a646:	e00b      	b.n	800a660 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800a648:	4b08      	ldr	r3, [pc, #32]	@ (800a66c <Cmd_SetStatus+0x4c>)
 800a64a:	2201      	movs	r2, #1
 800a64c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800a64e:	4b06      	ldr	r3, [pc, #24]	@ (800a668 <Cmd_SetStatus+0x48>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d004      	beq.n	800a660 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800a656:	4b04      	ldr	r3, [pc, #16]	@ (800a668 <Cmd_SetStatus+0x48>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	2001      	movs	r0, #1
 800a65c:	4798      	blx	r3
  return;
 800a65e:	bf00      	nop
 800a660:	bf00      	nop
}
 800a662:	3708      	adds	r7, #8
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}
 800a668:	20000420 	.word	0x20000420
 800a66c:	200000d4 	.word	0x200000d4

0800a670 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b082      	sub	sp, #8
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800a678:	2000      	movs	r0, #0
 800a67a:	f7f6 ff3d 	bl	80014f8 <shci_cmd_resp_release>

  return;
 800a67e:	bf00      	nop
}
 800a680:	3708      	adds	r7, #8
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}
	...

0800a688 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b082      	sub	sp, #8
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800a690:	6879      	ldr	r1, [r7, #4]
 800a692:	4805      	ldr	r0, [pc, #20]	@ (800a6a8 <TlUserEvtReceived+0x20>)
 800a694:	f000 fbd0 	bl	800ae38 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800a698:	4803      	ldr	r0, [pc, #12]	@ (800a6a8 <TlUserEvtReceived+0x20>)
 800a69a:	f7f6 ff21 	bl	80014e0 <shci_notify_asynch_evt>

  return;
 800a69e:	bf00      	nop
}
 800a6a0:	3708      	adds	r7, #8
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
 800a6a6:	bf00      	nop
 800a6a8:	200000cc 	.word	0x200000cc

0800a6ac <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	4a05      	ldr	r2, [pc, #20]	@ (800a6cc <shci_register_io_bus+0x20>)
 800a6b8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	4a04      	ldr	r2, [pc, #16]	@ (800a6d0 <shci_register_io_bus+0x24>)
 800a6be:	611a      	str	r2, [r3, #16]

  return;
 800a6c0:	bf00      	nop
}
 800a6c2:	370c      	adds	r7, #12
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ca:	4770      	bx	lr
 800a6cc:	0800a871 	.word	0x0800a871
 800a6d0:	0800a8c5 	.word	0x0800a8c5

0800a6d4 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800a6d8:	f003 faa6 	bl	800dc28 <HW_IPCC_Enable>

  return;
 800a6dc:	bf00      	nop
}
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <TL_Init>:


void TL_Init( void )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800a6e4:	4b10      	ldr	r3, [pc, #64]	@ (800a728 <TL_Init+0x48>)
 800a6e6:	4a11      	ldr	r2, [pc, #68]	@ (800a72c <TL_Init+0x4c>)
 800a6e8:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800a6ea:	4b0f      	ldr	r3, [pc, #60]	@ (800a728 <TL_Init+0x48>)
 800a6ec:	4a10      	ldr	r2, [pc, #64]	@ (800a730 <TL_Init+0x50>)
 800a6ee:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800a6f0:	4b0d      	ldr	r3, [pc, #52]	@ (800a728 <TL_Init+0x48>)
 800a6f2:	4a10      	ldr	r2, [pc, #64]	@ (800a734 <TL_Init+0x54>)
 800a6f4:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800a6f6:	4b0c      	ldr	r3, [pc, #48]	@ (800a728 <TL_Init+0x48>)
 800a6f8:	4a0f      	ldr	r2, [pc, #60]	@ (800a738 <TL_Init+0x58>)
 800a6fa:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800a6fc:	4b0a      	ldr	r3, [pc, #40]	@ (800a728 <TL_Init+0x48>)
 800a6fe:	4a0f      	ldr	r2, [pc, #60]	@ (800a73c <TL_Init+0x5c>)
 800a700:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800a702:	4b09      	ldr	r3, [pc, #36]	@ (800a728 <TL_Init+0x48>)
 800a704:	4a0e      	ldr	r2, [pc, #56]	@ (800a740 <TL_Init+0x60>)
 800a706:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800a708:	4b07      	ldr	r3, [pc, #28]	@ (800a728 <TL_Init+0x48>)
 800a70a:	4a0e      	ldr	r2, [pc, #56]	@ (800a744 <TL_Init+0x64>)
 800a70c:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800a70e:	4b06      	ldr	r3, [pc, #24]	@ (800a728 <TL_Init+0x48>)
 800a710:	4a0d      	ldr	r2, [pc, #52]	@ (800a748 <TL_Init+0x68>)
 800a712:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800a714:	4b04      	ldr	r3, [pc, #16]	@ (800a728 <TL_Init+0x48>)
 800a716:	4a0d      	ldr	r2, [pc, #52]	@ (800a74c <TL_Init+0x6c>)
 800a718:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800a71a:	4b03      	ldr	r3, [pc, #12]	@ (800a728 <TL_Init+0x48>)
 800a71c:	4a0c      	ldr	r2, [pc, #48]	@ (800a750 <TL_Init+0x70>)
 800a71e:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800a720:	f003 fa96 	bl	800dc50 <HW_IPCC_Init>

  return;
 800a724:	bf00      	nop
}
 800a726:	bd80      	pop	{r7, pc}
 800a728:	20030000 	.word	0x20030000
 800a72c:	20030028 	.word	0x20030028
 800a730:	20030048 	.word	0x20030048
 800a734:	20030058 	.word	0x20030058
 800a738:	20030068 	.word	0x20030068
 800a73c:	20030070 	.word	0x20030070
 800a740:	20030078 	.word	0x20030078
 800a744:	20030080 	.word	0x20030080
 800a748:	2003009c 	.word	0x2003009c
 800a74c:	200300a0 	.word	0x200300a0
 800a750:	200300ac 	.word	0x200300ac

0800a754 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b084      	sub	sp, #16
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800a760:	4811      	ldr	r0, [pc, #68]	@ (800a7a8 <TL_BLE_Init+0x54>)
 800a762:	f000 fb11 	bl	800ad88 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800a766:	4b11      	ldr	r3, [pc, #68]	@ (800a7ac <TL_BLE_Init+0x58>)
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	689a      	ldr	r2, [r3, #8]
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	68da      	ldr	r2, [r3, #12]
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	4a0c      	ldr	r2, [pc, #48]	@ (800a7b0 <TL_BLE_Init+0x5c>)
 800a780:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	4a08      	ldr	r2, [pc, #32]	@ (800a7a8 <TL_BLE_Init+0x54>)
 800a786:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800a788:	f003 fa78 	bl	800dc7c <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	4a08      	ldr	r2, [pc, #32]	@ (800a7b4 <TL_BLE_Init+0x60>)
 800a792:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	685b      	ldr	r3, [r3, #4]
 800a798:	4a07      	ldr	r2, [pc, #28]	@ (800a7b8 <TL_BLE_Init+0x64>)
 800a79a:	6013      	str	r3, [r2, #0]

  return 0;
 800a79c:	2300      	movs	r3, #0
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3710      	adds	r7, #16
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	200300c8 	.word	0x200300c8
 800a7ac:	20030000 	.word	0x20030000
 800a7b0:	20030a58 	.word	0x20030a58
 800a7b4:	20000430 	.word	0x20000430
 800a7b8:	20000434 	.word	0x20000434

0800a7bc <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b082      	sub	sp, #8
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
 800a7c4:	460b      	mov	r3, r1
 800a7c6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800a7c8:	4b09      	ldr	r3, [pc, #36]	@ (800a7f0 <TL_BLE_SendCmd+0x34>)
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	2201      	movs	r2, #1
 800a7d0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800a7d2:	4b07      	ldr	r3, [pc, #28]	@ (800a7f0 <TL_BLE_SendCmd+0x34>)
 800a7d4:	685b      	ldr	r3, [r3, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	4619      	mov	r1, r3
 800a7da:	2001      	movs	r0, #1
 800a7dc:	f000 f970 	bl	800aac0 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800a7e0:	f003 fa66 	bl	800dcb0 <HW_IPCC_BLE_SendCmd>

  return 0;
 800a7e4:	2300      	movs	r3, #0
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3708      	adds	r7, #8
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	20030000 	.word	0x20030000

0800a7f4 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b082      	sub	sp, #8
 800a7f8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800a7fa:	e01c      	b.n	800a836 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800a7fc:	1d3b      	adds	r3, r7, #4
 800a7fe:	4619      	mov	r1, r3
 800a800:	4812      	ldr	r0, [pc, #72]	@ (800a84c <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a802:	f000 fb60 	bl	800aec6 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	7a5b      	ldrb	r3, [r3, #9]
 800a80a:	2b0f      	cmp	r3, #15
 800a80c:	d003      	beq.n	800a816 <HW_IPCC_BLE_RxEvtNot+0x22>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	7a5b      	ldrb	r3, [r3, #9]
 800a812:	2b0e      	cmp	r3, #14
 800a814:	d105      	bne.n	800a822 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	4619      	mov	r1, r3
 800a81a:	2002      	movs	r0, #2
 800a81c:	f000 f950 	bl	800aac0 <OutputDbgTrace>
 800a820:	e004      	b.n	800a82c <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	4619      	mov	r1, r3
 800a826:	2005      	movs	r0, #5
 800a828:	f000 f94a 	bl	800aac0 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800a82c:	4b08      	ldr	r3, [pc, #32]	@ (800a850 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	4610      	mov	r0, r2
 800a834:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800a836:	4805      	ldr	r0, [pc, #20]	@ (800a84c <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a838:	f000 fab6 	bl	800ada8 <LST_is_empty>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d0dc      	beq.n	800a7fc <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800a842:	bf00      	nop
}
 800a844:	3708      	adds	r7, #8
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop
 800a84c:	200300c8 	.word	0x200300c8
 800a850:	20000430 	.word	0x20000430

0800a854 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 800a858:	2100      	movs	r1, #0
 800a85a:	2004      	movs	r0, #4
 800a85c:	f000 f930 	bl	800aac0 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 800a860:	4b02      	ldr	r3, [pc, #8]	@ (800a86c <HW_IPCC_BLE_AclDataAckNot+0x18>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	4798      	blx	r3
       
  return;
 800a866:	bf00      	nop
}
 800a868:	bd80      	pop	{r7, pc}
 800a86a:	bf00      	nop
 800a86c:	20000434 	.word	0x20000434

0800a870 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b084      	sub	sp, #16
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800a87c:	480d      	ldr	r0, [pc, #52]	@ (800a8b4 <TL_SYS_Init+0x44>)
 800a87e:	f000 fa83 	bl	800ad88 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800a882:	4b0d      	ldr	r3, [pc, #52]	@ (800a8b8 <TL_SYS_Init+0x48>)
 800a884:	68db      	ldr	r3, [r3, #12]
 800a886:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	689a      	ldr	r2, [r3, #8]
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	4a08      	ldr	r2, [pc, #32]	@ (800a8b4 <TL_SYS_Init+0x44>)
 800a894:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800a896:	f003 fa3d 	bl	800dd14 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4a07      	ldr	r2, [pc, #28]	@ (800a8bc <TL_SYS_Init+0x4c>)
 800a8a0:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	685b      	ldr	r3, [r3, #4]
 800a8a6:	4a06      	ldr	r2, [pc, #24]	@ (800a8c0 <TL_SYS_Init+0x50>)
 800a8a8:	6013      	str	r3, [r2, #0]

  return 0;
 800a8aa:	2300      	movs	r3, #0
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3710      	adds	r7, #16
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}
 800a8b4:	200300d0 	.word	0x200300d0
 800a8b8:	20030000 	.word	0x20030000
 800a8bc:	20000438 	.word	0x20000438
 800a8c0:	2000043c 	.word	0x2000043c

0800a8c4 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b082      	sub	sp, #8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800a8d0:	4b09      	ldr	r3, [pc, #36]	@ (800a8f8 <TL_SYS_SendCmd+0x34>)
 800a8d2:	68db      	ldr	r3, [r3, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	2210      	movs	r2, #16
 800a8d8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800a8da:	4b07      	ldr	r3, [pc, #28]	@ (800a8f8 <TL_SYS_SendCmd+0x34>)
 800a8dc:	68db      	ldr	r3, [r3, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	2006      	movs	r0, #6
 800a8e4:	f000 f8ec 	bl	800aac0 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800a8e8:	f003 fa2e 	bl	800dd48 <HW_IPCC_SYS_SendCmd>

  return 0;
 800a8ec:	2300      	movs	r3, #0
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3708      	adds	r7, #8
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	20030000 	.word	0x20030000

0800a8fc <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a900:	4b07      	ldr	r3, [pc, #28]	@ (800a920 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a902:	68db      	ldr	r3, [r3, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4619      	mov	r1, r3
 800a908:	2007      	movs	r0, #7
 800a90a:	f000 f8d9 	bl	800aac0 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a90e:	4b05      	ldr	r3, [pc, #20]	@ (800a924 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	4a03      	ldr	r2, [pc, #12]	@ (800a920 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a914:	68d2      	ldr	r2, [r2, #12]
 800a916:	6812      	ldr	r2, [r2, #0]
 800a918:	4610      	mov	r0, r2
 800a91a:	4798      	blx	r3

  return;
 800a91c:	bf00      	nop
}
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	20030000 	.word	0x20030000
 800a924:	20000438 	.word	0x20000438

0800a928 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b082      	sub	sp, #8
 800a92c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a92e:	e00e      	b.n	800a94e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800a930:	1d3b      	adds	r3, r7, #4
 800a932:	4619      	mov	r1, r3
 800a934:	480b      	ldr	r0, [pc, #44]	@ (800a964 <HW_IPCC_SYS_EvtNot+0x3c>)
 800a936:	f000 fac6 	bl	800aec6 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	4619      	mov	r1, r3
 800a93e:	2008      	movs	r0, #8
 800a940:	f000 f8be 	bl	800aac0 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800a944:	4b08      	ldr	r3, [pc, #32]	@ (800a968 <HW_IPCC_SYS_EvtNot+0x40>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	687a      	ldr	r2, [r7, #4]
 800a94a:	4610      	mov	r0, r2
 800a94c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a94e:	4805      	ldr	r0, [pc, #20]	@ (800a964 <HW_IPCC_SYS_EvtNot+0x3c>)
 800a950:	f000 fa2a 	bl	800ada8 <LST_is_empty>
 800a954:	4603      	mov	r3, r0
 800a956:	2b00      	cmp	r3, #0
 800a958:	d0ea      	beq.n	800a930 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800a95a:	bf00      	nop
}
 800a95c:	3708      	adds	r7, #8
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
 800a962:	bf00      	nop
 800a964:	200300d0 	.word	0x200300d0
 800a968:	2000043c 	.word	0x2000043c

0800a96c <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b082      	sub	sp, #8
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800a974:	4817      	ldr	r0, [pc, #92]	@ (800a9d4 <TL_MM_Init+0x68>)
 800a976:	f000 fa07 	bl	800ad88 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800a97a:	4817      	ldr	r0, [pc, #92]	@ (800a9d8 <TL_MM_Init+0x6c>)
 800a97c:	f000 fa04 	bl	800ad88 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800a980:	4b16      	ldr	r3, [pc, #88]	@ (800a9dc <TL_MM_Init+0x70>)
 800a982:	691b      	ldr	r3, [r3, #16]
 800a984:	4a16      	ldr	r2, [pc, #88]	@ (800a9e0 <TL_MM_Init+0x74>)
 800a986:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800a988:	4b15      	ldr	r3, [pc, #84]	@ (800a9e0 <TL_MM_Init+0x74>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	687a      	ldr	r2, [r7, #4]
 800a98e:	6892      	ldr	r2, [r2, #8]
 800a990:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800a992:	4b13      	ldr	r3, [pc, #76]	@ (800a9e0 <TL_MM_Init+0x74>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	687a      	ldr	r2, [r7, #4]
 800a998:	68d2      	ldr	r2, [r2, #12]
 800a99a:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800a99c:	4b10      	ldr	r3, [pc, #64]	@ (800a9e0 <TL_MM_Init+0x74>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4a0c      	ldr	r2, [pc, #48]	@ (800a9d4 <TL_MM_Init+0x68>)
 800a9a2:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800a9a4:	4b0e      	ldr	r3, [pc, #56]	@ (800a9e0 <TL_MM_Init+0x74>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	6812      	ldr	r2, [r2, #0]
 800a9ac:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800a9ae:	4b0c      	ldr	r3, [pc, #48]	@ (800a9e0 <TL_MM_Init+0x74>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	687a      	ldr	r2, [r7, #4]
 800a9b4:	6852      	ldr	r2, [r2, #4]
 800a9b6:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800a9b8:	4b09      	ldr	r3, [pc, #36]	@ (800a9e0 <TL_MM_Init+0x74>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	6912      	ldr	r2, [r2, #16]
 800a9c0:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800a9c2:	4b07      	ldr	r3, [pc, #28]	@ (800a9e0 <TL_MM_Init+0x74>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	6952      	ldr	r2, [r2, #20]
 800a9ca:	619a      	str	r2, [r3, #24]

  return;
 800a9cc:	bf00      	nop
}
 800a9ce:	3708      	adds	r7, #8
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}
 800a9d4:	200300b8 	.word	0x200300b8
 800a9d8:	20000428 	.word	0x20000428
 800a9dc:	20030000 	.word	0x20030000
 800a9e0:	20000440 	.word	0x20000440

0800a9e4 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b082      	sub	sp, #8
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800a9ec:	6879      	ldr	r1, [r7, #4]
 800a9ee:	4807      	ldr	r0, [pc, #28]	@ (800aa0c <TL_MM_EvtDone+0x28>)
 800a9f0:	f000 fa22 	bl	800ae38 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800a9f4:	6879      	ldr	r1, [r7, #4]
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	f000 f862 	bl	800aac0 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800a9fc:	4804      	ldr	r0, [pc, #16]	@ (800aa10 <TL_MM_EvtDone+0x2c>)
 800a9fe:	f003 f9e9 	bl	800ddd4 <HW_IPCC_MM_SendFreeBuf>

  return;
 800aa02:	bf00      	nop
}
 800aa04:	3708      	adds	r7, #8
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}
 800aa0a:	bf00      	nop
 800aa0c:	20000428 	.word	0x20000428
 800aa10:	0800aa15 	.word	0x0800aa15

0800aa14 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b082      	sub	sp, #8
 800aa18:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800aa1a:	e00c      	b.n	800aa36 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800aa1c:	1d3b      	adds	r3, r7, #4
 800aa1e:	4619      	mov	r1, r3
 800aa20:	480a      	ldr	r0, [pc, #40]	@ (800aa4c <SendFreeBuf+0x38>)
 800aa22:	f000 fa50 	bl	800aec6 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800aa26:	4b0a      	ldr	r3, [pc, #40]	@ (800aa50 <SendFreeBuf+0x3c>)
 800aa28:	691b      	ldr	r3, [r3, #16]
 800aa2a:	691b      	ldr	r3, [r3, #16]
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	4611      	mov	r1, r2
 800aa30:	4618      	mov	r0, r3
 800aa32:	f000 fa01 	bl	800ae38 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800aa36:	4805      	ldr	r0, [pc, #20]	@ (800aa4c <SendFreeBuf+0x38>)
 800aa38:	f000 f9b6 	bl	800ada8 <LST_is_empty>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d0ec      	beq.n	800aa1c <SendFreeBuf+0x8>
  }

  return;
 800aa42:	bf00      	nop
}
 800aa44:	3708      	adds	r7, #8
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bd80      	pop	{r7, pc}
 800aa4a:	bf00      	nop
 800aa4c:	20000428 	.word	0x20000428
 800aa50:	20030000 	.word	0x20030000

0800aa54 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800aa58:	4805      	ldr	r0, [pc, #20]	@ (800aa70 <TL_TRACES_Init+0x1c>)
 800aa5a:	f000 f995 	bl	800ad88 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800aa5e:	4b05      	ldr	r3, [pc, #20]	@ (800aa74 <TL_TRACES_Init+0x20>)
 800aa60:	695b      	ldr	r3, [r3, #20]
 800aa62:	4a03      	ldr	r2, [pc, #12]	@ (800aa70 <TL_TRACES_Init+0x1c>)
 800aa64:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800aa66:	f003 fa07 	bl	800de78 <HW_IPCC_TRACES_Init>

  return;
 800aa6a:	bf00      	nop
}
 800aa6c:	bd80      	pop	{r7, pc}
 800aa6e:	bf00      	nop
 800aa70:	200300c0 	.word	0x200300c0
 800aa74:	20030000 	.word	0x20030000

0800aa78 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b082      	sub	sp, #8
 800aa7c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800aa7e:	e008      	b.n	800aa92 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800aa80:	1d3b      	adds	r3, r7, #4
 800aa82:	4619      	mov	r1, r3
 800aa84:	4808      	ldr	r0, [pc, #32]	@ (800aaa8 <HW_IPCC_TRACES_EvtNot+0x30>)
 800aa86:	f000 fa1e 	bl	800aec6 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f000 f80d 	bl	800aaac <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800aa92:	4805      	ldr	r0, [pc, #20]	@ (800aaa8 <HW_IPCC_TRACES_EvtNot+0x30>)
 800aa94:	f000 f988 	bl	800ada8 <LST_is_empty>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d0f0      	beq.n	800aa80 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800aa9e:	bf00      	nop
}
 800aaa0:	3708      	adds	r7, #8
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}
 800aaa6:	bf00      	nop
 800aaa8:	200300c0 	.word	0x200300c0

0800aaac <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800aaac:	b480      	push	{r7}
 800aaae:	b083      	sub	sp, #12
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800aab4:	bf00      	nop
 800aab6:	370c      	adds	r7, #12
 800aab8:	46bd      	mov	sp, r7
 800aaba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabe:	4770      	bx	lr

0800aac0 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b087      	sub	sp, #28
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	4603      	mov	r3, r0
 800aac8:	6039      	str	r1, [r7, #0]
 800aaca:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 800aacc:	79fb      	ldrb	r3, [r7, #7]
 800aace:	2b08      	cmp	r3, #8
 800aad0:	d84c      	bhi.n	800ab6c <OutputDbgTrace+0xac>
 800aad2:	a201      	add	r2, pc, #4	@ (adr r2, 800aad8 <OutputDbgTrace+0x18>)
 800aad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aad8:	0800aafd 	.word	0x0800aafd
 800aadc:	0800ab21 	.word	0x0800ab21
 800aae0:	0800ab2d 	.word	0x0800ab2d
 800aae4:	0800ab27 	.word	0x0800ab27
 800aae8:	0800ab6d 	.word	0x0800ab6d
 800aaec:	0800ab41 	.word	0x0800ab41
 800aaf0:	0800ab4d 	.word	0x0800ab4d
 800aaf4:	0800ab53 	.word	0x0800ab53
 800aaf8:	0800ab61 	.word	0x0800ab61
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	7a5b      	ldrb	r3, [r3, #9]
 800ab04:	2bff      	cmp	r3, #255	@ 0xff
 800ab06:	d005      	beq.n	800ab14 <OutputDbgTrace+0x54>
 800ab08:	2bff      	cmp	r3, #255	@ 0xff
 800ab0a:	dc05      	bgt.n	800ab18 <OutputDbgTrace+0x58>
 800ab0c:	2b0e      	cmp	r3, #14
 800ab0e:	d005      	beq.n	800ab1c <OutputDbgTrace+0x5c>
 800ab10:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 800ab12:	e001      	b.n	800ab18 <OutputDbgTrace+0x58>
      break;
 800ab14:	bf00      	nop
 800ab16:	e02a      	b.n	800ab6e <OutputDbgTrace+0xae>
      break;
 800ab18:	bf00      	nop
 800ab1a:	e028      	b.n	800ab6e <OutputDbgTrace+0xae>
      break;
 800ab1c:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 800ab1e:	e026      	b.n	800ab6e <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800ab24:	e023      	b.n	800ab6e <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 800ab2a:	e020      	b.n	800ab6e <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800ab30:	697b      	ldr	r3, [r7, #20]
 800ab32:	7a5b      	ldrb	r3, [r3, #9]
 800ab34:	2b0e      	cmp	r3, #14
 800ab36:	d001      	beq.n	800ab3c <OutputDbgTrace+0x7c>
 800ab38:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 800ab3a:	e000      	b.n	800ab3e <OutputDbgTrace+0x7e>
      break;
 800ab3c:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800ab3e:	e016      	b.n	800ab6e <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	7a5b      	ldrb	r3, [r3, #9]
 800ab48:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800ab4a:	e010      	b.n	800ab6e <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800ab50:	e00d      	b.n	800ab6e <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 800ab56:	693b      	ldr	r3, [r7, #16]
 800ab58:	785b      	ldrb	r3, [r3, #1]
 800ab5a:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 800ab5c:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 800ab5e:	e006      	b.n	800ab6e <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800ab64:	697b      	ldr	r3, [r7, #20]
 800ab66:	7a5b      	ldrb	r3, [r3, #9]
 800ab68:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800ab6a:	e000      	b.n	800ab6e <OutputDbgTrace+0xae>
    
  default:
    break;
 800ab6c:	bf00      	nop
  }
  
  return;
 800ab6e:	bf00      	nop
}
 800ab70:	371c      	adds	r7, #28
 800ab72:	46bd      	mov	sp, r7
 800ab74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab78:	4770      	bx	lr
 800ab7a:	bf00      	nop

0800ab7c <DbgTraceGetFileName>:
 * @param  *fullPath Fullpath string (path + filename)
 * @retval char* Pointer on filename string
 */

const char *DbgTraceGetFileName(const char *fullpath)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b084      	sub	sp, #16
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
  const char *ret = fullpath;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	60fb      	str	r3, [r7, #12]

  if (strrchr(fullpath, '\\') != NULL)
 800ab88:	215c      	movs	r1, #92	@ 0x5c
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f003 fee6 	bl	800e95c <strrchr>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d007      	beq.n	800aba6 <DbgTraceGetFileName+0x2a>
  {
    ret = strrchr(fullpath, '\\') + 1;
 800ab96:	215c      	movs	r1, #92	@ 0x5c
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f003 fedf 	bl	800e95c <strrchr>
 800ab9e:	4603      	mov	r3, r0
 800aba0:	3301      	adds	r3, #1
 800aba2:	60fb      	str	r3, [r7, #12]
 800aba4:	e00d      	b.n	800abc2 <DbgTraceGetFileName+0x46>
  }
  else if (strrchr(fullpath, '/') != NULL)
 800aba6:	212f      	movs	r1, #47	@ 0x2f
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f003 fed7 	bl	800e95c <strrchr>
 800abae:	4603      	mov	r3, r0
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d006      	beq.n	800abc2 <DbgTraceGetFileName+0x46>
  {
    ret = strrchr(fullpath, '/') + 1;
 800abb4:	212f      	movs	r1, #47	@ 0x2f
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f003 fed0 	bl	800e95c <strrchr>
 800abbc:	4603      	mov	r3, r0
 800abbe:	3301      	adds	r3, #1
 800abc0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800abc2:	68fb      	ldr	r3, [r7, #12]
}
 800abc4:	4618      	mov	r0, r3
 800abc6:	3710      	adds	r7, #16
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd80      	pop	{r7, pc}

0800abcc <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b086      	sub	sp, #24
 800abd0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abd2:	f3ef 8310 	mrs	r3, PRIMASK
 800abd6:	60fb      	str	r3, [r7, #12]
  return(result);
 800abd8:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800abda:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800abdc:	b672      	cpsid	i
}
 800abde:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800abe0:	1cbb      	adds	r3, r7, #2
 800abe2:	4619      	mov	r1, r3
 800abe4:	4812      	ldr	r0, [pc, #72]	@ (800ac30 <DbgTrace_TxCpltCallback+0x64>)
 800abe6:	f000 fbe5 	bl	800b3b4 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800abea:	1cbb      	adds	r3, r7, #2
 800abec:	4619      	mov	r1, r3
 800abee:	4810      	ldr	r0, [pc, #64]	@ (800ac30 <DbgTrace_TxCpltCallback+0x64>)
 800abf0:	f000 fccf 	bl	800b592 <CircularQueue_Sense>
 800abf4:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800abf6:	693b      	ldr	r3, [r7, #16]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d00c      	beq.n	800ac16 <DbgTrace_TxCpltCallback+0x4a>
 800abfc:	697b      	ldr	r3, [r7, #20]
 800abfe:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	f383 8810 	msr	PRIMASK, r3
}
 800ac06:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800ac08:	887b      	ldrh	r3, [r7, #2]
 800ac0a:	4a0a      	ldr	r2, [pc, #40]	@ (800ac34 <DbgTrace_TxCpltCallback+0x68>)
 800ac0c:	4619      	mov	r1, r3
 800ac0e:	6938      	ldr	r0, [r7, #16]
 800ac10:	f7f6 f8d1 	bl	8000db6 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800ac14:	e008      	b.n	800ac28 <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800ac16:	4b08      	ldr	r3, [pc, #32]	@ (800ac38 <DbgTrace_TxCpltCallback+0x6c>)
 800ac18:	2201      	movs	r2, #1
 800ac1a:	701a      	strb	r2, [r3, #0]
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	f383 8810 	msr	PRIMASK, r3
}
 800ac26:	bf00      	nop
}
 800ac28:	bf00      	nop
 800ac2a:	3718      	adds	r7, #24
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}
 800ac30:	20000444 	.word	0x20000444
 800ac34:	0800abcd 	.word	0x0800abcd
 800ac38:	20000011 	.word	0x20000011

0800ac3c <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b082      	sub	sp, #8
 800ac40:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800ac42:	f7f6 f8b2 	bl	8000daa <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800ac46:	2302      	movs	r3, #2
 800ac48:	9300      	str	r3, [sp, #0]
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ac50:	4903      	ldr	r1, [pc, #12]	@ (800ac60 <DbgTraceInit+0x24>)
 800ac52:	4804      	ldr	r0, [pc, #16]	@ (800ac64 <DbgTraceInit+0x28>)
 800ac54:	f000 f956 	bl	800af04 <CircularQueue_Init>
#endif 
#endif
  return;
 800ac58:	bf00      	nop
}
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}
 800ac5e:	bf00      	nop
 800ac60:	20000464 	.word	0x20000464
 800ac64:	20000444 	.word	0x20000444

0800ac68 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b084      	sub	sp, #16
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	60f8      	str	r0, [r7, #12]
 800ac70:	60b9      	str	r1, [r7, #8]
 800ac72:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800ac74:	687a      	ldr	r2, [r7, #4]
 800ac76:	68b9      	ldr	r1, [r7, #8]
 800ac78:	68f8      	ldr	r0, [r7, #12]
 800ac7a:	f000 f805 	bl	800ac88 <DbgTraceWrite>
 800ac7e:	4603      	mov	r3, r0
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3710      	adds	r7, #16
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd80      	pop	{r7, pc}

0800ac88 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b08a      	sub	sp, #40	@ 0x28
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	60f8      	str	r0, [r7, #12]
 800ac90:	60b9      	str	r1, [r7, #8]
 800ac92:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800ac94:	2300      	movs	r3, #0
 800ac96:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac98:	f3ef 8310 	mrs	r3, PRIMASK
 800ac9c:	61bb      	str	r3, [r7, #24]
  return(result);
 800ac9e:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800aca0:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aca8:	d102      	bne.n	800acb0 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800acaa:	2300      	movs	r3, #0
 800acac:	627b      	str	r3, [r7, #36]	@ 0x24
 800acae:	e037      	b.n	800ad20 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	d006      	beq.n	800acc4 <DbgTraceWrite+0x3c>
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	2b02      	cmp	r3, #2
 800acba:	d003      	beq.n	800acc4 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800acbc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800acc0:	627b      	str	r3, [r7, #36]	@ 0x24
 800acc2:	e02d      	b.n	800ad20 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d02a      	beq.n	800ad20 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800acce:	b672      	cpsid	i
}
 800acd0:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	b29a      	uxth	r2, r3
 800acd6:	2301      	movs	r3, #1
 800acd8:	68b9      	ldr	r1, [r7, #8]
 800acda:	4814      	ldr	r0, [pc, #80]	@ (800ad2c <DbgTraceWrite+0xa4>)
 800acdc:	f000 f944 	bl	800af68 <CircularQueue_Add>
 800ace0:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800ace2:	69fb      	ldr	r3, [r7, #28]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d015      	beq.n	800ad14 <DbgTraceWrite+0x8c>
 800ace8:	4b11      	ldr	r3, [pc, #68]	@ (800ad30 <DbgTraceWrite+0xa8>)
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	b2db      	uxtb	r3, r3
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d010      	beq.n	800ad14 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800acf2:	4b0f      	ldr	r3, [pc, #60]	@ (800ad30 <DbgTraceWrite+0xa8>)
 800acf4:	2200      	movs	r2, #0
 800acf6:	701a      	strb	r2, [r3, #0]
 800acf8:	6a3b      	ldr	r3, [r7, #32]
 800acfa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	f383 8810 	msr	PRIMASK, r3
}
 800ad02:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	4a0a      	ldr	r2, [pc, #40]	@ (800ad34 <DbgTraceWrite+0xac>)
 800ad0a:	4619      	mov	r1, r3
 800ad0c:	69f8      	ldr	r0, [r7, #28]
 800ad0e:	f7f6 f852 	bl	8000db6 <DbgOutputTraces>
 800ad12:	e005      	b.n	800ad20 <DbgTraceWrite+0x98>
 800ad14:	6a3b      	ldr	r3, [r7, #32]
 800ad16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	f383 8810 	msr	PRIMASK, r3
}
 800ad1e:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800ad20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3728      	adds	r7, #40	@ 0x28
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}
 800ad2a:	bf00      	nop
 800ad2c:	20000444 	.word	0x20000444
 800ad30:	20000011 	.word	0x20000011
 800ad34:	0800abcd 	.word	0x0800abcd

0800ad38 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b085      	sub	sp, #20
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	4603      	mov	r3, r0
 800ad40:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800ad42:	4b0f      	ldr	r3, [pc, #60]	@ (800ad80 <OTP_Read+0x48>)
 800ad44:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ad46:	e002      	b.n	800ad4e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	3b08      	subs	r3, #8
 800ad4c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	3307      	adds	r3, #7
 800ad52:	781b      	ldrb	r3, [r3, #0]
 800ad54:	79fa      	ldrb	r2, [r7, #7]
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d003      	beq.n	800ad62 <OTP_Read+0x2a>
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	4a09      	ldr	r2, [pc, #36]	@ (800ad84 <OTP_Read+0x4c>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d1f2      	bne.n	800ad48 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	3307      	adds	r3, #7
 800ad66:	781b      	ldrb	r3, [r3, #0]
 800ad68:	79fa      	ldrb	r2, [r7, #7]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d001      	beq.n	800ad72 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800ad72:	68fb      	ldr	r3, [r7, #12]
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	3714      	adds	r7, #20
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7e:	4770      	bx	lr
 800ad80:	1fff73f8 	.word	0x1fff73f8
 800ad84:	1fff7000 	.word	0x1fff7000

0800ad88 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b083      	sub	sp, #12
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	687a      	ldr	r2, [r7, #4]
 800ad94:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	687a      	ldr	r2, [r7, #4]
 800ad9a:	605a      	str	r2, [r3, #4]
}
 800ad9c:	bf00      	nop
 800ad9e:	370c      	adds	r7, #12
 800ada0:	46bd      	mov	sp, r7
 800ada2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada6:	4770      	bx	lr

0800ada8 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800ada8:	b480      	push	{r7}
 800adaa:	b087      	sub	sp, #28
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800adb0:	f3ef 8310 	mrs	r3, PRIMASK
 800adb4:	60fb      	str	r3, [r7, #12]
  return(result);
 800adb6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800adb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800adba:	b672      	cpsid	i
}
 800adbc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	687a      	ldr	r2, [r7, #4]
 800adc4:	429a      	cmp	r2, r3
 800adc6:	d102      	bne.n	800adce <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800adc8:	2301      	movs	r3, #1
 800adca:	75fb      	strb	r3, [r7, #23]
 800adcc:	e001      	b.n	800add2 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800adce:	2300      	movs	r3, #0
 800add0:	75fb      	strb	r3, [r7, #23]
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	f383 8810 	msr	PRIMASK, r3
}
 800addc:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800adde:	7dfb      	ldrb	r3, [r7, #23]
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	371c      	adds	r7, #28
 800ade4:	46bd      	mov	sp, r7
 800ade6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adea:	4770      	bx	lr

0800adec <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800adec:	b480      	push	{r7}
 800adee:	b087      	sub	sp, #28
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800adf6:	f3ef 8310 	mrs	r3, PRIMASK
 800adfa:	60fb      	str	r3, [r7, #12]
  return(result);
 800adfc:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800adfe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ae00:	b672      	cpsid	i
}
 800ae02:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681a      	ldr	r2, [r3, #0]
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	687a      	ldr	r2, [r7, #4]
 800ae10:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	683a      	ldr	r2, [r7, #0]
 800ae16:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	683a      	ldr	r2, [r7, #0]
 800ae1e:	605a      	str	r2, [r3, #4]
 800ae20:	697b      	ldr	r3, [r7, #20]
 800ae22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae24:	693b      	ldr	r3, [r7, #16]
 800ae26:	f383 8810 	msr	PRIMASK, r3
}
 800ae2a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ae2c:	bf00      	nop
 800ae2e:	371c      	adds	r7, #28
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr

0800ae38 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b087      	sub	sp, #28
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
 800ae40:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae42:	f3ef 8310 	mrs	r3, PRIMASK
 800ae46:	60fb      	str	r3, [r7, #12]
  return(result);
 800ae48:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ae4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ae4c:	b672      	cpsid	i
}
 800ae4e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	687a      	ldr	r2, [r7, #4]
 800ae54:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	685a      	ldr	r2, [r3, #4]
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	683a      	ldr	r2, [r7, #0]
 800ae62:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	685b      	ldr	r3, [r3, #4]
 800ae68:	683a      	ldr	r2, [r7, #0]
 800ae6a:	601a      	str	r2, [r3, #0]
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	f383 8810 	msr	PRIMASK, r3
}
 800ae76:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ae78:	bf00      	nop
 800ae7a:	371c      	adds	r7, #28
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae82:	4770      	bx	lr

0800ae84 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800ae84:	b480      	push	{r7}
 800ae86:	b087      	sub	sp, #28
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae8c:	f3ef 8310 	mrs	r3, PRIMASK
 800ae90:	60fb      	str	r3, [r7, #12]
  return(result);
 800ae92:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ae94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ae96:	b672      	cpsid	i
}
 800ae98:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	685b      	ldr	r3, [r3, #4]
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	6812      	ldr	r2, [r2, #0]
 800aea2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	687a      	ldr	r2, [r7, #4]
 800aeaa:	6852      	ldr	r2, [r2, #4]
 800aeac:	605a      	str	r2, [r3, #4]
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	f383 8810 	msr	PRIMASK, r3
}
 800aeb8:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800aeba:	bf00      	nop
 800aebc:	371c      	adds	r7, #28
 800aebe:	46bd      	mov	sp, r7
 800aec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec4:	4770      	bx	lr

0800aec6 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800aec6:	b580      	push	{r7, lr}
 800aec8:	b086      	sub	sp, #24
 800aeca:	af00      	add	r7, sp, #0
 800aecc:	6078      	str	r0, [r7, #4]
 800aece:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aed0:	f3ef 8310 	mrs	r3, PRIMASK
 800aed4:	60fb      	str	r3, [r7, #12]
  return(result);
 800aed6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800aed8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aeda:	b672      	cpsid	i
}
 800aedc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681a      	ldr	r2, [r3, #0]
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7ff ffca 	bl	800ae84 <LST_remove_node>
 800aef0:	697b      	ldr	r3, [r7, #20]
 800aef2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	f383 8810 	msr	PRIMASK, r3
}
 800aefa:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800aefc:	bf00      	nop
 800aefe:	3718      	adds	r7, #24
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}

0800af04 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800af04:	b480      	push	{r7}
 800af06:	b085      	sub	sp, #20
 800af08:	af00      	add	r7, sp, #0
 800af0a:	60f8      	str	r0, [r7, #12]
 800af0c:	60b9      	str	r1, [r7, #8]
 800af0e:	607a      	str	r2, [r7, #4]
 800af10:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	68ba      	ldr	r2, [r7, #8]
 800af16:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	2200      	movs	r2, #0
 800af1c:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	2200      	movs	r2, #0
 800af22:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	2200      	movs	r2, #0
 800af28:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	2200      	movs	r2, #0
 800af2e:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	687a      	ldr	r2, [r7, #4]
 800af34:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	887a      	ldrh	r2, [r7, #2]
 800af3a:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	7e3a      	ldrb	r2, [r7, #24]
 800af40:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800af42:	7e3b      	ldrb	r3, [r7, #24]
 800af44:	f003 0302 	and.w	r3, r3, #2
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d006      	beq.n	800af5a <CircularQueue_Init+0x56>
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	891b      	ldrh	r3, [r3, #8]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d002      	beq.n	800af5a <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800af54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800af58:	e000      	b.n	800af5c <CircularQueue_Init+0x58>
  }
  return 0;
 800af5a:	2300      	movs	r3, #0
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3714      	adds	r7, #20
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b08e      	sub	sp, #56	@ 0x38
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	603b      	str	r3, [r7, #0]
 800af74:	4613      	mov	r3, r2
 800af76:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800af78:	2300      	movs	r3, #0
 800af7a:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800af7c:	2300      	movs	r3, #0
 800af7e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800af80:	2300      	movs	r3, #0
 800af82:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800af84:	2300      	movs	r3, #0
 800af86:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af88:	2300      	movs	r3, #0
 800af8a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800af8c:	2300      	movs	r3, #0
 800af8e:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800af90:	2300      	movs	r3, #0
 800af92:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	891b      	ldrh	r3, [r3, #8]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d101      	bne.n	800afa0 <CircularQueue_Add+0x38>
 800af9c:	2302      	movs	r3, #2
 800af9e:	e000      	b.n	800afa2 <CircularQueue_Add+0x3a>
 800afa0:	2300      	movs	r3, #0
 800afa2:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	695b      	ldr	r3, [r3, #20]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d029      	beq.n	800b000 <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	891b      	ldrh	r3, [r3, #8]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d122      	bne.n	800affa <CircularQueue_Add+0x92>
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	681a      	ldr	r2, [r3, #0]
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	691b      	ldr	r3, [r3, #16]
 800afbc:	4413      	add	r3, r2
 800afbe:	781b      	ldrb	r3, [r3, #0]
 800afc0:	4618      	mov	r0, r3
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681a      	ldr	r2, [r3, #0]
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	691b      	ldr	r3, [r3, #16]
 800afca:	1c59      	adds	r1, r3, #1
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	685b      	ldr	r3, [r3, #4]
 800afd0:	4299      	cmp	r1, r3
 800afd2:	d306      	bcc.n	800afe2 <CircularQueue_Add+0x7a>
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	6919      	ldr	r1, [r3, #16]
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	1acb      	subs	r3, r1, r3
 800afde:	3301      	adds	r3, #1
 800afe0:	e002      	b.n	800afe8 <CircularQueue_Add+0x80>
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	691b      	ldr	r3, [r3, #16]
 800afe6:	3301      	adds	r3, #1
 800afe8:	4413      	add	r3, r2
 800afea:	781b      	ldrb	r3, [r3, #0]
 800afec:	021b      	lsls	r3, r3, #8
 800afee:	b29b      	uxth	r3, r3
 800aff0:	4403      	add	r3, r0
 800aff2:	b29b      	uxth	r3, r3
 800aff4:	3302      	adds	r3, #2
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	e001      	b.n	800affe <CircularQueue_Add+0x96>
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	891b      	ldrh	r3, [r3, #8]
 800affe:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	891b      	ldrh	r3, [r3, #8]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d002      	beq.n	800b00e <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	891b      	ldrh	r3, [r3, #8]
 800b00c:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	691a      	ldr	r2, [r3, #16]
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	68db      	ldr	r3, [r3, #12]
 800b016:	429a      	cmp	r2, r3
 800b018:	d307      	bcc.n	800b02a <CircularQueue_Add+0xc2>
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	685a      	ldr	r2, [r3, #4]
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	6919      	ldr	r1, [r3, #16]
 800b022:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b024:	440b      	add	r3, r1
 800b026:	1ad3      	subs	r3, r2, r3
 800b028:	e000      	b.n	800b02c <CircularQueue_Add+0xc4>
 800b02a:	2300      	movs	r3, #0
 800b02c:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800b02e:	88fa      	ldrh	r2, [r7, #6]
 800b030:	7ffb      	ldrb	r3, [r7, #31]
 800b032:	4413      	add	r3, r2
 800b034:	461a      	mov	r2, r3
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	fb02 f303 	mul.w	r3, r2, r3
 800b03c:	69ba      	ldr	r2, [r7, #24]
 800b03e:	429a      	cmp	r2, r3
 800b040:	d80b      	bhi.n	800b05a <CircularQueue_Add+0xf2>
 800b042:	88fa      	ldrh	r2, [r7, #6]
 800b044:	7ffb      	ldrb	r3, [r7, #31]
 800b046:	4413      	add	r3, r2
 800b048:	461a      	mov	r2, r3
 800b04a:	69bb      	ldr	r3, [r7, #24]
 800b04c:	fbb3 f1f2 	udiv	r1, r3, r2
 800b050:	fb01 f202 	mul.w	r2, r1, r2
 800b054:	1a9b      	subs	r3, r3, r2
 800b056:	b2db      	uxtb	r3, r3
 800b058:	e000      	b.n	800b05c <CircularQueue_Add+0xf4>
 800b05a:	2300      	movs	r3, #0
 800b05c:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800b05e:	7dfa      	ldrb	r2, [r7, #23]
 800b060:	7ffb      	ldrb	r3, [r7, #31]
 800b062:	429a      	cmp	r2, r3
 800b064:	bf8c      	ite	hi
 800b066:	2301      	movhi	r3, #1
 800b068:	2300      	movls	r3, #0
 800b06a:	b2db      	uxtb	r3, r3
 800b06c:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800b06e:	7fbb      	ldrb	r3, [r7, #30]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d008      	beq.n	800b086 <CircularQueue_Add+0x11e>
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	7f1b      	ldrb	r3, [r3, #28]
 800b078:	f003 0301 	and.w	r3, r3, #1
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d002      	beq.n	800b086 <CircularQueue_Add+0x11e>
 800b080:	7dfb      	ldrb	r3, [r7, #23]
 800b082:	b29b      	uxth	r3, r3
 800b084:	e000      	b.n	800b088 <CircularQueue_Add+0x120>
 800b086:	8bbb      	ldrh	r3, [r7, #28]
 800b088:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800b08a:	7fbb      	ldrb	r3, [r7, #30]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d008      	beq.n	800b0a2 <CircularQueue_Add+0x13a>
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	7f1b      	ldrb	r3, [r3, #28]
 800b094:	f003 0302 	and.w	r3, r3, #2
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d002      	beq.n	800b0a2 <CircularQueue_Add+0x13a>
 800b09c:	7ffb      	ldrb	r3, [r7, #31]
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	e000      	b.n	800b0a4 <CircularQueue_Add+0x13c>
 800b0a2:	8bbb      	ldrh	r3, [r7, #28]
 800b0a4:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800b0a6:	88fb      	ldrh	r3, [r7, #6]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	f000 817e 	beq.w	800b3aa <CircularQueue_Add+0x442>
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	695a      	ldr	r2, [r3, #20]
 800b0b2:	88f9      	ldrh	r1, [r7, #6]
 800b0b4:	7ffb      	ldrb	r3, [r7, #31]
 800b0b6:	440b      	add	r3, r1
 800b0b8:	4619      	mov	r1, r3
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	fb01 f303 	mul.w	r3, r1, r3
 800b0c0:	441a      	add	r2, r3
 800b0c2:	8bbb      	ldrh	r3, [r7, #28]
 800b0c4:	441a      	add	r2, r3
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	685b      	ldr	r3, [r3, #4]
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	f200 816d 	bhi.w	800b3aa <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b0d4:	e14a      	b.n	800b36c <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	691a      	ldr	r2, [r3, #16]
 800b0da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b0dc:	441a      	add	r2, r3
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	685b      	ldr	r3, [r3, #4]
 800b0e2:	429a      	cmp	r2, r3
 800b0e4:	d307      	bcc.n	800b0f6 <CircularQueue_Add+0x18e>
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	691a      	ldr	r2, [r3, #16]
 800b0ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b0ec:	441a      	add	r2, r3
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	685b      	ldr	r3, [r3, #4]
 800b0f2:	1ad3      	subs	r3, r2, r3
 800b0f4:	e003      	b.n	800b0fe <CircularQueue_Add+0x196>
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	691a      	ldr	r2, [r3, #16]
 800b0fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b0fc:	4413      	add	r3, r2
 800b0fe:	68fa      	ldr	r2, [r7, #12]
 800b100:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	691b      	ldr	r3, [r3, #16]
 800b106:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	891b      	ldrh	r3, [r3, #8]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d130      	bne.n	800b172 <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681a      	ldr	r2, [r3, #0]
 800b114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b116:	1c59      	adds	r1, r3, #1
 800b118:	6339      	str	r1, [r7, #48]	@ 0x30
 800b11a:	4413      	add	r3, r2
 800b11c:	88fa      	ldrh	r2, [r7, #6]
 800b11e:	b2d2      	uxtb	r2, r2
 800b120:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	685b      	ldr	r3, [r3, #4]
 800b126:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b128:	429a      	cmp	r2, r3
 800b12a:	d304      	bcc.n	800b136 <CircularQueue_Add+0x1ce>
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	685b      	ldr	r3, [r3, #4]
 800b130:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b132:	1ad3      	subs	r3, r2, r3
 800b134:	e000      	b.n	800b138 <CircularQueue_Add+0x1d0>
 800b136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b138:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800b13a:	88fb      	ldrh	r3, [r7, #6]
 800b13c:	0a1b      	lsrs	r3, r3, #8
 800b13e:	b298      	uxth	r0, r3
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681a      	ldr	r2, [r3, #0]
 800b144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b146:	1c59      	adds	r1, r3, #1
 800b148:	6339      	str	r1, [r7, #48]	@ 0x30
 800b14a:	4413      	add	r3, r2
 800b14c:	b2c2      	uxtb	r2, r0
 800b14e:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	685b      	ldr	r3, [r3, #4]
 800b154:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b156:	429a      	cmp	r2, r3
 800b158:	d304      	bcc.n	800b164 <CircularQueue_Add+0x1fc>
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	685b      	ldr	r3, [r3, #4]
 800b15e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b160:	1ad3      	subs	r3, r2, r3
 800b162:	e000      	b.n	800b166 <CircularQueue_Add+0x1fe>
 800b164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b166:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	695b      	ldr	r3, [r3, #20]
 800b16c:	1c9a      	adds	r2, r3, #2
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800b172:	88fa      	ldrh	r2, [r7, #6]
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	6859      	ldr	r1, [r3, #4]
 800b178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b17a:	1acb      	subs	r3, r1, r3
 800b17c:	4293      	cmp	r3, r2
 800b17e:	bf28      	it	cs
 800b180:	4613      	movcs	r3, r2
 800b182:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800b184:	88fb      	ldrh	r3, [r7, #6]
 800b186:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b188:	429a      	cmp	r2, r3
 800b18a:	d007      	beq.n	800b19c <CircularQueue_Add+0x234>
 800b18c:	88fb      	ldrh	r3, [r7, #6]
 800b18e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b190:	429a      	cmp	r2, r3
 800b192:	d225      	bcs.n	800b1e0 <CircularQueue_Add+0x278>
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	7f1b      	ldrb	r3, [r3, #28]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d121      	bne.n	800b1e0 <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681a      	ldr	r2, [r3, #0]
 800b1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1a2:	18d0      	adds	r0, r2, r3
 800b1a4:	88fb      	ldrh	r3, [r7, #6]
 800b1a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b1a8:	fb02 f303 	mul.w	r3, r2, r3
 800b1ac:	68ba      	ldr	r2, [r7, #8]
 800b1ae:	4413      	add	r3, r2
 800b1b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b1b2:	4619      	mov	r1, r3
 800b1b4:	f003 fc5b 	bl	800ea6e <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	695a      	ldr	r2, [r3, #20]
 800b1bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1be:	441a      	add	r2, r3
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800b1c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1ca:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800b1cc:	88fa      	ldrh	r2, [r7, #6]
 800b1ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1d0:	1ad3      	subs	r3, r2, r3
 800b1d2:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800b1d4:	7ffb      	ldrb	r3, [r7, #31]
 800b1d6:	b29a      	uxth	r2, r3
 800b1d8:	88fb      	ldrh	r3, [r7, #6]
 800b1da:	4413      	add	r3, r2
 800b1dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b1de:	e0a4      	b.n	800b32a <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800b1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	f000 80a1 	beq.w	800b32a <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	7f1b      	ldrb	r3, [r3, #28]
 800b1ec:	f003 0301 	and.w	r3, r3, #1
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d03a      	beq.n	800b26a <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	891b      	ldrh	r3, [r3, #8]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d10d      	bne.n	800b218 <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681a      	ldr	r2, [r3, #0]
 800b200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b202:	3b02      	subs	r3, #2
 800b204:	4413      	add	r3, r2
 800b206:	22ff      	movs	r2, #255	@ 0xff
 800b208:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681a      	ldr	r2, [r3, #0]
 800b20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b210:	3b01      	subs	r3, #1
 800b212:	4413      	add	r3, r2
 800b214:	22ff      	movs	r2, #255	@ 0xff
 800b216:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	695a      	ldr	r2, [r3, #20]
 800b21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b21e:	441a      	add	r2, r3
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800b224:	2300      	movs	r3, #0
 800b226:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800b228:	88fb      	ldrh	r3, [r7, #6]
 800b22a:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800b22c:	2300      	movs	r3, #0
 800b22e:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	891b      	ldrh	r3, [r3, #8]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d16f      	bne.n	800b318 <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681a      	ldr	r2, [r3, #0]
 800b23c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b23e:	1c59      	adds	r1, r3, #1
 800b240:	6339      	str	r1, [r7, #48]	@ 0x30
 800b242:	4413      	add	r3, r2
 800b244:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b246:	b2d2      	uxtb	r2, r2
 800b248:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800b24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b24c:	0a18      	lsrs	r0, r3, #8
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	681a      	ldr	r2, [r3, #0]
 800b252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b254:	1c59      	adds	r1, r3, #1
 800b256:	6339      	str	r1, [r7, #48]	@ 0x30
 800b258:	4413      	add	r3, r2
 800b25a:	b2c2      	uxtb	r2, r0
 800b25c:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	695b      	ldr	r3, [r3, #20]
 800b262:	1c9a      	adds	r2, r3, #2
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	615a      	str	r2, [r3, #20]
 800b268:	e056      	b.n	800b318 <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	7f1b      	ldrb	r3, [r3, #28]
 800b26e:	f003 0302 	and.w	r3, r3, #2
 800b272:	2b00      	cmp	r3, #0
 800b274:	d050      	beq.n	800b318 <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	891b      	ldrh	r3, [r3, #8]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d14a      	bne.n	800b314 <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681a      	ldr	r2, [r3, #0]
 800b282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b284:	3b02      	subs	r3, #2
 800b286:	4413      	add	r3, r2
 800b288:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b28a:	b2d2      	uxtb	r2, r2
 800b28c:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800b28e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b290:	0a19      	lsrs	r1, r3, #8
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681a      	ldr	r2, [r3, #0]
 800b296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b298:	3b01      	subs	r3, #1
 800b29a:	4413      	add	r3, r2
 800b29c:	b2ca      	uxtb	r2, r1
 800b29e:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	681a      	ldr	r2, [r3, #0]
 800b2a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a6:	18d0      	adds	r0, r2, r3
 800b2a8:	88fb      	ldrh	r3, [r7, #6]
 800b2aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2ac:	fb02 f303 	mul.w	r3, r2, r3
 800b2b0:	68ba      	ldr	r2, [r7, #8]
 800b2b2:	4413      	add	r3, r2
 800b2b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	f003 fbd9 	bl	800ea6e <memcpy>
             q->byteCount += NbBytesToCopy; 
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	695a      	ldr	r2, [r3, #20]
 800b2c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c2:	441a      	add	r2, r3
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800b2c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ca:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800b2cc:	88fa      	ldrh	r2, [r7, #6]
 800b2ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2d0:	1ad3      	subs	r3, r2, r3
 800b2d2:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	699b      	ldr	r3, [r3, #24]
 800b2d8:	1c5a      	adds	r2, r3, #1
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800b2de:	2300      	movs	r3, #0
 800b2e0:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	681a      	ldr	r2, [r3, #0]
 800b2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e8:	1c59      	adds	r1, r3, #1
 800b2ea:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2ec:	4413      	add	r3, r2
 800b2ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b2f0:	b2d2      	uxtb	r2, r2
 800b2f2:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800b2f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2f6:	0a18      	lsrs	r0, r3, #8
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681a      	ldr	r2, [r3, #0]
 800b2fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2fe:	1c59      	adds	r1, r3, #1
 800b300:	6339      	str	r1, [r7, #48]	@ 0x30
 800b302:	4413      	add	r3, r2
 800b304:	b2c2      	uxtb	r2, r0
 800b306:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	695b      	ldr	r3, [r3, #20]
 800b30c:	1c9a      	adds	r2, r3, #2
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	615a      	str	r2, [r3, #20]
 800b312:	e001      	b.n	800b318 <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800b314:	2300      	movs	r3, #0
 800b316:	e049      	b.n	800b3ac <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800b318:	7ffb      	ldrb	r3, [r7, #31]
 800b31a:	b29a      	uxth	r2, r3
 800b31c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b31e:	b29b      	uxth	r3, r3
 800b320:	4413      	add	r3, r2
 800b322:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2200      	movs	r2, #0
 800b328:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800b32a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d015      	beq.n	800b35c <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	681a      	ldr	r2, [r3, #0]
 800b334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b336:	18d0      	adds	r0, r2, r3
 800b338:	88fb      	ldrh	r3, [r7, #6]
 800b33a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b33c:	fb03 f202 	mul.w	r2, r3, r2
 800b340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b342:	4413      	add	r3, r2
 800b344:	68ba      	ldr	r2, [r7, #8]
 800b346:	4413      	add	r3, r2
 800b348:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b34a:	4619      	mov	r1, r3
 800b34c:	f003 fb8f 	bl	800ea6e <memcpy>
        q->byteCount += NbBytesToCopy;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	695a      	ldr	r2, [r3, #20]
 800b354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b356:	441a      	add	r2, r3
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	699b      	ldr	r3, [r3, #24]
 800b360:	1c5a      	adds	r2, r3, #1
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800b366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b368:	3301      	adds	r3, #1
 800b36a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b36c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	429a      	cmp	r2, r3
 800b372:	f4ff aeb0 	bcc.w	800b0d6 <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681a      	ldr	r2, [r3, #0]
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	6919      	ldr	r1, [r3, #16]
 800b37e:	7ffb      	ldrb	r3, [r7, #31]
 800b380:	4419      	add	r1, r3
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	685b      	ldr	r3, [r3, #4]
 800b386:	4299      	cmp	r1, r3
 800b388:	d307      	bcc.n	800b39a <CircularQueue_Add+0x432>
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	6919      	ldr	r1, [r3, #16]
 800b38e:	7ffb      	ldrb	r3, [r7, #31]
 800b390:	4419      	add	r1, r3
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	1acb      	subs	r3, r1, r3
 800b398:	e003      	b.n	800b3a2 <CircularQueue_Add+0x43a>
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	6919      	ldr	r1, [r3, #16]
 800b39e:	7ffb      	ldrb	r3, [r7, #31]
 800b3a0:	440b      	add	r3, r1
 800b3a2:	4413      	add	r3, r2
 800b3a4:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800b3a6:	6a3b      	ldr	r3, [r7, #32]
 800b3a8:	e000      	b.n	800b3ac <CircularQueue_Add+0x444>
    return NULL;
 800b3aa:	2300      	movs	r3, #0
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3738      	adds	r7, #56	@ 0x38
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}

0800b3b4 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800b3b4:	b480      	push	{r7}
 800b3b6:	b085      	sub	sp, #20
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
 800b3bc:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	891b      	ldrh	r3, [r3, #8]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d101      	bne.n	800b3d2 <CircularQueue_Remove+0x1e>
 800b3ce:	2302      	movs	r3, #2
 800b3d0:	e000      	b.n	800b3d4 <CircularQueue_Remove+0x20>
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	695b      	ldr	r3, [r3, #20]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	f000 80ca 	beq.w	800b578 <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	891b      	ldrh	r3, [r3, #8]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d120      	bne.n	800b42e <CircularQueue_Remove+0x7a>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681a      	ldr	r2, [r3, #0]
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	4413      	add	r3, r2
 800b3f6:	781b      	ldrb	r3, [r3, #0]
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681a      	ldr	r2, [r3, #0]
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	68db      	ldr	r3, [r3, #12]
 800b402:	1c59      	adds	r1, r3, #1
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	685b      	ldr	r3, [r3, #4]
 800b408:	4299      	cmp	r1, r3
 800b40a:	d306      	bcc.n	800b41a <CircularQueue_Remove+0x66>
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	68d9      	ldr	r1, [r3, #12]
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	1acb      	subs	r3, r1, r3
 800b416:	3301      	adds	r3, #1
 800b418:	e002      	b.n	800b420 <CircularQueue_Remove+0x6c>
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	68db      	ldr	r3, [r3, #12]
 800b41e:	3301      	adds	r3, #1
 800b420:	4413      	add	r3, r2
 800b422:	781b      	ldrb	r3, [r3, #0]
 800b424:	021b      	lsls	r3, r3, #8
 800b426:	b29b      	uxth	r3, r3
 800b428:	4403      	add	r3, r0
 800b42a:	b29b      	uxth	r3, r3
 800b42c:	e001      	b.n	800b432 <CircularQueue_Remove+0x7e>
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	891b      	ldrh	r3, [r3, #8]
 800b432:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	7f1b      	ldrb	r3, [r3, #28]
 800b438:	f003 0301 	and.w	r3, r3, #1
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d056      	beq.n	800b4ee <CircularQueue_Remove+0x13a>
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	7f1b      	ldrb	r3, [r3, #28]
 800b444:	f003 0302 	and.w	r3, r3, #2
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d150      	bne.n	800b4ee <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b44c:	897b      	ldrh	r3, [r7, #10]
 800b44e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b452:	4293      	cmp	r3, r2
 800b454:	d103      	bne.n	800b45e <CircularQueue_Remove+0xaa>
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	891b      	ldrh	r3, [r3, #8]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d012      	beq.n	800b484 <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	68da      	ldr	r2, [r3, #12]
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b466:	429a      	cmp	r2, r3
 800b468:	d941      	bls.n	800b4ee <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	891b      	ldrh	r3, [r3, #8]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d03d      	beq.n	800b4ee <CircularQueue_Remove+0x13a>
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	685a      	ldr	r2, [r3, #4]
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	68db      	ldr	r3, [r3, #12]
 800b47a:	1ad3      	subs	r3, r2, r3
 800b47c:	687a      	ldr	r2, [r7, #4]
 800b47e:	8912      	ldrh	r2, [r2, #8]
 800b480:	4293      	cmp	r3, r2
 800b482:	d234      	bcs.n	800b4ee <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	695a      	ldr	r2, [r3, #20]
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	68d9      	ldr	r1, [r3, #12]
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	1acb      	subs	r3, r1, r3
 800b492:	441a      	add	r2, r3
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2200      	movs	r2, #0
 800b49c:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	891b      	ldrh	r3, [r3, #8]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d120      	bne.n	800b4e8 <CircularQueue_Remove+0x134>
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681a      	ldr	r2, [r3, #0]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	68db      	ldr	r3, [r3, #12]
 800b4ae:	4413      	add	r3, r2
 800b4b0:	781b      	ldrb	r3, [r3, #0]
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681a      	ldr	r2, [r3, #0]
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	68db      	ldr	r3, [r3, #12]
 800b4bc:	1c59      	adds	r1, r3, #1
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	685b      	ldr	r3, [r3, #4]
 800b4c2:	4299      	cmp	r1, r3
 800b4c4:	d306      	bcc.n	800b4d4 <CircularQueue_Remove+0x120>
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	68d9      	ldr	r1, [r3, #12]
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	685b      	ldr	r3, [r3, #4]
 800b4ce:	1acb      	subs	r3, r1, r3
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	e002      	b.n	800b4da <CircularQueue_Remove+0x126>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	68db      	ldr	r3, [r3, #12]
 800b4d8:	3301      	adds	r3, #1
 800b4da:	4413      	add	r3, r2
 800b4dc:	781b      	ldrb	r3, [r3, #0]
 800b4de:	021b      	lsls	r3, r3, #8
 800b4e0:	b29b      	uxth	r3, r3
 800b4e2:	4403      	add	r3, r0
 800b4e4:	b29b      	uxth	r3, r3
 800b4e6:	e001      	b.n	800b4ec <CircularQueue_Remove+0x138>
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	891b      	ldrh	r3, [r3, #8]
 800b4ec:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681a      	ldr	r2, [r3, #0]
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	68d9      	ldr	r1, [r3, #12]
 800b4f6:	7a7b      	ldrb	r3, [r7, #9]
 800b4f8:	4419      	add	r1, r3
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	685b      	ldr	r3, [r3, #4]
 800b4fe:	4299      	cmp	r1, r3
 800b500:	d307      	bcc.n	800b512 <CircularQueue_Remove+0x15e>
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	68d9      	ldr	r1, [r3, #12]
 800b506:	7a7b      	ldrb	r3, [r7, #9]
 800b508:	4419      	add	r1, r3
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	685b      	ldr	r3, [r3, #4]
 800b50e:	1acb      	subs	r3, r1, r3
 800b510:	e003      	b.n	800b51a <CircularQueue_Remove+0x166>
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	68d9      	ldr	r1, [r3, #12]
 800b516:	7a7b      	ldrb	r3, [r7, #9]
 800b518:	440b      	add	r3, r1
 800b51a:	4413      	add	r3, r2
 800b51c:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	695b      	ldr	r3, [r3, #20]
 800b522:	8979      	ldrh	r1, [r7, #10]
 800b524:	7a7a      	ldrb	r2, [r7, #9]
 800b526:	440a      	add	r2, r1
 800b528:	1a9a      	subs	r2, r3, r2
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	695b      	ldr	r3, [r3, #20]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d01b      	beq.n	800b56e <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	68da      	ldr	r2, [r3, #12]
 800b53a:	897b      	ldrh	r3, [r7, #10]
 800b53c:	441a      	add	r2, r3
 800b53e:	7a7b      	ldrb	r3, [r7, #9]
 800b540:	441a      	add	r2, r3
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	429a      	cmp	r2, r3
 800b548:	d309      	bcc.n	800b55e <CircularQueue_Remove+0x1aa>
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	68da      	ldr	r2, [r3, #12]
 800b54e:	897b      	ldrh	r3, [r7, #10]
 800b550:	441a      	add	r2, r3
 800b552:	7a7b      	ldrb	r3, [r7, #9]
 800b554:	441a      	add	r2, r3
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	685b      	ldr	r3, [r3, #4]
 800b55a:	1ad3      	subs	r3, r2, r3
 800b55c:	e005      	b.n	800b56a <CircularQueue_Remove+0x1b6>
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	68da      	ldr	r2, [r3, #12]
 800b562:	897b      	ldrh	r3, [r7, #10]
 800b564:	441a      	add	r2, r3
 800b566:	7a7b      	ldrb	r3, [r7, #9]
 800b568:	4413      	add	r3, r2
 800b56a:	687a      	ldr	r2, [r7, #4]
 800b56c:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	699b      	ldr	r3, [r3, #24]
 800b572:	1e5a      	subs	r2, r3, #1
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d002      	beq.n	800b584 <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	897a      	ldrh	r2, [r7, #10]
 800b582:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800b584:	68fb      	ldr	r3, [r7, #12]
}
 800b586:	4618      	mov	r0, r3
 800b588:	3714      	adds	r7, #20
 800b58a:	46bd      	mov	sp, r7
 800b58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b590:	4770      	bx	lr

0800b592 <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800b592:	b480      	push	{r7}
 800b594:	b087      	sub	sp, #28
 800b596:	af00      	add	r7, sp, #0
 800b598:	6078      	str	r0, [r7, #4]
 800b59a:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800b59c:	2300      	movs	r3, #0
 800b59e:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	891b      	ldrh	r3, [r3, #8]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d101      	bne.n	800b5b0 <CircularQueue_Sense+0x1e>
 800b5ac:	2302      	movs	r3, #2
 800b5ae:	e000      	b.n	800b5b2 <CircularQueue_Sense+0x20>
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	695b      	ldr	r3, [r3, #20]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	f000 808e 	beq.w	800b6e2 <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	68db      	ldr	r3, [r3, #12]
 800b5ca:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	891b      	ldrh	r3, [r3, #8]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d120      	bne.n	800b616 <CircularQueue_Sense+0x84>
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681a      	ldr	r2, [r3, #0]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	68db      	ldr	r3, [r3, #12]
 800b5dc:	4413      	add	r3, r2
 800b5de:	781b      	ldrb	r3, [r3, #0]
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681a      	ldr	r2, [r3, #0]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	68db      	ldr	r3, [r3, #12]
 800b5ea:	1c59      	adds	r1, r3, #1
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	4299      	cmp	r1, r3
 800b5f2:	d306      	bcc.n	800b602 <CircularQueue_Sense+0x70>
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	68d9      	ldr	r1, [r3, #12]
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	1acb      	subs	r3, r1, r3
 800b5fe:	3301      	adds	r3, #1
 800b600:	e002      	b.n	800b608 <CircularQueue_Sense+0x76>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	68db      	ldr	r3, [r3, #12]
 800b606:	3301      	adds	r3, #1
 800b608:	4413      	add	r3, r2
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	021b      	lsls	r3, r3, #8
 800b60e:	b29b      	uxth	r3, r3
 800b610:	4403      	add	r3, r0
 800b612:	b29b      	uxth	r3, r3
 800b614:	e001      	b.n	800b61a <CircularQueue_Sense+0x88>
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	891b      	ldrh	r3, [r3, #8]
 800b61a:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	7f1b      	ldrb	r3, [r3, #28]
 800b620:	f003 0301 	and.w	r3, r3, #1
 800b624:	2b00      	cmp	r3, #0
 800b626:	d047      	beq.n	800b6b8 <CircularQueue_Sense+0x126>
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	7f1b      	ldrb	r3, [r3, #28]
 800b62c:	f003 0302 	and.w	r3, r3, #2
 800b630:	2b00      	cmp	r3, #0
 800b632:	d141      	bne.n	800b6b8 <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b634:	8a7b      	ldrh	r3, [r7, #18]
 800b636:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b63a:	4293      	cmp	r3, r2
 800b63c:	d103      	bne.n	800b646 <CircularQueue_Sense+0xb4>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	891b      	ldrh	r3, [r3, #8]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d012      	beq.n	800b66c <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	68da      	ldr	r2, [r3, #12]
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b64e:	429a      	cmp	r2, r3
 800b650:	d932      	bls.n	800b6b8 <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	891b      	ldrh	r3, [r3, #8]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d02e      	beq.n	800b6b8 <CircularQueue_Sense+0x126>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	685a      	ldr	r2, [r3, #4]
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	68db      	ldr	r3, [r3, #12]
 800b662:	1ad3      	subs	r3, r2, r3
 800b664:	687a      	ldr	r2, [r7, #4]
 800b666:	8912      	ldrh	r2, [r2, #8]
 800b668:	4293      	cmp	r3, r2
 800b66a:	d225      	bcs.n	800b6b8 <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800b66c:	2300      	movs	r3, #0
 800b66e:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	891b      	ldrh	r3, [r3, #8]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d11c      	bne.n	800b6b2 <CircularQueue_Sense+0x120>
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	4413      	add	r3, r2
 800b680:	781b      	ldrb	r3, [r3, #0]
 800b682:	4618      	mov	r0, r3
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681a      	ldr	r2, [r3, #0]
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	1c59      	adds	r1, r3, #1
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	685b      	ldr	r3, [r3, #4]
 800b690:	4299      	cmp	r1, r3
 800b692:	d305      	bcc.n	800b6a0 <CircularQueue_Sense+0x10e>
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	68f9      	ldr	r1, [r7, #12]
 800b69a:	1acb      	subs	r3, r1, r3
 800b69c:	3301      	adds	r3, #1
 800b69e:	e001      	b.n	800b6a4 <CircularQueue_Sense+0x112>
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	3301      	adds	r3, #1
 800b6a4:	4413      	add	r3, r2
 800b6a6:	781b      	ldrb	r3, [r3, #0]
 800b6a8:	021b      	lsls	r3, r3, #8
 800b6aa:	b29b      	uxth	r3, r3
 800b6ac:	4403      	add	r3, r0
 800b6ae:	b29b      	uxth	r3, r3
 800b6b0:	e001      	b.n	800b6b6 <CircularQueue_Sense+0x124>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	891b      	ldrh	r3, [r3, #8]
 800b6b6:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681a      	ldr	r2, [r3, #0]
 800b6bc:	7af9      	ldrb	r1, [r7, #11]
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	4419      	add	r1, r3
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	685b      	ldr	r3, [r3, #4]
 800b6c6:	4299      	cmp	r1, r3
 800b6c8:	d306      	bcc.n	800b6d8 <CircularQueue_Sense+0x146>
 800b6ca:	7af9      	ldrb	r1, [r7, #11]
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	4419      	add	r1, r3
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	685b      	ldr	r3, [r3, #4]
 800b6d4:	1acb      	subs	r3, r1, r3
 800b6d6:	e002      	b.n	800b6de <CircularQueue_Sense+0x14c>
 800b6d8:	7af9      	ldrb	r1, [r7, #11]
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	440b      	add	r3, r1
 800b6de:	4413      	add	r3, r2
 800b6e0:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d002      	beq.n	800b6ee <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	8a7a      	ldrh	r2, [r7, #18]
 800b6ec:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800b6ee:	697b      	ldr	r3, [r7, #20]
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	371c      	adds	r7, #28
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fa:	4770      	bx	lr

0800b6fc <PWM_SIGNAL_Init>:
#include "pwm_signal.h"

void PWM_SIGNAL_Init(PWM_SIGNAL_TypeDef *sPWMSignal, uint32_t freq_clk, uint32_t pre_scaler, uint8_t is_16_bit)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b085      	sub	sp, #20
 800b700:	af00      	add	r7, sp, #0
 800b702:	60f8      	str	r0, [r7, #12]
 800b704:	60b9      	str	r1, [r7, #8]
 800b706:	607a      	str	r2, [r7, #4]
 800b708:	70fb      	strb	r3, [r7, #3]
	if (!sPWMSignal) // Check se  null
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d009      	beq.n	800b724 <PWM_SIGNAL_Init+0x28>
	{
		return;
	}
	sPWMSignal->tim_freq = freq_clk / pre_scaler;
 800b710:	68ba      	ldr	r2, [r7, #8]
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	fbb2 f2f3 	udiv	r2, r2, r3
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	60da      	str	r2, [r3, #12]
	sPWMSignal->is_16_bit = is_16_bit;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	78fa      	ldrb	r2, [r7, #3]
 800b720:	741a      	strb	r2, [r3, #16]
 800b722:	e000      	b.n	800b726 <PWM_SIGNAL_Init+0x2a>
		return;
 800b724:	bf00      	nop
}
 800b726:	3714      	adds	r7, #20
 800b728:	46bd      	mov	sp, r7
 800b72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72e:	4770      	bx	lr

0800b730 <PWM_SIGNAL_ComputePWM>:

void PWM_SIGNAL_ComputePWM(PWM_SIGNAL_TypeDef *sPWMSignal, TIM_HandleTypeDef *htim, int channel, uint8_t is_rising)
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b086      	sub	sp, #24
 800b734:	af00      	add	r7, sp, #0
 800b736:	60f8      	str	r0, [r7, #12]
 800b738:	60b9      	str	r1, [r7, #8]
 800b73a:	607a      	str	r2, [r7, #4]
 800b73c:	70fb      	strb	r3, [r7, #3]
	if (!sPWMSignal) // Check se  null
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d01f      	beq.n	800b784 <PWM_SIGNAL_ComputePWM+0x54>
	{
		return;
	}
	uint32_t current = HAL_TIM_ReadCapturedValue(htim, channel);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	4619      	mov	r1, r3
 800b748:	68b8      	ldr	r0, [r7, #8]
 800b74a:	f7fb fa2b 	bl	8006ba4 <HAL_TIM_ReadCapturedValue>
 800b74e:	6138      	str	r0, [r7, #16]
	uint32_t diff = current - sPWMSignal->prec;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	693a      	ldr	r2, [r7, #16]
 800b756:	1ad3      	subs	r3, r2, r3
 800b758:	617b      	str	r3, [r7, #20]
	if (sPWMSignal->is_16_bit)
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	7c1b      	ldrb	r3, [r3, #16]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d002      	beq.n	800b768 <PWM_SIGNAL_ComputePWM+0x38>
	{
		diff = (uint16_t) diff;
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	b29b      	uxth	r3, r3
 800b766:	617b      	str	r3, [r7, #20]
	}

	if (is_rising)
 800b768:	78fb      	ldrb	r3, [r7, #3]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d006      	beq.n	800b77c <PWM_SIGNAL_ComputePWM+0x4c>
	{
		sPWMSignal->cycle_time = diff;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	697a      	ldr	r2, [r7, #20]
 800b772:	605a      	str	r2, [r3, #4]
		sPWMSignal->prec = current;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	693a      	ldr	r2, [r7, #16]
 800b778:	601a      	str	r2, [r3, #0]
 800b77a:	e004      	b.n	800b786 <PWM_SIGNAL_ComputePWM+0x56>
	}
	else
	{
		sPWMSignal->up_time = diff;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	697a      	ldr	r2, [r7, #20]
 800b780:	609a      	str	r2, [r3, #8]
 800b782:	e000      	b.n	800b786 <PWM_SIGNAL_ComputePWM+0x56>
		return;
 800b784:	bf00      	nop
	}
}
 800b786:	3718      	adds	r7, #24
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}

0800b78c <PWM_SIGNAL_GetFrequency>:

uint32_t PWM_SIGNAL_GetFrequency(PWM_SIGNAL_TypeDef *sPWMSignal)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b083      	sub	sp, #12
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
	if (!sPWMSignal) // Check se  null
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d101      	bne.n	800b79e <PWM_SIGNAL_GetFrequency+0x12>
	{
		return 0;
 800b79a:	2300      	movs	r3, #0
 800b79c:	e00b      	b.n	800b7b6 <PWM_SIGNAL_GetFrequency+0x2a>
	}
	if (sPWMSignal->cycle_time == 0)
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	685b      	ldr	r3, [r3, #4]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d101      	bne.n	800b7aa <PWM_SIGNAL_GetFrequency+0x1e>
		return 0;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	e005      	b.n	800b7b6 <PWM_SIGNAL_GetFrequency+0x2a>
	return sPWMSignal->tim_freq / sPWMSignal->cycle_time;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	68da      	ldr	r2, [r3, #12]
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	685b      	ldr	r3, [r3, #4]
 800b7b2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	370c      	adds	r7, #12
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c0:	4770      	bx	lr
	...

0800b7c4 <PWM_SIGNAL_GetDutyCycle>:

uint8_t PWM_SIGNAL_GetDutyCycle(PWM_SIGNAL_TypeDef *sPWMSignal)
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b082      	sub	sp, #8
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
	if (!sPWMSignal) // Check se  null
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d101      	bne.n	800b7d6 <PWM_SIGNAL_GetDutyCycle+0x12>
	{
		return 0;
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	e024      	b.n	800b820 <PWM_SIGNAL_GetDutyCycle+0x5c>
	}
	if (sPWMSignal->cycle_time == 0)
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d101      	bne.n	800b7e2 <PWM_SIGNAL_GetDutyCycle+0x1e>
		return 0;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	e01e      	b.n	800b820 <PWM_SIGNAL_GetDutyCycle+0x5c>
	return ((float) sPWMSignal->up_time / sPWMSignal->cycle_time) * 100.0;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	ee07 3a90 	vmov	s15, r3
 800b7ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	685b      	ldr	r3, [r3, #4]
 800b7f2:	ee07 3a90 	vmov	s15, r3
 800b7f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7fa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b7fe:	ee16 0a90 	vmov	r0, s13
 800b802:	f7f4 ffa3 	bl	800074c <__aeabi_f2d>
 800b806:	f04f 0200 	mov.w	r2, #0
 800b80a:	4b07      	ldr	r3, [pc, #28]	@ (800b828 <PWM_SIGNAL_GetDutyCycle+0x64>)
 800b80c:	f7f4 fd10 	bl	8000230 <__aeabi_dmul>
 800b810:	4602      	mov	r2, r0
 800b812:	460b      	mov	r3, r1
 800b814:	4610      	mov	r0, r2
 800b816:	4619      	mov	r1, r3
 800b818:	f7f4 fff0 	bl	80007fc <__aeabi_d2uiz>
 800b81c:	4603      	mov	r3, r0
 800b81e:	b2db      	uxtb	r3, r3
}
 800b820:	4618      	mov	r0, r3
 800b822:	3708      	adds	r7, #8
 800b824:	46bd      	mov	sp, r7
 800b826:	bd80      	pop	{r7, pc}
 800b828:	40590000 	.word	0x40590000

0800b82c <TLC59731_Init>:

struct TLC59731_TypeDef led;

uint8_t TLC59731_Init(GPIO_TypeDef *led_pwm_port, uint16_t led_pwm_pin, GPIO_TypeDef *led_select_port,
		uint16_t led_select_pin, TIM_HandleTypeDef *tim)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b084      	sub	sp, #16
 800b830:	af00      	add	r7, sp, #0
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	607a      	str	r2, [r7, #4]
 800b836:	461a      	mov	r2, r3
 800b838:	460b      	mov	r3, r1
 800b83a:	817b      	strh	r3, [r7, #10]
 800b83c:	4613      	mov	r3, r2
 800b83e:	813b      	strh	r3, [r7, #8]
	led.pwm_port = led_pwm_port;
 800b840:	4a0e      	ldr	r2, [pc, #56]	@ (800b87c <TLC59731_Init+0x50>)
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	6013      	str	r3, [r2, #0]
	led.pwm_pin = led_pwm_pin;
 800b846:	4a0d      	ldr	r2, [pc, #52]	@ (800b87c <TLC59731_Init+0x50>)
 800b848:	897b      	ldrh	r3, [r7, #10]
 800b84a:	8093      	strh	r3, [r2, #4]
	led.select_port = led_select_port;
 800b84c:	4a0b      	ldr	r2, [pc, #44]	@ (800b87c <TLC59731_Init+0x50>)
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	6093      	str	r3, [r2, #8]
	led.select_pin = led_select_pin;
 800b852:	4a0a      	ldr	r2, [pc, #40]	@ (800b87c <TLC59731_Init+0x50>)
 800b854:	893b      	ldrh	r3, [r7, #8]
 800b856:	8193      	strh	r3, [r2, #12]
	led.tim = tim;
 800b858:	4a08      	ldr	r2, [pc, #32]	@ (800b87c <TLC59731_Init+0x50>)
 800b85a:	69bb      	ldr	r3, [r7, #24]
 800b85c:	6113      	str	r3, [r2, #16]
	led.state = TLC59731_STATE_OFF;
 800b85e:	4b07      	ldr	r3, [pc, #28]	@ (800b87c <TLC59731_Init+0x50>)
 800b860:	2201      	movs	r2, #1
 800b862:	75da      	strb	r2, [r3, #23]
	TLC59731_SetRGB(0x00, 0x00, 0x00);
 800b864:	2200      	movs	r2, #0
 800b866:	2100      	movs	r1, #0
 800b868:	2000      	movs	r0, #0
 800b86a:	f000 f809 	bl	800b880 <TLC59731_SetRGB>
	TLC59731_Off();
 800b86e:	f000 f833 	bl	800b8d8 <TLC59731_Off>
	return 0;
 800b872:	2300      	movs	r3, #0
}
 800b874:	4618      	mov	r0, r3
 800b876:	3710      	adds	r7, #16
 800b878:	46bd      	mov	sp, r7
 800b87a:	bd80      	pop	{r7, pc}
 800b87c:	20001464 	.word	0x20001464

0800b880 <TLC59731_SetRGB>:
	TLC59731_On();
	return 0;
}

uint8_t TLC59731_SetRGB(uint8_t red, uint8_t green, uint8_t blue)
{
 800b880:	b480      	push	{r7}
 800b882:	b083      	sub	sp, #12
 800b884:	af00      	add	r7, sp, #0
 800b886:	4603      	mov	r3, r0
 800b888:	71fb      	strb	r3, [r7, #7]
 800b88a:	460b      	mov	r3, r1
 800b88c:	71bb      	strb	r3, [r7, #6]
 800b88e:	4613      	mov	r3, r2
 800b890:	717b      	strb	r3, [r7, #5]
	led.RGB_value[TLC59731_RED] = red;
 800b892:	4a08      	ldr	r2, [pc, #32]	@ (800b8b4 <TLC59731_SetRGB+0x34>)
 800b894:	79fb      	ldrb	r3, [r7, #7]
 800b896:	7513      	strb	r3, [r2, #20]
	led.RGB_value[TLC59731_GREEN] = green;
 800b898:	4a06      	ldr	r2, [pc, #24]	@ (800b8b4 <TLC59731_SetRGB+0x34>)
 800b89a:	79bb      	ldrb	r3, [r7, #6]
 800b89c:	7553      	strb	r3, [r2, #21]
	led.RGB_value[TLC59731_BLUE] = blue;
 800b89e:	4a05      	ldr	r2, [pc, #20]	@ (800b8b4 <TLC59731_SetRGB+0x34>)
 800b8a0:	797b      	ldrb	r3, [r7, #5]
 800b8a2:	7593      	strb	r3, [r2, #22]
	return 0;
 800b8a4:	2300      	movs	r3, #0
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	370c      	adds	r7, #12
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b0:	4770      	bx	lr
 800b8b2:	bf00      	nop
 800b8b4:	20001464 	.word	0x20001464

0800b8b8 <TLC59731_On>:

uint8_t TLC59731_On()
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	af00      	add	r7, sp, #0
	led.state = TLC59731_STATE_ON;
 800b8bc:	4b04      	ldr	r3, [pc, #16]	@ (800b8d0 <TLC59731_On+0x18>)
 800b8be:	2200      	movs	r2, #0
 800b8c0:	75da      	strb	r2, [r3, #23]
	return writeData(led.RGB_value);
 800b8c2:	4804      	ldr	r0, [pc, #16]	@ (800b8d4 <TLC59731_On+0x1c>)
 800b8c4:	f000 f820 	bl	800b908 <writeData>
 800b8c8:	4603      	mov	r3, r0
}
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	bd80      	pop	{r7, pc}
 800b8ce:	bf00      	nop
 800b8d0:	20001464 	.word	0x20001464
 800b8d4:	20001478 	.word	0x20001478

0800b8d8 <TLC59731_Off>:

uint8_t TLC59731_Off()
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b082      	sub	sp, #8
 800b8dc:	af00      	add	r7, sp, #0
	uint8_t rgb[] =
 800b8de:	1d3b      	adds	r3, r7, #4
 800b8e0:	2100      	movs	r1, #0
 800b8e2:	460a      	mov	r2, r1
 800b8e4:	801a      	strh	r2, [r3, #0]
 800b8e6:	460a      	mov	r2, r1
 800b8e8:	709a      	strb	r2, [r3, #2]
	{ 0x00, 0x00, 0x00 };
	led.state = TLC59731_STATE_OFF;
 800b8ea:	4b06      	ldr	r3, [pc, #24]	@ (800b904 <TLC59731_Off+0x2c>)
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	75da      	strb	r2, [r3, #23]
	return writeData(rgb);
 800b8f0:	1d3b      	adds	r3, r7, #4
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f000 f808 	bl	800b908 <writeData>
 800b8f8:	4603      	mov	r3, r0
}
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	3708      	adds	r7, #8
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}
 800b902:	bf00      	nop
 800b904:	20001464 	.word	0x20001464

0800b908 <writeData>:

/**
 * RGB array lungo TLC59731_NUM_COLOR
 */
uint8_t writeData(uint8_t *RGB)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b084      	sub	sp, #16
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(led.select_port, led.select_pin, GPIO_PIN_SET);
 800b910:	4b15      	ldr	r3, [pc, #84]	@ (800b968 <writeData+0x60>)
 800b912:	689b      	ldr	r3, [r3, #8]
 800b914:	4a14      	ldr	r2, [pc, #80]	@ (800b968 <writeData+0x60>)
 800b916:	8991      	ldrh	r1, [r2, #12]
 800b918:	2201      	movs	r2, #1
 800b91a:	4618      	mov	r0, r3
 800b91c:	f7f8 fa0e 	bl	8003d3c <HAL_GPIO_WritePin>

	startTimer();
 800b920:	f000 f880 	bl	800ba24 <startTimer>

	writeCommand();
 800b924:	f000 f846 	bl	800b9b4 <writeCommand>

	// Scrittura dei colori
	for (uint8_t i = 0; i < TLC59731_NUM_COLOUR; i++)
 800b928:	2300      	movs	r3, #0
 800b92a:	73fb      	strb	r3, [r7, #15]
 800b92c:	e009      	b.n	800b942 <writeData+0x3a>
	{
		writeByte(RGB[i]);
 800b92e:	7bfb      	ldrb	r3, [r7, #15]
 800b930:	687a      	ldr	r2, [r7, #4]
 800b932:	4413      	add	r3, r2
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	4618      	mov	r0, r3
 800b938:	f000 f818 	bl	800b96c <writeByte>
	for (uint8_t i = 0; i < TLC59731_NUM_COLOUR; i++)
 800b93c:	7bfb      	ldrb	r3, [r7, #15]
 800b93e:	3301      	adds	r3, #1
 800b940:	73fb      	strb	r3, [r7, #15]
 800b942:	7bfb      	ldrb	r3, [r7, #15]
 800b944:	2b02      	cmp	r3, #2
 800b946:	d9f2      	bls.n	800b92e <writeData+0x26>
	}

//	writeEOS();
//	writeGSLAT();

	stopTimer();
 800b948:	f000 f878 	bl	800ba3c <stopTimer>

	HAL_GPIO_WritePin(led.select_port, led.select_pin, GPIO_PIN_RESET);
 800b94c:	4b06      	ldr	r3, [pc, #24]	@ (800b968 <writeData+0x60>)
 800b94e:	689b      	ldr	r3, [r3, #8]
 800b950:	4a05      	ldr	r2, [pc, #20]	@ (800b968 <writeData+0x60>)
 800b952:	8991      	ldrh	r1, [r2, #12]
 800b954:	2200      	movs	r2, #0
 800b956:	4618      	mov	r0, r3
 800b958:	f7f8 f9f0 	bl	8003d3c <HAL_GPIO_WritePin>

	return 0;
 800b95c:	2300      	movs	r3, #0
}
 800b95e:	4618      	mov	r0, r3
 800b960:	3710      	adds	r7, #16
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
 800b966:	bf00      	nop
 800b968:	20001464 	.word	0x20001464

0800b96c <writeByte>:

/**
 * Il primo bite scritto deve essere il MSB
 */
void writeByte(uint8_t byte)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b084      	sub	sp, #16
 800b970:	af00      	add	r7, sp, #0
 800b972:	4603      	mov	r3, r0
 800b974:	71fb      	strb	r3, [r7, #7]
	uint8_t data = byte;
 800b976:	79fb      	ldrb	r3, [r7, #7]
 800b978:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 8; i++)
 800b97a:	2300      	movs	r3, #0
 800b97c:	73bb      	strb	r3, [r7, #14]
 800b97e:	e011      	b.n	800b9a4 <writeByte+0x38>
	{
		uint8_t val = data & TLC59731_MSB_MASK;
 800b980:	7bfb      	ldrb	r3, [r7, #15]
 800b982:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b986:	737b      	strb	r3, [r7, #13]
		if (val == 0)
 800b988:	7b7b      	ldrb	r3, [r7, #13]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d102      	bne.n	800b994 <writeByte+0x28>
		{
			writeBit_0();
 800b98e:	f000 f818 	bl	800b9c2 <writeBit_0>
 800b992:	e001      	b.n	800b998 <writeByte+0x2c>
		}
		else
		{
			writeBit_1();
 800b994:	f000 f81e 	bl	800b9d4 <writeBit_1>
		}
		data = data << 1;
 800b998:	7bfb      	ldrb	r3, [r7, #15]
 800b99a:	005b      	lsls	r3, r3, #1
 800b99c:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 8; i++)
 800b99e:	7bbb      	ldrb	r3, [r7, #14]
 800b9a0:	3301      	adds	r3, #1
 800b9a2:	73bb      	strb	r3, [r7, #14]
 800b9a4:	7bbb      	ldrb	r3, [r7, #14]
 800b9a6:	2b07      	cmp	r3, #7
 800b9a8:	d9ea      	bls.n	800b980 <writeByte+0x14>
	}
}
 800b9aa:	bf00      	nop
 800b9ac:	bf00      	nop
 800b9ae:	3710      	adds	r7, #16
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}

0800b9b4 <writeCommand>:

void writeCommand()
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	af00      	add	r7, sp, #0
	writeByte(TLC59731_WRITE_COMMAND);
 800b9b8:	203a      	movs	r0, #58	@ 0x3a
 800b9ba:	f7ff ffd7 	bl	800b96c <writeByte>
}
 800b9be:	bf00      	nop
 800b9c0:	bd80      	pop	{r7, pc}

0800b9c2 <writeBit_0>:
	delayMicro(TLC59731_T_CYCLE * 4);
	pulsePin();
}

void writeBit_0()
{
 800b9c2:	b580      	push	{r7, lr}
 800b9c4:	af00      	add	r7, sp, #0
	pulsePin();
 800b9c6:	f000 f813 	bl	800b9f0 <pulsePin>
	delayMicro(TLC59731_T_CYCLE);
 800b9ca:	2019      	movs	r0, #25
 800b9cc:	f000 f842 	bl	800ba54 <delayMicro>
}
 800b9d0:	bf00      	nop
 800b9d2:	bd80      	pop	{r7, pc}

0800b9d4 <writeBit_1>:
void writeBit_1()
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	af00      	add	r7, sp, #0
	pulsePin();
 800b9d8:	f000 f80a 	bl	800b9f0 <pulsePin>
	delayMicro(TLC59731_T_CYCLE / 2);
 800b9dc:	200c      	movs	r0, #12
 800b9de:	f000 f839 	bl	800ba54 <delayMicro>
	pulsePin();
 800b9e2:	f000 f805 	bl	800b9f0 <pulsePin>
	delayMicro(TLC59731_T_CYCLE / 2);
 800b9e6:	200c      	movs	r0, #12
 800b9e8:	f000 f834 	bl	800ba54 <delayMicro>
}
 800b9ec:	bf00      	nop
 800b9ee:	bd80      	pop	{r7, pc}

0800b9f0 <pulsePin>:

void pulsePin()
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(led.pwm_port, led.pwm_pin, GPIO_PIN_SET);
 800b9f4:	4b0a      	ldr	r3, [pc, #40]	@ (800ba20 <pulsePin+0x30>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	4a09      	ldr	r2, [pc, #36]	@ (800ba20 <pulsePin+0x30>)
 800b9fa:	8891      	ldrh	r1, [r2, #4]
 800b9fc:	2201      	movs	r2, #1
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7f8 f99c 	bl	8003d3c <HAL_GPIO_WritePin>
	delayMicro(TLC59731_PULSE_CYCLE);
 800ba04:	2005      	movs	r0, #5
 800ba06:	f000 f825 	bl	800ba54 <delayMicro>
	HAL_GPIO_WritePin(led.pwm_port, led.pwm_pin, GPIO_PIN_RESET);
 800ba0a:	4b05      	ldr	r3, [pc, #20]	@ (800ba20 <pulsePin+0x30>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	4a04      	ldr	r2, [pc, #16]	@ (800ba20 <pulsePin+0x30>)
 800ba10:	8891      	ldrh	r1, [r2, #4]
 800ba12:	2200      	movs	r2, #0
 800ba14:	4618      	mov	r0, r3
 800ba16:	f7f8 f991 	bl	8003d3c <HAL_GPIO_WritePin>
}
 800ba1a:	bf00      	nop
 800ba1c:	bd80      	pop	{r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	20001464 	.word	0x20001464

0800ba24 <startTimer>:

void startTimer()
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Start(led.tim);
 800ba28:	4b03      	ldr	r3, [pc, #12]	@ (800ba38 <startTimer+0x14>)
 800ba2a:	691b      	ldr	r3, [r3, #16]
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	f7fa fc57 	bl	80062e0 <HAL_TIM_Base_Start>
}
 800ba32:	bf00      	nop
 800ba34:	bd80      	pop	{r7, pc}
 800ba36:	bf00      	nop
 800ba38:	20001464 	.word	0x20001464

0800ba3c <stopTimer>:

void stopTimer()
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(led.tim);
 800ba40:	4b03      	ldr	r3, [pc, #12]	@ (800ba50 <stopTimer+0x14>)
 800ba42:	691b      	ldr	r3, [r3, #16]
 800ba44:	4618      	mov	r0, r3
 800ba46:	f7fa fc91 	bl	800636c <HAL_TIM_Base_Stop>
}
 800ba4a:	bf00      	nop
 800ba4c:	bd80      	pop	{r7, pc}
 800ba4e:	bf00      	nop
 800ba50:	20001464 	.word	0x20001464

0800ba54 <delayMicro>:

/**
 * Ipotesi Il timer va a 32MHz
 */
void delayMicro(uint32_t delay)
{
 800ba54:	b480      	push	{r7}
 800ba56:	b085      	sub	sp, #20
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
	delay *= 32;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	015b      	lsls	r3, r3, #5
 800ba60:	607b      	str	r3, [r7, #4]
	uint16_t start = __HAL_TIM_GET_COUNTER(led.tim);
 800ba62:	4b0b      	ldr	r3, [pc, #44]	@ (800ba90 <delayMicro+0x3c>)
 800ba64:	691b      	ldr	r3, [r3, #16]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba6a:	81fb      	strh	r3, [r7, #14]
	while (__HAL_TIM_GET_COUNTER(led.tim) - start < delay)
 800ba6c:	bf00      	nop
 800ba6e:	4b08      	ldr	r3, [pc, #32]	@ (800ba90 <delayMicro+0x3c>)
 800ba70:	691b      	ldr	r3, [r3, #16]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ba76:	89fb      	ldrh	r3, [r7, #14]
 800ba78:	1ad3      	subs	r3, r2, r3
 800ba7a:	687a      	ldr	r2, [r7, #4]
 800ba7c:	429a      	cmp	r2, r3
 800ba7e:	d8f6      	bhi.n	800ba6e <delayMicro+0x1a>
	{
	}
}
 800ba80:	bf00      	nop
 800ba82:	bf00      	nop
 800ba84:	3714      	adds	r7, #20
 800ba86:	46bd      	mov	sp, r7
 800ba88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8c:	4770      	bx	lr
 800ba8e:	bf00      	nop
 800ba90:	20001464 	.word	0x20001464

0800ba94 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800ba94:	b480      	push	{r7}
 800ba96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800ba98:	4b03      	ldr	r3, [pc, #12]	@ (800baa8 <LL_FLASH_GetUDN+0x14>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa4:	4770      	bx	lr
 800baa6:	bf00      	nop
 800baa8:	1fff7580 	.word	0x1fff7580

0800baac <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800baac:	b480      	push	{r7}
 800baae:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800bab0:	4b03      	ldr	r3, [pc, #12]	@ (800bac0 <LL_FLASH_GetDeviceID+0x14>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	b2db      	uxtb	r3, r3
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	46bd      	mov	sp, r7
 800baba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babe:	4770      	bx	lr
 800bac0:	1fff7584 	.word	0x1fff7584

0800bac4 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800bac4:	b480      	push	{r7}
 800bac6:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800bac8:	4b03      	ldr	r3, [pc, #12]	@ (800bad8 <LL_FLASH_GetSTCompanyID+0x14>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	0a1b      	lsrs	r3, r3, #8
}
 800bace:	4618      	mov	r0, r3
 800bad0:	46bd      	mov	sp, r7
 800bad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad6:	4770      	bx	lr
 800bad8:	1fff7584 	.word	0x1fff7584

0800badc <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b092      	sub	sp, #72	@ 0x48
 800bae0:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800bae2:	2392      	movs	r3, #146	@ 0x92
 800bae4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800bae8:	463b      	mov	r3, r7
 800baea:	2243      	movs	r2, #67	@ 0x43
 800baec:	2100      	movs	r1, #0
 800baee:	4618      	mov	r0, r3
 800baf0:	f002 ff2c 	bl	800e94c <memset>
 800baf4:	2344      	movs	r3, #68	@ 0x44
 800baf6:	82bb      	strh	r3, [r7, #20]
 800baf8:	2308      	movs	r3, #8
 800bafa:	82fb      	strh	r3, [r7, #22]
 800bafc:	f44f 63a8 	mov.w	r3, #1344	@ 0x540
 800bb00:	833b      	strh	r3, [r7, #24]
 800bb02:	2302      	movs	r3, #2
 800bb04:	76bb      	strb	r3, [r7, #26]
 800bb06:	2301      	movs	r3, #1
 800bb08:	76fb      	strb	r3, [r7, #27]
 800bb0a:	2312      	movs	r3, #18
 800bb0c:	773b      	strb	r3, [r7, #28]
 800bb0e:	2329      	movs	r3, #41	@ 0x29
 800bb10:	777b      	strb	r3, [r7, #29]
 800bb12:	239c      	movs	r3, #156	@ 0x9c
 800bb14:	83fb      	strh	r3, [r7, #30]
 800bb16:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800bb1a:	843b      	strh	r3, [r7, #32]
 800bb1c:	2302      	movs	r3, #2
 800bb1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800bb22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bb26:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb28:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 800bb2c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800bb2e:	2301      	movs	r3, #1
 800bb30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bb34:	2320      	movs	r3, #32
 800bb36:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800bb3a:	2303      	movs	r3, #3
 800bb3c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800bb40:	f240 6372 	movw	r3, #1650	@ 0x672
 800bb44:	867b      	strh	r3, [r7, #50]	@ 0x32
 800bb46:	230d      	movs	r3, #13
 800bb48:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 800bb4c:	2304      	movs	r3, #4
 800bb4e:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800bb52:	f000 fbaf 	bl	800c2b4 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800bb56:	2101      	movs	r1, #1
 800bb58:	2002      	movs	r0, #2
 800bb5a:	f002 f9c5 	bl	800dee8 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800bb5e:	4a3c      	ldr	r2, [pc, #240]	@ (800bc50 <APP_BLE_Init+0x174>)
 800bb60:	2100      	movs	r1, #0
 800bb62:	2002      	movs	r0, #2
 800bb64:	f002 fb72 	bl	800e24c <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800bb68:	463b      	mov	r3, r7
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f7fe f9ec 	bl	8009f48 <SHCI_C2_BLE_Init>
 800bb70:	4603      	mov	r3, r0
 800bb72:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (status != SHCI_Success)
 800bb76:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d012      	beq.n	800bba4 <APP_BLE_Init+0xc8>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 800bb7e:	4835      	ldr	r0, [pc, #212]	@ (800bc54 <APP_BLE_Init+0x178>)
 800bb80:	f7fe fffc 	bl	800ab7c <DbgTraceGetFileName>
 800bb84:	4601      	mov	r1, r0
 800bb86:	f44f 739d 	mov.w	r3, #314	@ 0x13a
 800bb8a:	4a33      	ldr	r2, [pc, #204]	@ (800bc58 <APP_BLE_Init+0x17c>)
 800bb8c:	4833      	ldr	r0, [pc, #204]	@ (800bc5c <APP_BLE_Init+0x180>)
 800bb8e:	f002 fd6b 	bl	800e668 <iprintf>
 800bb92:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800bb96:	4619      	mov	r1, r3
 800bb98:	4831      	ldr	r0, [pc, #196]	@ (800bc60 <APP_BLE_Init+0x184>)
 800bb9a:	f002 fd65 	bl	800e668 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800bb9e:	f7f6 fe93 	bl	80028c8 <Error_Handler>
 800bba2:	e00c      	b.n	800bbbe <APP_BLE_Init+0xe2>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 800bba4:	482b      	ldr	r0, [pc, #172]	@ (800bc54 <APP_BLE_Init+0x178>)
 800bba6:	f7fe ffe9 	bl	800ab7c <DbgTraceGetFileName>
 800bbaa:	4601      	mov	r1, r0
 800bbac:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800bbb0:	4a29      	ldr	r2, [pc, #164]	@ (800bc58 <APP_BLE_Init+0x17c>)
 800bbb2:	482a      	ldr	r0, [pc, #168]	@ (800bc5c <APP_BLE_Init+0x180>)
 800bbb4:	f002 fd58 	bl	800e668 <iprintf>
 800bbb8:	482a      	ldr	r0, [pc, #168]	@ (800bc64 <APP_BLE_Init+0x188>)
 800bbba:	f002 fd55 	bl	800e668 <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800bbbe:	f000 fb8f 	bl	800c2e0 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800bbc2:	f7fe f91b 	bl	8009dfc <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800bbc6:	4b28      	ldr	r3, [pc, #160]	@ (800bc68 <APP_BLE_Init+0x18c>)
 800bbc8:	2200      	movs	r2, #0
 800bbca:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800bbce:	4b26      	ldr	r3, [pc, #152]	@ (800bc68 <APP_BLE_Init+0x18c>)
 800bbd0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bbd4:	819a      	strh	r2, [r3, #12]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800bbd6:	4a25      	ldr	r2, [pc, #148]	@ (800bc6c <APP_BLE_Init+0x190>)
 800bbd8:	2100      	movs	r1, #0
 800bbda:	2001      	movs	r0, #1
 800bbdc:	f002 fb36 	bl	800e24c <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800bbe0:	2006      	movs	r0, #6
 800bbe2:	f7fd ff7f 	bl	8009ae4 <aci_hal_set_radio_activity_mask>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (ret != BLE_STATUS_SUCCESS)
 800bbec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d010      	beq.n	800bc16 <APP_BLE_Init+0x13a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 800bbf4:	4817      	ldr	r0, [pc, #92]	@ (800bc54 <APP_BLE_Init+0x178>)
 800bbf6:	f7fe ffc1 	bl	800ab7c <DbgTraceGetFileName>
 800bbfa:	4601      	mov	r1, r0
 800bbfc:	f44f 73b2 	mov.w	r3, #356	@ 0x164
 800bc00:	4a15      	ldr	r2, [pc, #84]	@ (800bc58 <APP_BLE_Init+0x17c>)
 800bc02:	4816      	ldr	r0, [pc, #88]	@ (800bc5c <APP_BLE_Init+0x180>)
 800bc04:	f002 fd30 	bl	800e668 <iprintf>
 800bc08:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800bc0c:	4619      	mov	r1, r3
 800bc0e:	4818      	ldr	r0, [pc, #96]	@ (800bc70 <APP_BLE_Init+0x194>)
 800bc10:	f002 fd2a 	bl	800e668 <iprintf>
 800bc14:	e00c      	b.n	800bc30 <APP_BLE_Init+0x154>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 800bc16:	480f      	ldr	r0, [pc, #60]	@ (800bc54 <APP_BLE_Init+0x178>)
 800bc18:	f7fe ffb0 	bl	800ab7c <DbgTraceGetFileName>
 800bc1c:	4601      	mov	r1, r0
 800bc1e:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 800bc22:	4a0d      	ldr	r2, [pc, #52]	@ (800bc58 <APP_BLE_Init+0x17c>)
 800bc24:	480d      	ldr	r0, [pc, #52]	@ (800bc5c <APP_BLE_Init+0x180>)
 800bc26:	f002 fd1f 	bl	800e668 <iprintf>
 800bc2a:	4812      	ldr	r0, [pc, #72]	@ (800bc74 <APP_BLE_Init+0x198>)
 800bc2c:	f002 fd1c 	bl	800e668 <iprintf>
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 800bc30:	f001 f820 	bl	800cc74 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800bc34:	4b0c      	ldr	r3, [pc, #48]	@ (800bc68 <APP_BLE_Init+0x18c>)
 800bc36:	2200      	movs	r2, #0
 800bc38:	73da      	strb	r2, [r3, #15]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800bc3a:	4b0b      	ldr	r3, [pc, #44]	@ (800bc68 <APP_BLE_Init+0x18c>)
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	739a      	strb	r2, [r3, #14]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800bc40:	2001      	movs	r0, #1
 800bc42:	f000 fdd5 	bl	800c7f0 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800bc46:	bf00      	nop
}
 800bc48:	3748      	adds	r7, #72	@ 0x48
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}
 800bc4e:	bf00      	nop
 800bc50:	0800a165 	.word	0x0800a165
 800bc54:	0800fc38 	.word	0x0800fc38
 800bc58:	08011488 	.word	0x08011488
 800bc5c:	0800fc54 	.word	0x0800fc54
 800bc60:	0800fc68 	.word	0x0800fc68
 800bc64:	0800fca0 	.word	0x0800fca0
 800bc68:	20001484 	.word	0x20001484
 800bc6c:	0800c975 	.word	0x0800c975
 800bc70:	0800fcc8 	.word	0x0800fcc8
 800bc74:	0800fd0c 	.word	0x0800fd0c

0800bc78 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800bc78:	b5b0      	push	{r4, r5, r7, lr}
 800bc7a:	b092      	sub	sp, #72	@ 0x48
 800bc7c:	af04      	add	r7, sp, #16
 800bc7e:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800bc80:	2392      	movs	r3, #146	@ 0x92
 800bc82:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	3301      	adds	r3, #1
 800bc8a:	633b      	str	r3, [r7, #48]	@ 0x30

  switch (p_event_pckt->evt)
 800bc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc8e:	781b      	ldrb	r3, [r3, #0]
 800bc90:	2bff      	cmp	r3, #255	@ 0xff
 800bc92:	f000 815f 	beq.w	800bf54 <SVCCTL_App_Notification+0x2dc>
 800bc96:	2bff      	cmp	r3, #255	@ 0xff
 800bc98:	f300 82d9 	bgt.w	800c24e <SVCCTL_App_Notification+0x5d6>
 800bc9c:	2b3e      	cmp	r3, #62	@ 0x3e
 800bc9e:	d06a      	beq.n	800bd76 <SVCCTL_App_Notification+0xfe>
 800bca0:	2b3e      	cmp	r3, #62	@ 0x3e
 800bca2:	f300 82d4 	bgt.w	800c24e <SVCCTL_App_Notification+0x5d6>
 800bca6:	2b05      	cmp	r3, #5
 800bca8:	d002      	beq.n	800bcb0 <SVCCTL_App_Notification+0x38>
 800bcaa:	2b10      	cmp	r3, #16
 800bcac:	d042      	beq.n	800bd34 <SVCCTL_App_Notification+0xbc>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800bcae:	e2ce      	b.n	800c24e <SVCCTL_App_Notification+0x5d6>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800bcb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb2:	3302      	adds	r3, #2
 800bcb4:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bcbc:	b29a      	uxth	r2, r3
 800bcbe:	4b97      	ldr	r3, [pc, #604]	@ (800bf1c <SVCCTL_App_Notification+0x2a4>)
 800bcc0:	899b      	ldrh	r3, [r3, #12]
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d128      	bne.n	800bd18 <SVCCTL_App_Notification+0xa0>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800bcc6:	4b95      	ldr	r3, [pc, #596]	@ (800bf1c <SVCCTL_App_Notification+0x2a4>)
 800bcc8:	2200      	movs	r2, #0
 800bcca:	819a      	strh	r2, [r3, #12]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800bccc:	4b93      	ldr	r3, [pc, #588]	@ (800bf1c <SVCCTL_App_Notification+0x2a4>)
 800bcce:	2200      	movs	r2, #0
 800bcd0:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 800bcd4:	4892      	ldr	r0, [pc, #584]	@ (800bf20 <SVCCTL_App_Notification+0x2a8>)
 800bcd6:	f7fe ff51 	bl	800ab7c <DbgTraceGetFileName>
 800bcda:	4601      	mov	r1, r0
 800bcdc:	f44f 73d6 	mov.w	r3, #428	@ 0x1ac
 800bce0:	4a90      	ldr	r2, [pc, #576]	@ (800bf24 <SVCCTL_App_Notification+0x2ac>)
 800bce2:	4891      	ldr	r0, [pc, #580]	@ (800bf28 <SVCCTL_App_Notification+0x2b0>)
 800bce4:	f002 fcc0 	bl	800e668 <iprintf>
 800bce8:	4890      	ldr	r0, [pc, #576]	@ (800bf2c <SVCCTL_App_Notification+0x2b4>)
 800bcea:	f002 fd2d 	bl	800e748 <puts>
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800bcee:	488c      	ldr	r0, [pc, #560]	@ (800bf20 <SVCCTL_App_Notification+0x2a8>)
 800bcf0:	f7fe ff44 	bl	800ab7c <DbgTraceGetFileName>
 800bcf4:	4601      	mov	r1, r0
 800bcf6:	f240 13ad 	movw	r3, #429	@ 0x1ad
 800bcfa:	4a8a      	ldr	r2, [pc, #552]	@ (800bf24 <SVCCTL_App_Notification+0x2ac>)
 800bcfc:	488a      	ldr	r0, [pc, #552]	@ (800bf28 <SVCCTL_App_Notification+0x2b0>)
 800bcfe:	f002 fcb3 	bl	800e668 <iprintf>
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bd08:	b29b      	uxth	r3, r3
 800bd0a:	4619      	mov	r1, r3
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	78db      	ldrb	r3, [r3, #3]
 800bd10:	461a      	mov	r2, r3
 800bd12:	4887      	ldr	r0, [pc, #540]	@ (800bf30 <SVCCTL_App_Notification+0x2b8>)
 800bd14:	f002 fca8 	bl	800e668 <iprintf>
      Adv_Request(APP_BLE_FAST_ADV);
 800bd18:	2001      	movs	r0, #1
 800bd1a:	f000 fd69 	bl	800c7f0 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 800bd1e:	4b85      	ldr	r3, [pc, #532]	@ (800bf34 <SVCCTL_App_Notification+0x2bc>)
 800bd20:	2201      	movs	r2, #1
 800bd22:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800bd24:	4b7d      	ldr	r3, [pc, #500]	@ (800bf1c <SVCCTL_App_Notification+0x2a4>)
 800bd26:	899a      	ldrh	r2, [r3, #12]
 800bd28:	4b82      	ldr	r3, [pc, #520]	@ (800bf34 <SVCCTL_App_Notification+0x2bc>)
 800bd2a:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 800bd2c:	4881      	ldr	r0, [pc, #516]	@ (800bf34 <SVCCTL_App_Notification+0x2bc>)
 800bd2e:	f000 ff77 	bl	800cc20 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800bd32:	e28f      	b.n	800c254 <SVCCTL_App_Notification+0x5dc>
      p_hardware_error_event = (hci_hardware_error_event_rp0 *)p_event_pckt->data;
 800bd34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd36:	3302      	adds	r3, #2
 800bd38:	613b      	str	r3, [r7, #16]
      APP_DBG_MSG(">>== HCI_HARDWARE_ERROR_EVT_CODE\n");
 800bd3a:	4879      	ldr	r0, [pc, #484]	@ (800bf20 <SVCCTL_App_Notification+0x2a8>)
 800bd3c:	f7fe ff1e 	bl	800ab7c <DbgTraceGetFileName>
 800bd40:	4601      	mov	r1, r0
 800bd42:	f240 13cf 	movw	r3, #463	@ 0x1cf
 800bd46:	4a77      	ldr	r2, [pc, #476]	@ (800bf24 <SVCCTL_App_Notification+0x2ac>)
 800bd48:	4877      	ldr	r0, [pc, #476]	@ (800bf28 <SVCCTL_App_Notification+0x2b0>)
 800bd4a:	f002 fc8d 	bl	800e668 <iprintf>
 800bd4e:	487a      	ldr	r0, [pc, #488]	@ (800bf38 <SVCCTL_App_Notification+0x2c0>)
 800bd50:	f002 fcfa 	bl	800e748 <puts>
      APP_DBG_MSG("Hardware Code = 0x%02X\n",p_hardware_error_event->Hardware_Code);
 800bd54:	4872      	ldr	r0, [pc, #456]	@ (800bf20 <SVCCTL_App_Notification+0x2a8>)
 800bd56:	f7fe ff11 	bl	800ab7c <DbgTraceGetFileName>
 800bd5a:	4601      	mov	r1, r0
 800bd5c:	f44f 73e8 	mov.w	r3, #464	@ 0x1d0
 800bd60:	4a70      	ldr	r2, [pc, #448]	@ (800bf24 <SVCCTL_App_Notification+0x2ac>)
 800bd62:	4871      	ldr	r0, [pc, #452]	@ (800bf28 <SVCCTL_App_Notification+0x2b0>)
 800bd64:	f002 fc80 	bl	800e668 <iprintf>
 800bd68:	693b      	ldr	r3, [r7, #16]
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	4873      	ldr	r0, [pc, #460]	@ (800bf3c <SVCCTL_App_Notification+0x2c4>)
 800bd70:	f002 fc7a 	bl	800e668 <iprintf>
      break; /* HCI_HARDWARE_ERROR_EVT_CODE */
 800bd74:	e26e      	b.n	800c254 <SVCCTL_App_Notification+0x5dc>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800bd76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd78:	3302      	adds	r3, #2
 800bd7a:	61fb      	str	r3, [r7, #28]
      switch (p_meta_evt->subevent)
 800bd7c:	69fb      	ldr	r3, [r7, #28]
 800bd7e:	781b      	ldrb	r3, [r3, #0]
 800bd80:	2b01      	cmp	r3, #1
 800bd82:	d042      	beq.n	800be0a <SVCCTL_App_Notification+0x192>
 800bd84:	2b03      	cmp	r3, #3
 800bd86:	f040 80c7 	bne.w	800bf18 <SVCCTL_App_Notification+0x2a0>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 800bd8a:	69fb      	ldr	r3, [r7, #28]
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	61bb      	str	r3, [r7, #24]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 800bd90:	4863      	ldr	r0, [pc, #396]	@ (800bf20 <SVCCTL_App_Notification+0x2a8>)
 800bd92:	f7fe fef3 	bl	800ab7c <DbgTraceGetFileName>
 800bd96:	4601      	mov	r1, r0
 800bd98:	f44f 73f1 	mov.w	r3, #482	@ 0x1e2
 800bd9c:	4a61      	ldr	r2, [pc, #388]	@ (800bf24 <SVCCTL_App_Notification+0x2ac>)
 800bd9e:	4862      	ldr	r0, [pc, #392]	@ (800bf28 <SVCCTL_App_Notification+0x2b0>)
 800bda0:	f002 fc62 	bl	800e668 <iprintf>
 800bda4:	4866      	ldr	r0, [pc, #408]	@ (800bf40 <SVCCTL_App_Notification+0x2c8>)
 800bda6:	f002 fccf 	bl	800e748 <puts>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800bdaa:	485d      	ldr	r0, [pc, #372]	@ (800bf20 <SVCCTL_App_Notification+0x2a8>)
 800bdac:	f7fe fee6 	bl	800ab7c <DbgTraceGetFileName>
 800bdb0:	4601      	mov	r1, r0
 800bdb2:	f240 13e3 	movw	r3, #483	@ 0x1e3
 800bdb6:	4a5b      	ldr	r2, [pc, #364]	@ (800bf24 <SVCCTL_App_Notification+0x2ac>)
 800bdb8:	485b      	ldr	r0, [pc, #364]	@ (800bf28 <SVCCTL_App_Notification+0x2b0>)
 800bdba:	f002 fc55 	bl	800e668 <iprintf>
 800bdbe:	69bb      	ldr	r3, [r7, #24]
 800bdc0:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800bdc4:	b29b      	uxth	r3, r3
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	f7f4 fcae 	bl	8000728 <__aeabi_i2d>
 800bdcc:	f04f 0200 	mov.w	r2, #0
 800bdd0:	4b5c      	ldr	r3, [pc, #368]	@ (800bf44 <SVCCTL_App_Notification+0x2cc>)
 800bdd2:	f7f4 fa2d 	bl	8000230 <__aeabi_dmul>
 800bdd6:	4602      	mov	r2, r0
 800bdd8:	460b      	mov	r3, r1
 800bdda:	4610      	mov	r0, r2
 800bddc:	4619      	mov	r1, r3
 800bdde:	69bb      	ldr	r3, [r7, #24]
 800bde0:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800bde4:	b29b      	uxth	r3, r3
 800bde6:	461c      	mov	r4, r3
 800bde8:	69bb      	ldr	r3, [r7, #24]
 800bdea:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800bdee:	b29b      	uxth	r3, r3
 800bdf0:	461a      	mov	r2, r3
 800bdf2:	4613      	mov	r3, r2
 800bdf4:	009b      	lsls	r3, r3, #2
 800bdf6:	4413      	add	r3, r2
 800bdf8:	005b      	lsls	r3, r3, #1
 800bdfa:	9301      	str	r3, [sp, #4]
 800bdfc:	9400      	str	r4, [sp, #0]
 800bdfe:	4602      	mov	r2, r0
 800be00:	460b      	mov	r3, r1
 800be02:	4851      	ldr	r0, [pc, #324]	@ (800bf48 <SVCCTL_App_Notification+0x2d0>)
 800be04:	f002 fc30 	bl	800e668 <iprintf>
          break;
 800be08:	e087      	b.n	800bf1a <SVCCTL_App_Notification+0x2a2>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800be0a:	69fb      	ldr	r3, [r7, #28]
 800be0c:	3301      	adds	r3, #1
 800be0e:	617b      	str	r3, [r7, #20]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 800be10:	4843      	ldr	r0, [pc, #268]	@ (800bf20 <SVCCTL_App_Notification+0x2a8>)
 800be12:	f7fe feb3 	bl	800ab7c <DbgTraceGetFileName>
 800be16:	4601      	mov	r1, r0
 800be18:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800be1c:	4a41      	ldr	r2, [pc, #260]	@ (800bf24 <SVCCTL_App_Notification+0x2ac>)
 800be1e:	4842      	ldr	r0, [pc, #264]	@ (800bf28 <SVCCTL_App_Notification+0x2b0>)
 800be20:	f002 fc22 	bl	800e668 <iprintf>
 800be24:	697b      	ldr	r3, [r7, #20]
 800be26:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800be2a:	b29b      	uxth	r3, r3
 800be2c:	4619      	mov	r1, r3
 800be2e:	4847      	ldr	r0, [pc, #284]	@ (800bf4c <SVCCTL_App_Notification+0x2d4>)
 800be30:	f002 fc1a 	bl	800e668 <iprintf>
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800be34:	483a      	ldr	r0, [pc, #232]	@ (800bf20 <SVCCTL_App_Notification+0x2a8>)
 800be36:	f7fe fea1 	bl	800ab7c <DbgTraceGetFileName>
 800be3a:	4601      	mov	r1, r0
 800be3c:	f44f 73fb 	mov.w	r3, #502	@ 0x1f6
 800be40:	4a38      	ldr	r2, [pc, #224]	@ (800bf24 <SVCCTL_App_Notification+0x2ac>)
 800be42:	4839      	ldr	r0, [pc, #228]	@ (800bf28 <SVCCTL_App_Notification+0x2b0>)
 800be44:	f002 fc10 	bl	800e668 <iprintf>
 800be48:	697b      	ldr	r3, [r7, #20]
 800be4a:	7a9b      	ldrb	r3, [r3, #10]
 800be4c:	4618      	mov	r0, r3
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	7a5b      	ldrb	r3, [r3, #9]
 800be52:	461c      	mov	r4, r3
 800be54:	697b      	ldr	r3, [r7, #20]
 800be56:	7a1b      	ldrb	r3, [r3, #8]
 800be58:	461d      	mov	r5, r3
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	79db      	ldrb	r3, [r3, #7]
 800be5e:	461a      	mov	r2, r3
 800be60:	697b      	ldr	r3, [r7, #20]
 800be62:	799b      	ldrb	r3, [r3, #6]
 800be64:	4619      	mov	r1, r3
 800be66:	697b      	ldr	r3, [r7, #20]
 800be68:	795b      	ldrb	r3, [r3, #5]
 800be6a:	9302      	str	r3, [sp, #8]
 800be6c:	9101      	str	r1, [sp, #4]
 800be6e:	9200      	str	r2, [sp, #0]
 800be70:	462b      	mov	r3, r5
 800be72:	4622      	mov	r2, r4
 800be74:	4601      	mov	r1, r0
 800be76:	4836      	ldr	r0, [pc, #216]	@ (800bf50 <SVCCTL_App_Notification+0x2d8>)
 800be78:	f002 fbf6 	bl	800e668 <iprintf>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800be7c:	4828      	ldr	r0, [pc, #160]	@ (800bf20 <SVCCTL_App_Notification+0x2a8>)
 800be7e:	f7fe fe7d 	bl	800ab7c <DbgTraceGetFileName>
 800be82:	4601      	mov	r1, r0
 800be84:	f240 13fd 	movw	r3, #509	@ 0x1fd
 800be88:	4a26      	ldr	r2, [pc, #152]	@ (800bf24 <SVCCTL_App_Notification+0x2ac>)
 800be8a:	4827      	ldr	r0, [pc, #156]	@ (800bf28 <SVCCTL_App_Notification+0x2b0>)
 800be8c:	f002 fbec 	bl	800e668 <iprintf>
 800be90:	697b      	ldr	r3, [r7, #20]
 800be92:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 800be96:	b29b      	uxth	r3, r3
 800be98:	4618      	mov	r0, r3
 800be9a:	f7f4 fc45 	bl	8000728 <__aeabi_i2d>
 800be9e:	f04f 0200 	mov.w	r2, #0
 800bea2:	4b28      	ldr	r3, [pc, #160]	@ (800bf44 <SVCCTL_App_Notification+0x2cc>)
 800bea4:	f7f4 f9c4 	bl	8000230 <__aeabi_dmul>
 800bea8:	4602      	mov	r2, r0
 800beaa:	460b      	mov	r3, r1
 800beac:	4610      	mov	r0, r2
 800beae:	4619      	mov	r1, r3
 800beb0:	697b      	ldr	r3, [r7, #20]
 800beb2:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 800beb6:	b29b      	uxth	r3, r3
 800beb8:	461c      	mov	r4, r3
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 800bec0:	b29b      	uxth	r3, r3
 800bec2:	461a      	mov	r2, r3
 800bec4:	4613      	mov	r3, r2
 800bec6:	009b      	lsls	r3, r3, #2
 800bec8:	4413      	add	r3, r2
 800beca:	005b      	lsls	r3, r3, #1
 800becc:	9301      	str	r3, [sp, #4]
 800bece:	9400      	str	r4, [sp, #0]
 800bed0:	4602      	mov	r2, r0
 800bed2:	460b      	mov	r3, r1
 800bed4:	481c      	ldr	r0, [pc, #112]	@ (800bf48 <SVCCTL_App_Notification+0x2d0>)
 800bed6:	f002 fbc7 	bl	800e668 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800beda:	4b10      	ldr	r3, [pc, #64]	@ (800bf1c <SVCCTL_App_Notification+0x2a4>)
 800bedc:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800bee0:	2b04      	cmp	r3, #4
 800bee2:	d104      	bne.n	800beee <SVCCTL_App_Notification+0x276>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800bee4:	4b0d      	ldr	r3, [pc, #52]	@ (800bf1c <SVCCTL_App_Notification+0x2a4>)
 800bee6:	2206      	movs	r2, #6
 800bee8:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 800beec:	e003      	b.n	800bef6 <SVCCTL_App_Notification+0x27e>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800beee:	4b0b      	ldr	r3, [pc, #44]	@ (800bf1c <SVCCTL_App_Notification+0x2a4>)
 800bef0:	2205      	movs	r2, #5
 800bef2:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800bef6:	697b      	ldr	r3, [r7, #20]
 800bef8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800befc:	b29a      	uxth	r2, r3
 800befe:	4b07      	ldr	r3, [pc, #28]	@ (800bf1c <SVCCTL_App_Notification+0x2a4>)
 800bf00:	819a      	strh	r2, [r3, #12]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 800bf02:	4b0c      	ldr	r3, [pc, #48]	@ (800bf34 <SVCCTL_App_Notification+0x2bc>)
 800bf04:	2200      	movs	r2, #0
 800bf06:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800bf08:	4b04      	ldr	r3, [pc, #16]	@ (800bf1c <SVCCTL_App_Notification+0x2a4>)
 800bf0a:	899a      	ldrh	r2, [r3, #12]
 800bf0c:	4b09      	ldr	r3, [pc, #36]	@ (800bf34 <SVCCTL_App_Notification+0x2bc>)
 800bf0e:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 800bf10:	4808      	ldr	r0, [pc, #32]	@ (800bf34 <SVCCTL_App_Notification+0x2bc>)
 800bf12:	f000 fe85 	bl	800cc20 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800bf16:	e000      	b.n	800bf1a <SVCCTL_App_Notification+0x2a2>
          break;
 800bf18:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800bf1a:	e19b      	b.n	800c254 <SVCCTL_App_Notification+0x5dc>
 800bf1c:	20001484 	.word	0x20001484
 800bf20:	0800fc38 	.word	0x0800fc38
 800bf24:	08011498 	.word	0x08011498
 800bf28:	0800fc54 	.word	0x0800fc54
 800bf2c:	0800fd44 	.word	0x0800fd44
 800bf30:	0800fd70 	.word	0x0800fd70
 800bf34:	200014fc 	.word	0x200014fc
 800bf38:	0800fdac 	.word	0x0800fdac
 800bf3c:	0800fdd0 	.word	0x0800fdd0
 800bf40:	0800fde8 	.word	0x0800fde8
 800bf44:	3ff40000 	.word	0x3ff40000
 800bf48:	0800fe1c 	.word	0x0800fe1c
 800bf4c:	0800fe88 	.word	0x0800fe88
 800bf50:	0800fed0 	.word	0x0800fed0
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800bf54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf56:	3302      	adds	r3, #2
 800bf58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      switch (p_blecore_evt->ecode)
 800bf5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf5c:	881b      	ldrh	r3, [r3, #0]
 800bf5e:	b29b      	uxth	r3, r3
 800bf60:	f641 0204 	movw	r2, #6148	@ 0x1804
 800bf64:	4293      	cmp	r3, r2
 800bf66:	f000 816e 	beq.w	800c246 <SVCCTL_App_Notification+0x5ce>
 800bf6a:	f641 0204 	movw	r2, #6148	@ 0x1804
 800bf6e:	4293      	cmp	r3, r2
 800bf70:	f300 816f 	bgt.w	800c252 <SVCCTL_App_Notification+0x5da>
 800bf74:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	f000 8130 	beq.w	800c1de <SVCCTL_App_Notification+0x566>
 800bf7e:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800bf82:	4293      	cmp	r3, r2
 800bf84:	f300 8165 	bgt.w	800c252 <SVCCTL_App_Notification+0x5da>
 800bf88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf8c:	f000 815d 	beq.w	800c24a <SVCCTL_App_Notification+0x5d2>
 800bf90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf94:	f300 815d 	bgt.w	800c252 <SVCCTL_App_Notification+0x5da>
 800bf98:	2b06      	cmp	r3, #6
 800bf9a:	f000 8133 	beq.w	800c204 <SVCCTL_App_Notification+0x58c>
 800bf9e:	2b06      	cmp	r3, #6
 800bfa0:	f2c0 8157 	blt.w	800c252 <SVCCTL_App_Notification+0x5da>
 800bfa4:	f240 420a 	movw	r2, #1034	@ 0x40a
 800bfa8:	4293      	cmp	r3, r2
 800bfaa:	f300 8152 	bgt.w	800c252 <SVCCTL_App_Notification+0x5da>
 800bfae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bfb2:	f340 814e 	ble.w	800c252 <SVCCTL_App_Notification+0x5da>
 800bfb6:	f2a3 4301 	subw	r3, r3, #1025	@ 0x401
 800bfba:	2b09      	cmp	r3, #9
 800bfbc:	f200 8149 	bhi.w	800c252 <SVCCTL_App_Notification+0x5da>
 800bfc0:	a201      	add	r2, pc, #4	@ (adr r2, 800bfc8 <SVCCTL_App_Notification+0x350>)
 800bfc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfc6:	bf00      	nop
 800bfc8:	0800c159 	.word	0x0800c159
 800bfcc:	0800c029 	.word	0x0800c029
 800bfd0:	0800c253 	.word	0x0800c253
 800bfd4:	0800c253 	.word	0x0800c253
 800bfd8:	0800c253 	.word	0x0800c253
 800bfdc:	0800c253 	.word	0x0800c253
 800bfe0:	0800bff1 	.word	0x0800bff1
 800bfe4:	0800c253 	.word	0x0800c253
 800bfe8:	0800c09f 	.word	0x0800c09f
 800bfec:	0800c00d 	.word	0x0800c00d
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 800bff0:	489b      	ldr	r0, [pc, #620]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800bff2:	f7fe fdc3 	bl	800ab7c <DbgTraceGetFileName>
 800bff6:	4601      	mov	r1, r0
 800bff8:	f240 233f 	movw	r3, #575	@ 0x23f
 800bffc:	4a99      	ldr	r2, [pc, #612]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800bffe:	489a      	ldr	r0, [pc, #616]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c000:	f002 fb32 	bl	800e668 <iprintf>
 800c004:	4899      	ldr	r0, [pc, #612]	@ (800c26c <SVCCTL_App_Notification+0x5f4>)
 800c006:	f002 fb2f 	bl	800e668 <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800c00a:	e11f      	b.n	800c24c <SVCCTL_App_Notification+0x5d4>
            APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 800c00c:	4894      	ldr	r0, [pc, #592]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c00e:	f7fe fdb5 	bl	800ab7c <DbgTraceGetFileName>
 800c012:	4601      	mov	r1, r0
 800c014:	f240 234f 	movw	r3, #591	@ 0x24f
 800c018:	4a92      	ldr	r2, [pc, #584]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c01a:	4893      	ldr	r0, [pc, #588]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c01c:	f002 fb24 	bl	800e668 <iprintf>
 800c020:	4893      	ldr	r0, [pc, #588]	@ (800c270 <SVCCTL_App_Notification+0x5f8>)
 800c022:	f002 fb91 	bl	800e748 <puts>
          break;
 800c026:	e111      	b.n	800c24c <SVCCTL_App_Notification+0x5d4>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 800c028:	488d      	ldr	r0, [pc, #564]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c02a:	f7fe fda7 	bl	800ab7c <DbgTraceGetFileName>
 800c02e:	4601      	mov	r1, r0
 800c030:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800c034:	4a8b      	ldr	r2, [pc, #556]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c036:	488c      	ldr	r0, [pc, #560]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c038:	f002 fb16 	bl	800e668 <iprintf>
 800c03c:	488d      	ldr	r0, [pc, #564]	@ (800c274 <SVCCTL_App_Notification+0x5fc>)
 800c03e:	f002 fb83 	bl	800e748 <puts>
          pin = BLE_DEFAULT_PIN;
 800c042:	4b8d      	ldr	r3, [pc, #564]	@ (800c278 <SVCCTL_App_Notification+0x600>)
 800c044:	62bb      	str	r3, [r7, #40]	@ 0x28
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, pin);
 800c046:	4b8d      	ldr	r3, [pc, #564]	@ (800c27c <SVCCTL_App_Notification+0x604>)
 800c048:	899b      	ldrh	r3, [r3, #12]
 800c04a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c04c:	4618      	mov	r0, r3
 800c04e:	f7fc feb9 	bl	8008dc4 <aci_gap_pass_key_resp>
 800c052:	4603      	mov	r3, r0
 800c054:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          if (ret != BLE_STATUS_SUCCESS)
 800c058:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d010      	beq.n	800c082 <SVCCTL_App_Notification+0x40a>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800c060:	487f      	ldr	r0, [pc, #508]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c062:	f7fe fd8b 	bl	800ab7c <DbgTraceGetFileName>
 800c066:	4601      	mov	r1, r0
 800c068:	f240 2361 	movw	r3, #609	@ 0x261
 800c06c:	4a7d      	ldr	r2, [pc, #500]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c06e:	487e      	ldr	r0, [pc, #504]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c070:	f002 fafa 	bl	800e668 <iprintf>
 800c074:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c078:	4619      	mov	r1, r3
 800c07a:	4881      	ldr	r0, [pc, #516]	@ (800c280 <SVCCTL_App_Notification+0x608>)
 800c07c:	f002 faf4 	bl	800e668 <iprintf>
          break;
 800c080:	e0e4      	b.n	800c24c <SVCCTL_App_Notification+0x5d4>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800c082:	4877      	ldr	r0, [pc, #476]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c084:	f7fe fd7a 	bl	800ab7c <DbgTraceGetFileName>
 800c088:	4601      	mov	r1, r0
 800c08a:	f240 2365 	movw	r3, #613	@ 0x265
 800c08e:	4a75      	ldr	r2, [pc, #468]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c090:	4875      	ldr	r0, [pc, #468]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c092:	f002 fae9 	bl	800e668 <iprintf>
 800c096:	487b      	ldr	r0, [pc, #492]	@ (800c284 <SVCCTL_App_Notification+0x60c>)
 800c098:	f002 fb56 	bl	800e748 <puts>
          break;
 800c09c:	e0d6      	b.n	800c24c <SVCCTL_App_Notification+0x5d4>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 800c09e:	4870      	ldr	r0, [pc, #448]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c0a0:	f7fe fd6c 	bl	800ab7c <DbgTraceGetFileName>
 800c0a4:	4601      	mov	r1, r0
 800c0a6:	f240 236e 	movw	r3, #622	@ 0x26e
 800c0aa:	4a6e      	ldr	r2, [pc, #440]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c0ac:	486e      	ldr	r0, [pc, #440]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c0ae:	f002 fadb 	bl	800e668 <iprintf>
 800c0b2:	4875      	ldr	r0, [pc, #468]	@ (800c288 <SVCCTL_App_Notification+0x610>)
 800c0b4:	f002 fb48 	bl	800e748 <puts>
          APP_DBG_MSG("     - numeric_value = %ld\n",
 800c0b8:	4869      	ldr	r0, [pc, #420]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c0ba:	f7fe fd5f 	bl	800ab7c <DbgTraceGetFileName>
 800c0be:	4601      	mov	r1, r0
 800c0c0:	f240 236f 	movw	r3, #623	@ 0x26f
 800c0c4:	4a67      	ldr	r2, [pc, #412]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c0c6:	4868      	ldr	r0, [pc, #416]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c0c8:	f002 face 	bl	800e668 <iprintf>
 800c0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ce:	3302      	adds	r3, #2
 800c0d0:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800c0d4:	4619      	mov	r1, r3
 800c0d6:	486d      	ldr	r0, [pc, #436]	@ (800c28c <SVCCTL_App_Notification+0x614>)
 800c0d8:	f002 fac6 	bl	800e668 <iprintf>
          APP_DBG_MSG("     - Hex_value = %lx\n",
 800c0dc:	4860      	ldr	r0, [pc, #384]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c0de:	f7fe fd4d 	bl	800ab7c <DbgTraceGetFileName>
 800c0e2:	4601      	mov	r1, r0
 800c0e4:	f240 2371 	movw	r3, #625	@ 0x271
 800c0e8:	4a5e      	ldr	r2, [pc, #376]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c0ea:	485f      	ldr	r0, [pc, #380]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c0ec:	f002 fabc 	bl	800e668 <iprintf>
 800c0f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0f2:	3302      	adds	r3, #2
 800c0f4:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800c0f8:	4619      	mov	r1, r3
 800c0fa:	4865      	ldr	r0, [pc, #404]	@ (800c290 <SVCCTL_App_Notification+0x618>)
 800c0fc:	f002 fab4 	bl	800e668 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 800c100:	4b5e      	ldr	r3, [pc, #376]	@ (800c27c <SVCCTL_App_Notification+0x604>)
 800c102:	899b      	ldrh	r3, [r3, #12]
 800c104:	2101      	movs	r1, #1
 800c106:	4618      	mov	r0, r3
 800c108:	f7fd f806 	bl	8009118 <aci_gap_numeric_comparison_value_confirm_yesno>
 800c10c:	4603      	mov	r3, r0
 800c10e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          if (ret != BLE_STATUS_SUCCESS)
 800c112:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c116:	2b00      	cmp	r3, #0
 800c118:	d010      	beq.n	800c13c <SVCCTL_App_Notification+0x4c4>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 800c11a:	4851      	ldr	r0, [pc, #324]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c11c:	f7fe fd2e 	bl	800ab7c <DbgTraceGetFileName>
 800c120:	4601      	mov	r1, r0
 800c122:	f240 2376 	movw	r3, #630	@ 0x276
 800c126:	4a4f      	ldr	r2, [pc, #316]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c128:	484f      	ldr	r0, [pc, #316]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c12a:	f002 fa9d 	bl	800e668 <iprintf>
 800c12e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c132:	4619      	mov	r1, r3
 800c134:	4857      	ldr	r0, [pc, #348]	@ (800c294 <SVCCTL_App_Notification+0x61c>)
 800c136:	f002 fa97 	bl	800e668 <iprintf>
          break;
 800c13a:	e087      	b.n	800c24c <SVCCTL_App_Notification+0x5d4>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800c13c:	4848      	ldr	r0, [pc, #288]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c13e:	f7fe fd1d 	bl	800ab7c <DbgTraceGetFileName>
 800c142:	4601      	mov	r1, r0
 800c144:	f240 237a 	movw	r3, #634	@ 0x27a
 800c148:	4a46      	ldr	r2, [pc, #280]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c14a:	4847      	ldr	r0, [pc, #284]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c14c:	f002 fa8c 	bl	800e668 <iprintf>
 800c150:	4851      	ldr	r0, [pc, #324]	@ (800c298 <SVCCTL_App_Notification+0x620>)
 800c152:	f002 faf9 	bl	800e748 <puts>
          break;
 800c156:	e079      	b.n	800c24c <SVCCTL_App_Notification+0x5d4>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800c158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c15a:	3302      	adds	r3, #2
 800c15c:	627b      	str	r3, [r7, #36]	@ 0x24
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 800c15e:	4840      	ldr	r0, [pc, #256]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c160:	f7fe fd0c 	bl	800ab7c <DbgTraceGetFileName>
 800c164:	4601      	mov	r1, r0
 800c166:	f44f 7321 	mov.w	r3, #644	@ 0x284
 800c16a:	4a3e      	ldr	r2, [pc, #248]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c16c:	483e      	ldr	r0, [pc, #248]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c16e:	f002 fa7b 	bl	800e668 <iprintf>
 800c172:	484a      	ldr	r0, [pc, #296]	@ (800c29c <SVCCTL_App_Notification+0x624>)
 800c174:	f002 fae8 	bl	800e748 <puts>
          if (p_pairing_complete->Status != 0)
 800c178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c17a:	789b      	ldrb	r3, [r3, #2]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d013      	beq.n	800c1a8 <SVCCTL_App_Notification+0x530>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n", p_pairing_complete->Status, p_pairing_complete->Reason);
 800c180:	4837      	ldr	r0, [pc, #220]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c182:	f7fe fcfb 	bl	800ab7c <DbgTraceGetFileName>
 800c186:	4601      	mov	r1, r0
 800c188:	f240 2387 	movw	r3, #647	@ 0x287
 800c18c:	4a35      	ldr	r2, [pc, #212]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c18e:	4836      	ldr	r0, [pc, #216]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c190:	f002 fa6a 	bl	800e668 <iprintf>
 800c194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c196:	789b      	ldrb	r3, [r3, #2]
 800c198:	4619      	mov	r1, r3
 800c19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c19c:	78db      	ldrb	r3, [r3, #3]
 800c19e:	461a      	mov	r2, r3
 800c1a0:	483f      	ldr	r0, [pc, #252]	@ (800c2a0 <SVCCTL_App_Notification+0x628>)
 800c1a2:	f002 fa61 	bl	800e668 <iprintf>
 800c1a6:	e00c      	b.n	800c1c2 <SVCCTL_App_Notification+0x54a>
            APP_DBG_MSG("     - Pairing Success\n");
 800c1a8:	482d      	ldr	r0, [pc, #180]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c1aa:	f7fe fce7 	bl	800ab7c <DbgTraceGetFileName>
 800c1ae:	4601      	mov	r1, r0
 800c1b0:	f240 238b 	movw	r3, #651	@ 0x28b
 800c1b4:	4a2b      	ldr	r2, [pc, #172]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c1b6:	482c      	ldr	r0, [pc, #176]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c1b8:	f002 fa56 	bl	800e668 <iprintf>
 800c1bc:	4839      	ldr	r0, [pc, #228]	@ (800c2a4 <SVCCTL_App_Notification+0x62c>)
 800c1be:	f002 fac3 	bl	800e748 <puts>
          APP_DBG_MSG("\n");
 800c1c2:	4827      	ldr	r0, [pc, #156]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c1c4:	f7fe fcda 	bl	800ab7c <DbgTraceGetFileName>
 800c1c8:	4601      	mov	r1, r0
 800c1ca:	f240 238d 	movw	r3, #653	@ 0x28d
 800c1ce:	4a25      	ldr	r2, [pc, #148]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c1d0:	4825      	ldr	r0, [pc, #148]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c1d2:	f002 fa49 	bl	800e668 <iprintf>
 800c1d6:	200a      	movs	r0, #10
 800c1d8:	f002 fa58 	bl	800e68c <putchar>
          break;
 800c1dc:	e036      	b.n	800c24c <SVCCTL_App_Notification+0x5d4>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 800c1de:	4820      	ldr	r0, [pc, #128]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c1e0:	f7fe fccc 	bl	800ab7c <DbgTraceGetFileName>
 800c1e4:	4601      	mov	r1, r0
 800c1e6:	f240 2396 	movw	r3, #662	@ 0x296
 800c1ea:	4a1e      	ldr	r2, [pc, #120]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c1ec:	481e      	ldr	r0, [pc, #120]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c1ee:	f002 fa3b 	bl	800e668 <iprintf>
 800c1f2:	482d      	ldr	r0, [pc, #180]	@ (800c2a8 <SVCCTL_App_Notification+0x630>)
 800c1f4:	f002 fa38 	bl	800e668 <iprintf>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800c1f8:	4b20      	ldr	r3, [pc, #128]	@ (800c27c <SVCCTL_App_Notification+0x604>)
 800c1fa:	899b      	ldrh	r3, [r3, #12]
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	f7fd fa9e 	bl	800973e <aci_gatt_confirm_indication>
        break;
 800c202:	e023      	b.n	800c24c <SVCCTL_App_Notification+0x5d4>
	      p_warning_event = (aci_hal_warning_event_rp0 *)p_blecore_evt->data;
 800c204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c206:	3302      	adds	r3, #2
 800c208:	623b      	str	r3, [r7, #32]
          APP_DBG_MSG(">>== ACI_HAL_WARNING_VSEVT_CODE\n");
 800c20a:	4815      	ldr	r0, [pc, #84]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c20c:	f7fe fcb6 	bl	800ab7c <DbgTraceGetFileName>
 800c210:	4601      	mov	r1, r0
 800c212:	f240 23a1 	movw	r3, #673	@ 0x2a1
 800c216:	4a13      	ldr	r2, [pc, #76]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c218:	4813      	ldr	r0, [pc, #76]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c21a:	f002 fa25 	bl	800e668 <iprintf>
 800c21e:	4823      	ldr	r0, [pc, #140]	@ (800c2ac <SVCCTL_App_Notification+0x634>)
 800c220:	f002 fa92 	bl	800e748 <puts>
          APP_DBG_MSG("Warning Type = 0x%02X\n", p_warning_event->Warning_Type);
 800c224:	480e      	ldr	r0, [pc, #56]	@ (800c260 <SVCCTL_App_Notification+0x5e8>)
 800c226:	f7fe fca9 	bl	800ab7c <DbgTraceGetFileName>
 800c22a:	4601      	mov	r1, r0
 800c22c:	f240 23a2 	movw	r3, #674	@ 0x2a2
 800c230:	4a0c      	ldr	r2, [pc, #48]	@ (800c264 <SVCCTL_App_Notification+0x5ec>)
 800c232:	480d      	ldr	r0, [pc, #52]	@ (800c268 <SVCCTL_App_Notification+0x5f0>)
 800c234:	f002 fa18 	bl	800e668 <iprintf>
 800c238:	6a3b      	ldr	r3, [r7, #32]
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	4619      	mov	r1, r3
 800c23e:	481c      	ldr	r0, [pc, #112]	@ (800c2b0 <SVCCTL_App_Notification+0x638>)
 800c240:	f002 fa12 	bl	800e668 <iprintf>
          break;
 800c244:	e002      	b.n	800c24c <SVCCTL_App_Notification+0x5d4>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800c246:	bf00      	nop
 800c248:	e003      	b.n	800c252 <SVCCTL_App_Notification+0x5da>
          break;
 800c24a:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800c24c:	e001      	b.n	800c252 <SVCCTL_App_Notification+0x5da>
      break;
 800c24e:	bf00      	nop
 800c250:	e000      	b.n	800c254 <SVCCTL_App_Notification+0x5dc>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800c252:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800c254:	2301      	movs	r3, #1
}
 800c256:	4618      	mov	r0, r3
 800c258:	3738      	adds	r7, #56	@ 0x38
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bdb0      	pop	{r4, r5, r7, pc}
 800c25e:	bf00      	nop
 800c260:	0800fc38 	.word	0x0800fc38
 800c264:	08011498 	.word	0x08011498
 800c268:	0800fc54 	.word	0x0800fc54
 800c26c:	0800ff20 	.word	0x0800ff20
 800c270:	0800ff48 	.word	0x0800ff48
 800c274:	0800ff78 	.word	0x0800ff78
 800c278:	0001b207 	.word	0x0001b207
 800c27c:	20001484 	.word	0x20001484
 800c280:	0800ffa0 	.word	0x0800ffa0
 800c284:	0800ffd4 	.word	0x0800ffd4
 800c288:	0800fffc 	.word	0x0800fffc
 800c28c:	08010030 	.word	0x08010030
 800c290:	0801004c 	.word	0x0801004c
 800c294:	08010064 	.word	0x08010064
 800c298:	080100b4 	.word	0x080100b4
 800c29c:	080100fc 	.word	0x080100fc
 800c2a0:	08010128 	.word	0x08010128
 800c2a4:	08010164 	.word	0x08010164
 800c2a8:	0801017c 	.word	0x0801017c
 800c2ac:	080101a4 	.word	0x080101a4
 800c2b0:	080101c4 	.word	0x080101c4

0800c2b4 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b082      	sub	sp, #8
 800c2b8:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800c2ba:	4b06      	ldr	r3, [pc, #24]	@ (800c2d4 <Ble_Tl_Init+0x20>)
 800c2bc:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800c2be:	4b06      	ldr	r3, [pc, #24]	@ (800c2d8 <Ble_Tl_Init+0x24>)
 800c2c0:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800c2c2:	463b      	mov	r3, r7
 800c2c4:	4619      	mov	r1, r3
 800c2c6:	4805      	ldr	r0, [pc, #20]	@ (800c2dc <Ble_Tl_Init+0x28>)
 800c2c8:	f7fd ff30 	bl	800a12c <hci_init>

  return;
 800c2cc:	bf00      	nop
}
 800c2ce:	3708      	adds	r7, #8
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bd80      	pop	{r7, pc}
 800c2d4:	200300d8 	.word	0x200300d8
 800c2d8:	0800ca91 	.word	0x0800ca91
 800c2dc:	0800ca59 	.word	0x0800ca59

0800c2e0 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 800c2e0:	b5b0      	push	{r4, r5, r7, lr}
 800c2e2:	b08c      	sub	sp, #48	@ 0x30
 800c2e4:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c2ea:	2392      	movs	r3, #146	@ 0x92
 800c2ec:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 800c2ee:	48a3      	ldr	r0, [pc, #652]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c2f0:	f7fe fc44 	bl	800ab7c <DbgTraceGetFileName>
 800c2f4:	4601      	mov	r1, r0
 800c2f6:	f44f 7338 	mov.w	r3, #736	@ 0x2e0
 800c2fa:	4aa1      	ldr	r2, [pc, #644]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c2fc:	48a1      	ldr	r0, [pc, #644]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c2fe:	f002 f9b3 	bl	800e668 <iprintf>
 800c302:	48a1      	ldr	r0, [pc, #644]	@ (800c588 <Ble_Hci_Gap_Gatt_Init+0x2a8>)
 800c304:	f002 fa20 	bl	800e748 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800c308:	f7fd fc40 	bl	8009b8c <hci_reset>
 800c30c:	4603      	mov	r3, r0
 800c30e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c310:	7dfb      	ldrb	r3, [r7, #23]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d00f      	beq.n	800c336 <Ble_Hci_Gap_Gatt_Init+0x56>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 800c316:	4899      	ldr	r0, [pc, #612]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c318:	f7fe fc30 	bl	800ab7c <DbgTraceGetFileName>
 800c31c:	4601      	mov	r1, r0
 800c31e:	f240 23e9 	movw	r3, #745	@ 0x2e9
 800c322:	4a97      	ldr	r2, [pc, #604]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c324:	4897      	ldr	r0, [pc, #604]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c326:	f002 f99f 	bl	800e668 <iprintf>
 800c32a:	7dfb      	ldrb	r3, [r7, #23]
 800c32c:	4619      	mov	r1, r3
 800c32e:	4897      	ldr	r0, [pc, #604]	@ (800c58c <Ble_Hci_Gap_Gatt_Init+0x2ac>)
 800c330:	f002 f99a 	bl	800e668 <iprintf>
 800c334:	e00c      	b.n	800c350 <Ble_Hci_Gap_Gatt_Init+0x70>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 800c336:	4891      	ldr	r0, [pc, #580]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c338:	f7fe fc20 	bl	800ab7c <DbgTraceGetFileName>
 800c33c:	4601      	mov	r1, r0
 800c33e:	f240 23ed 	movw	r3, #749	@ 0x2ed
 800c342:	4a8f      	ldr	r2, [pc, #572]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c344:	488f      	ldr	r0, [pc, #572]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c346:	f002 f98f 	bl	800e668 <iprintf>
 800c34a:	4891      	ldr	r0, [pc, #580]	@ (800c590 <Ble_Hci_Gap_Gatt_Init+0x2b0>)
 800c34c:	f002 f9fc 	bl	800e748 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800c350:	f000 facc 	bl	800c8ec <BleGetBdAddress>
 800c354:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 800c356:	693a      	ldr	r2, [r7, #16]
 800c358:	2106      	movs	r1, #6
 800c35a:	2000      	movs	r0, #0
 800c35c:	f7fd fad6 	bl	800990c <aci_hal_write_config_data>
 800c360:	4603      	mov	r3, r0
 800c362:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c364:	7dfb      	ldrb	r3, [r7, #23]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d00f      	beq.n	800c38a <Ble_Hci_Gap_Gatt_Init+0xaa>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, result: 0x%x \n", ret);
 800c36a:	4884      	ldr	r0, [pc, #528]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c36c:	f7fe fc06 	bl	800ab7c <DbgTraceGetFileName>
 800c370:	4601      	mov	r1, r0
 800c372:	f240 23f7 	movw	r3, #759	@ 0x2f7
 800c376:	4a82      	ldr	r2, [pc, #520]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c378:	4882      	ldr	r0, [pc, #520]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c37a:	f002 f975 	bl	800e668 <iprintf>
 800c37e:	7dfb      	ldrb	r3, [r7, #23]
 800c380:	4619      	mov	r1, r3
 800c382:	4884      	ldr	r0, [pc, #528]	@ (800c594 <Ble_Hci_Gap_Gatt_Init+0x2b4>)
 800c384:	f002 f970 	bl	800e668 <iprintf>
 800c388:	e035      	b.n	800c3f6 <Ble_Hci_Gap_Gatt_Init+0x116>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET\n");
 800c38a:	487c      	ldr	r0, [pc, #496]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c38c:	f7fe fbf6 	bl	800ab7c <DbgTraceGetFileName>
 800c390:	4601      	mov	r1, r0
 800c392:	f240 23fb 	movw	r3, #763	@ 0x2fb
 800c396:	4a7a      	ldr	r2, [pc, #488]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c398:	487a      	ldr	r0, [pc, #488]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c39a:	f002 f965 	bl	800e668 <iprintf>
 800c39e:	487e      	ldr	r0, [pc, #504]	@ (800c598 <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 800c3a0:	f002 f9d2 	bl	800e748 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 800c3a4:	4875      	ldr	r0, [pc, #468]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c3a6:	f7fe fbe9 	bl	800ab7c <DbgTraceGetFileName>
 800c3aa:	4601      	mov	r1, r0
 800c3ac:	f44f 733f 	mov.w	r3, #764	@ 0x2fc
 800c3b0:	4a73      	ldr	r2, [pc, #460]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c3b2:	4874      	ldr	r0, [pc, #464]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c3b4:	f002 f958 	bl	800e668 <iprintf>
 800c3b8:	693b      	ldr	r3, [r7, #16]
 800c3ba:	3305      	adds	r3, #5
 800c3bc:	781b      	ldrb	r3, [r3, #0]
 800c3be:	4618      	mov	r0, r3
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	3304      	adds	r3, #4
 800c3c4:	781b      	ldrb	r3, [r3, #0]
 800c3c6:	461c      	mov	r4, r3
 800c3c8:	693b      	ldr	r3, [r7, #16]
 800c3ca:	3303      	adds	r3, #3
 800c3cc:	781b      	ldrb	r3, [r3, #0]
 800c3ce:	461d      	mov	r5, r3
 800c3d0:	693b      	ldr	r3, [r7, #16]
 800c3d2:	3302      	adds	r3, #2
 800c3d4:	781b      	ldrb	r3, [r3, #0]
 800c3d6:	461a      	mov	r2, r3
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	3301      	adds	r3, #1
 800c3dc:	781b      	ldrb	r3, [r3, #0]
 800c3de:	4619      	mov	r1, r3
 800c3e0:	693b      	ldr	r3, [r7, #16]
 800c3e2:	781b      	ldrb	r3, [r3, #0]
 800c3e4:	9302      	str	r3, [sp, #8]
 800c3e6:	9101      	str	r1, [sp, #4]
 800c3e8:	9200      	str	r2, [sp, #0]
 800c3ea:	462b      	mov	r3, r5
 800c3ec:	4622      	mov	r2, r4
 800c3ee:	4601      	mov	r1, r0
 800c3f0:	486a      	ldr	r0, [pc, #424]	@ (800c59c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800c3f2:	f002 f939 	bl	800e668 <iprintf>
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800c3f6:	4a6a      	ldr	r2, [pc, #424]	@ (800c5a0 <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 800c3f8:	2110      	movs	r1, #16
 800c3fa:	2018      	movs	r0, #24
 800c3fc:	f7fd fa86 	bl	800990c <aci_hal_write_config_data>
 800c400:	4603      	mov	r3, r0
 800c402:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c404:	7dfb      	ldrb	r3, [r7, #23]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d00f      	beq.n	800c42a <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 800c40a:	485c      	ldr	r0, [pc, #368]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c40c:	f7fe fbb6 	bl	800ab7c <DbgTraceGetFileName>
 800c410:	4601      	mov	r1, r0
 800c412:	f240 331e 	movw	r3, #798	@ 0x31e
 800c416:	4a5a      	ldr	r2, [pc, #360]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c418:	485a      	ldr	r0, [pc, #360]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c41a:	f002 f925 	bl	800e668 <iprintf>
 800c41e:	7dfb      	ldrb	r3, [r7, #23]
 800c420:	4619      	mov	r1, r3
 800c422:	4860      	ldr	r0, [pc, #384]	@ (800c5a4 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 800c424:	f002 f920 	bl	800e668 <iprintf>
 800c428:	e00c      	b.n	800c444 <Ble_Hci_Gap_Gatt_Init+0x164>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800c42a:	4854      	ldr	r0, [pc, #336]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c42c:	f7fe fba6 	bl	800ab7c <DbgTraceGetFileName>
 800c430:	4601      	mov	r1, r0
 800c432:	f240 3322 	movw	r3, #802	@ 0x322
 800c436:	4a52      	ldr	r2, [pc, #328]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c438:	4852      	ldr	r0, [pc, #328]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c43a:	f002 f915 	bl	800e668 <iprintf>
 800c43e:	485a      	ldr	r0, [pc, #360]	@ (800c5a8 <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 800c440:	f002 f982 	bl	800e748 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 800c444:	4a59      	ldr	r2, [pc, #356]	@ (800c5ac <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 800c446:	2110      	movs	r1, #16
 800c448:	2008      	movs	r0, #8
 800c44a:	f7fd fa5f 	bl	800990c <aci_hal_write_config_data>
 800c44e:	4603      	mov	r3, r0
 800c450:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c452:	7dfb      	ldrb	r3, [r7, #23]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d00f      	beq.n	800c478 <Ble_Hci_Gap_Gatt_Init+0x198>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 800c458:	4848      	ldr	r0, [pc, #288]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c45a:	f7fe fb8f 	bl	800ab7c <DbgTraceGetFileName>
 800c45e:	4601      	mov	r1, r0
 800c460:	f240 332b 	movw	r3, #811	@ 0x32b
 800c464:	4a46      	ldr	r2, [pc, #280]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c466:	4847      	ldr	r0, [pc, #284]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c468:	f002 f8fe 	bl	800e668 <iprintf>
 800c46c:	7dfb      	ldrb	r3, [r7, #23]
 800c46e:	4619      	mov	r1, r3
 800c470:	484f      	ldr	r0, [pc, #316]	@ (800c5b0 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 800c472:	f002 f8f9 	bl	800e668 <iprintf>
 800c476:	e00c      	b.n	800c492 <Ble_Hci_Gap_Gatt_Init+0x1b2>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 800c478:	4840      	ldr	r0, [pc, #256]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c47a:	f7fe fb7f 	bl	800ab7c <DbgTraceGetFileName>
 800c47e:	4601      	mov	r1, r0
 800c480:	f240 332f 	movw	r3, #815	@ 0x32f
 800c484:	4a3e      	ldr	r2, [pc, #248]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c486:	483f      	ldr	r0, [pc, #252]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c488:	f002 f8ee 	bl	800e668 <iprintf>
 800c48c:	4849      	ldr	r0, [pc, #292]	@ (800c5b4 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 800c48e:	f002 f95b 	bl	800e748 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800c492:	2118      	movs	r1, #24
 800c494:	2001      	movs	r0, #1
 800c496:	f7fd fabe 	bl	8009a16 <aci_hal_set_tx_power_level>
 800c49a:	4603      	mov	r3, r0
 800c49c:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c49e:	7dfb      	ldrb	r3, [r7, #23]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d00f      	beq.n	800c4c4 <Ble_Hci_Gap_Gatt_Init+0x1e4>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 800c4a4:	4835      	ldr	r0, [pc, #212]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c4a6:	f7fe fb69 	bl	800ab7c <DbgTraceGetFileName>
 800c4aa:	4601      	mov	r1, r0
 800c4ac:	f44f 734e 	mov.w	r3, #824	@ 0x338
 800c4b0:	4a33      	ldr	r2, [pc, #204]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c4b2:	4834      	ldr	r0, [pc, #208]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c4b4:	f002 f8d8 	bl	800e668 <iprintf>
 800c4b8:	7dfb      	ldrb	r3, [r7, #23]
 800c4ba:	4619      	mov	r1, r3
 800c4bc:	483e      	ldr	r0, [pc, #248]	@ (800c5b8 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800c4be:	f002 f8d3 	bl	800e668 <iprintf>
 800c4c2:	e00c      	b.n	800c4de <Ble_Hci_Gap_Gatt_Init+0x1fe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 800c4c4:	482d      	ldr	r0, [pc, #180]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c4c6:	f7fe fb59 	bl	800ab7c <DbgTraceGetFileName>
 800c4ca:	4601      	mov	r1, r0
 800c4cc:	f44f 734f 	mov.w	r3, #828	@ 0x33c
 800c4d0:	4a2b      	ldr	r2, [pc, #172]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c4d2:	482c      	ldr	r0, [pc, #176]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c4d4:	f002 f8c8 	bl	800e668 <iprintf>
 800c4d8:	4838      	ldr	r0, [pc, #224]	@ (800c5bc <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800c4da:	f002 f935 	bl	800e748 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800c4de:	f7fc fe82 	bl	80091e6 <aci_gatt_init>
 800c4e2:	4603      	mov	r3, r0
 800c4e4:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c4e6:	7dfb      	ldrb	r3, [r7, #23]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d00f      	beq.n	800c50c <Ble_Hci_Gap_Gatt_Init+0x22c>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 800c4ec:	4823      	ldr	r0, [pc, #140]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c4ee:	f7fe fb45 	bl	800ab7c <DbgTraceGetFileName>
 800c4f2:	4601      	mov	r1, r0
 800c4f4:	f240 3345 	movw	r3, #837	@ 0x345
 800c4f8:	4a21      	ldr	r2, [pc, #132]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c4fa:	4822      	ldr	r0, [pc, #136]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c4fc:	f002 f8b4 	bl	800e668 <iprintf>
 800c500:	7dfb      	ldrb	r3, [r7, #23]
 800c502:	4619      	mov	r1, r3
 800c504:	482e      	ldr	r0, [pc, #184]	@ (800c5c0 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800c506:	f002 f8af 	bl	800e668 <iprintf>
 800c50a:	e00c      	b.n	800c526 <Ble_Hci_Gap_Gatt_Init+0x246>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 800c50c:	481b      	ldr	r0, [pc, #108]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c50e:	f7fe fb35 	bl	800ab7c <DbgTraceGetFileName>
 800c512:	4601      	mov	r1, r0
 800c514:	f240 3349 	movw	r3, #841	@ 0x349
 800c518:	4a19      	ldr	r2, [pc, #100]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c51a:	481a      	ldr	r0, [pc, #104]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c51c:	f002 f8a4 	bl	800e668 <iprintf>
 800c520:	4828      	ldr	r0, [pc, #160]	@ (800c5c4 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 800c522:	f002 f911 	bl	800e748 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800c526:	2300      	movs	r3, #0
 800c528:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800c52a:	7bfb      	ldrb	r3, [r7, #15]
 800c52c:	f043 0301 	orr.w	r3, r3, #1
 800c530:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800c532:	7bfb      	ldrb	r3, [r7, #15]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d069      	beq.n	800c60c <Ble_Hci_Gap_Gatt_Init+0x32c>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 800c538:	4b23      	ldr	r3, [pc, #140]	@ (800c5c8 <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 800c53a:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800c53c:	1dba      	adds	r2, r7, #6
 800c53e:	7bf8      	ldrb	r0, [r7, #15]
 800c540:	1cbb      	adds	r3, r7, #2
 800c542:	9301      	str	r3, [sp, #4]
 800c544:	1d3b      	adds	r3, r7, #4
 800c546:	9300      	str	r3, [sp, #0]
 800c548:	4613      	mov	r3, r2
 800c54a:	2208      	movs	r2, #8
 800c54c:	2100      	movs	r1, #0
 800c54e:	f7fc fca0 	bl	8008e92 <aci_gap_init>
 800c552:	4603      	mov	r3, r0
 800c554:	75fb      	strb	r3, [r7, #23]
                       CFG_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 800c556:	7dfb      	ldrb	r3, [r7, #23]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d039      	beq.n	800c5d0 <Ble_Hci_Gap_Gatt_Init+0x2f0>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 800c55c:	4807      	ldr	r0, [pc, #28]	@ (800c57c <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800c55e:	f7fe fb0d 	bl	800ab7c <DbgTraceGetFileName>
 800c562:	4601      	mov	r1, r0
 800c564:	f240 3369 	movw	r3, #873	@ 0x369
 800c568:	4a05      	ldr	r2, [pc, #20]	@ (800c580 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800c56a:	4806      	ldr	r0, [pc, #24]	@ (800c584 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800c56c:	f002 f87c 	bl	800e668 <iprintf>
 800c570:	7dfb      	ldrb	r3, [r7, #23]
 800c572:	4619      	mov	r1, r3
 800c574:	4815      	ldr	r0, [pc, #84]	@ (800c5cc <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 800c576:	f002 f877 	bl	800e668 <iprintf>
 800c57a:	e036      	b.n	800c5ea <Ble_Hci_Gap_Gatt_Init+0x30a>
 800c57c:	0800fc38 	.word	0x0800fc38
 800c580:	080114b0 	.word	0x080114b0
 800c584:	0800fc54 	.word	0x0800fc54
 800c588:	080101dc 	.word	0x080101dc
 800c58c:	08010208 	.word	0x08010208
 800c590:	08010238 	.word	0x08010238
 800c594:	08010258 	.word	0x08010258
 800c598:	080102bc 	.word	0x080102bc
 800c59c:	08010310 	.word	0x08010310
 800c5a0:	08011468 	.word	0x08011468
 800c5a4:	0801034c 	.word	0x0801034c
 800c5a8:	080103a4 	.word	0x080103a4
 800c5ac:	08011478 	.word	0x08011478
 800c5b0:	080103ec 	.word	0x080103ec
 800c5b4:	08010444 	.word	0x08010444
 800c5b8:	0801048c 	.word	0x0801048c
 800c5bc:	080104cc 	.word	0x080104cc
 800c5c0:	080104fc 	.word	0x080104fc
 800c5c4:	08010530 	.word	0x08010530
 800c5c8:	08010554 	.word	0x08010554
 800c5cc:	08010560 	.word	0x08010560
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 800c5d0:	4879      	ldr	r0, [pc, #484]	@ (800c7b8 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c5d2:	f7fe fad3 	bl	800ab7c <DbgTraceGetFileName>
 800c5d6:	4601      	mov	r1, r0
 800c5d8:	f240 336d 	movw	r3, #877	@ 0x36d
 800c5dc:	4a77      	ldr	r2, [pc, #476]	@ (800c7bc <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c5de:	4878      	ldr	r0, [pc, #480]	@ (800c7c0 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c5e0:	f002 f842 	bl	800e668 <iprintf>
 800c5e4:	4877      	ldr	r0, [pc, #476]	@ (800c7c4 <Ble_Hci_Gap_Gatt_Init+0x4e4>)
 800c5e6:	f002 f8af 	bl	800e748 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800c5ea:	88fc      	ldrh	r4, [r7, #6]
 800c5ec:	88bd      	ldrh	r5, [r7, #4]
 800c5ee:	68b8      	ldr	r0, [r7, #8]
 800c5f0:	f7f3 fdc6 	bl	8000180 <strlen>
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	b2da      	uxtb	r2, r3
 800c5f8:	68bb      	ldr	r3, [r7, #8]
 800c5fa:	9300      	str	r3, [sp, #0]
 800c5fc:	4613      	mov	r3, r2
 800c5fe:	2200      	movs	r2, #0
 800c600:	4629      	mov	r1, r5
 800c602:	4620      	mov	r0, r4
 800c604:	f7fc fff2 	bl	80095ec <aci_gatt_update_char_value>
 800c608:	4603      	mov	r3, r0
 800c60a:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800c60c:	88f8      	ldrh	r0, [r7, #6]
 800c60e:	8879      	ldrh	r1, [r7, #2]
 800c610:	463b      	mov	r3, r7
 800c612:	9300      	str	r3, [sp, #0]
 800c614:	2302      	movs	r3, #2
 800c616:	2200      	movs	r2, #0
 800c618:	f7fc ffe8 	bl	80095ec <aci_gatt_update_char_value>
 800c61c:	4603      	mov	r3, r0
 800c61e:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800c620:	2202      	movs	r2, #2
 800c622:	2102      	movs	r1, #2
 800c624:	2000      	movs	r0, #0
 800c626:	f7fd fad5 	bl	8009bd4 <hci_le_set_default_phy>
 800c62a:	4603      	mov	r3, r0
 800c62c:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c62e:	7dfb      	ldrb	r3, [r7, #23]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d00f      	beq.n	800c654 <Ble_Hci_Gap_Gatt_Init+0x374>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800c634:	4860      	ldr	r0, [pc, #384]	@ (800c7b8 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c636:	f7fe faa1 	bl	800ab7c <DbgTraceGetFileName>
 800c63a:	4601      	mov	r1, r0
 800c63c:	f240 338f 	movw	r3, #911	@ 0x38f
 800c640:	4a5e      	ldr	r2, [pc, #376]	@ (800c7bc <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c642:	485f      	ldr	r0, [pc, #380]	@ (800c7c0 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c644:	f002 f810 	bl	800e668 <iprintf>
 800c648:	7dfb      	ldrb	r3, [r7, #23]
 800c64a:	4619      	mov	r1, r3
 800c64c:	485e      	ldr	r0, [pc, #376]	@ (800c7c8 <Ble_Hci_Gap_Gatt_Init+0x4e8>)
 800c64e:	f002 f80b 	bl	800e668 <iprintf>
 800c652:	e00c      	b.n	800c66e <Ble_Hci_Gap_Gatt_Init+0x38e>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800c654:	4858      	ldr	r0, [pc, #352]	@ (800c7b8 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c656:	f7fe fa91 	bl	800ab7c <DbgTraceGetFileName>
 800c65a:	4601      	mov	r1, r0
 800c65c:	f240 3393 	movw	r3, #915	@ 0x393
 800c660:	4a56      	ldr	r2, [pc, #344]	@ (800c7bc <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c662:	4857      	ldr	r0, [pc, #348]	@ (800c7c0 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c664:	f002 f800 	bl	800e668 <iprintf>
 800c668:	4858      	ldr	r0, [pc, #352]	@ (800c7cc <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c66a:	f002 f86d 	bl	800e748 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800c66e:	4b58      	ldr	r3, [pc, #352]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c670:	2201      	movs	r2, #1
 800c672:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800c674:	4b56      	ldr	r3, [pc, #344]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c676:	781b      	ldrb	r3, [r3, #0]
 800c678:	4618      	mov	r0, r3
 800c67a:	f7fc fa8b 	bl	8008b94 <aci_gap_set_io_capability>
 800c67e:	4603      	mov	r3, r0
 800c680:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c682:	7dfb      	ldrb	r3, [r7, #23]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d00f      	beq.n	800c6a8 <Ble_Hci_Gap_Gatt_Init+0x3c8>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 800c688:	484b      	ldr	r0, [pc, #300]	@ (800c7b8 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c68a:	f7fe fa77 	bl	800ab7c <DbgTraceGetFileName>
 800c68e:	4601      	mov	r1, r0
 800c690:	f240 339d 	movw	r3, #925	@ 0x39d
 800c694:	4a49      	ldr	r2, [pc, #292]	@ (800c7bc <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c696:	484a      	ldr	r0, [pc, #296]	@ (800c7c0 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c698:	f001 ffe6 	bl	800e668 <iprintf>
 800c69c:	7dfb      	ldrb	r3, [r7, #23]
 800c69e:	4619      	mov	r1, r3
 800c6a0:	484c      	ldr	r0, [pc, #304]	@ (800c7d4 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c6a2:	f001 ffe1 	bl	800e668 <iprintf>
 800c6a6:	e00c      	b.n	800c6c2 <Ble_Hci_Gap_Gatt_Init+0x3e2>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 800c6a8:	4843      	ldr	r0, [pc, #268]	@ (800c7b8 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c6aa:	f7fe fa67 	bl	800ab7c <DbgTraceGetFileName>
 800c6ae:	4601      	mov	r1, r0
 800c6b0:	f240 33a1 	movw	r3, #929	@ 0x3a1
 800c6b4:	4a41      	ldr	r2, [pc, #260]	@ (800c7bc <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c6b6:	4842      	ldr	r0, [pc, #264]	@ (800c7c0 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c6b8:	f001 ffd6 	bl	800e668 <iprintf>
 800c6bc:	4846      	ldr	r0, [pc, #280]	@ (800c7d8 <Ble_Hci_Gap_Gatt_Init+0x4f8>)
 800c6be:	f002 f843 	bl	800e748 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800c6c2:	4b43      	ldr	r3, [pc, #268]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c6c4:	2201      	movs	r2, #1
 800c6c6:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800c6c8:	4b41      	ldr	r3, [pc, #260]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c6ca:	2208      	movs	r2, #8
 800c6cc:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800c6ce:	4b40      	ldr	r3, [pc, #256]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c6d0:	2210      	movs	r2, #16
 800c6d2:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800c6d4:	4b3e      	ldr	r3, [pc, #248]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800c6da:	4b3d      	ldr	r3, [pc, #244]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c6dc:	7898      	ldrb	r0, [r3, #2]
 800c6de:	4b3c      	ldr	r3, [pc, #240]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c6e0:	7859      	ldrb	r1, [r3, #1]
 800c6e2:	4b3b      	ldr	r3, [pc, #236]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c6e4:	78db      	ldrb	r3, [r3, #3]
 800c6e6:	4a3a      	ldr	r2, [pc, #232]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c6e8:	7912      	ldrb	r2, [r2, #4]
 800c6ea:	2400      	movs	r4, #0
 800c6ec:	9404      	str	r4, [sp, #16]
 800c6ee:	2400      	movs	r4, #0
 800c6f0:	9403      	str	r4, [sp, #12]
 800c6f2:	2401      	movs	r4, #1
 800c6f4:	9402      	str	r4, [sp, #8]
 800c6f6:	9201      	str	r2, [sp, #4]
 800c6f8:	9300      	str	r3, [sp, #0]
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	2201      	movs	r2, #1
 800c6fe:	f7fc fa9d 	bl	8008c3c <aci_gap_set_authentication_requirement>
 800c702:	4603      	mov	r3, r0
 800c704:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               USE_FIXED_PIN_FOR_PAIRING_FORBIDDEN, /* deprecated feature */
                                               0,                                   /* deprecated feature */
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 800c706:	7dfb      	ldrb	r3, [r7, #23]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d00f      	beq.n	800c72c <Ble_Hci_Gap_Gatt_Init+0x44c>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 800c70c:	482a      	ldr	r0, [pc, #168]	@ (800c7b8 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c70e:	f7fe fa35 	bl	800ab7c <DbgTraceGetFileName>
 800c712:	4601      	mov	r1, r0
 800c714:	f240 33ba 	movw	r3, #954	@ 0x3ba
 800c718:	4a28      	ldr	r2, [pc, #160]	@ (800c7bc <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c71a:	4829      	ldr	r0, [pc, #164]	@ (800c7c0 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c71c:	f001 ffa4 	bl	800e668 <iprintf>
 800c720:	7dfb      	ldrb	r3, [r7, #23]
 800c722:	4619      	mov	r1, r3
 800c724:	482d      	ldr	r0, [pc, #180]	@ (800c7dc <Ble_Hci_Gap_Gatt_Init+0x4fc>)
 800c726:	f001 ff9f 	bl	800e668 <iprintf>
 800c72a:	e00c      	b.n	800c746 <Ble_Hci_Gap_Gatt_Init+0x466>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 800c72c:	4822      	ldr	r0, [pc, #136]	@ (800c7b8 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c72e:	f7fe fa25 	bl	800ab7c <DbgTraceGetFileName>
 800c732:	4601      	mov	r1, r0
 800c734:	f240 33be 	movw	r3, #958	@ 0x3be
 800c738:	4a20      	ldr	r2, [pc, #128]	@ (800c7bc <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c73a:	4821      	ldr	r0, [pc, #132]	@ (800c7c0 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c73c:	f001 ff94 	bl	800e668 <iprintf>
 800c740:	4827      	ldr	r0, [pc, #156]	@ (800c7e0 <Ble_Hci_Gap_Gatt_Init+0x500>)
 800c742:	f002 f801 	bl	800e748 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800c746:	4b22      	ldr	r3, [pc, #136]	@ (800c7d0 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c748:	789b      	ldrb	r3, [r3, #2]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d023      	beq.n	800c796 <Ble_Hci_Gap_Gatt_Init+0x4b6>
  {
    ret = aci_gap_configure_whitelist();
 800c74e:	f7fc fcbf 	bl	80090d0 <aci_gap_configure_filter_accept_list>
 800c752:	4603      	mov	r3, r0
 800c754:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 800c756:	7dfb      	ldrb	r3, [r7, #23]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d00f      	beq.n	800c77c <Ble_Hci_Gap_Gatt_Init+0x49c>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 800c75c:	4816      	ldr	r0, [pc, #88]	@ (800c7b8 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c75e:	f7fe fa0d 	bl	800ab7c <DbgTraceGetFileName>
 800c762:	4601      	mov	r1, r0
 800c764:	f240 33c9 	movw	r3, #969	@ 0x3c9
 800c768:	4a14      	ldr	r2, [pc, #80]	@ (800c7bc <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c76a:	4815      	ldr	r0, [pc, #84]	@ (800c7c0 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c76c:	f001 ff7c 	bl	800e668 <iprintf>
 800c770:	7dfb      	ldrb	r3, [r7, #23]
 800c772:	4619      	mov	r1, r3
 800c774:	481b      	ldr	r0, [pc, #108]	@ (800c7e4 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c776:	f001 ff77 	bl	800e668 <iprintf>
 800c77a:	e00c      	b.n	800c796 <Ble_Hci_Gap_Gatt_Init+0x4b6>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 800c77c:	480e      	ldr	r0, [pc, #56]	@ (800c7b8 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c77e:	f7fe f9fd 	bl	800ab7c <DbgTraceGetFileName>
 800c782:	4601      	mov	r1, r0
 800c784:	f240 33cd 	movw	r3, #973	@ 0x3cd
 800c788:	4a0c      	ldr	r2, [pc, #48]	@ (800c7bc <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c78a:	480d      	ldr	r0, [pc, #52]	@ (800c7c0 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c78c:	f001 ff6c 	bl	800e668 <iprintf>
 800c790:	4815      	ldr	r0, [pc, #84]	@ (800c7e8 <Ble_Hci_Gap_Gatt_Init+0x508>)
 800c792:	f001 ffd9 	bl	800e748 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 800c796:	4808      	ldr	r0, [pc, #32]	@ (800c7b8 <Ble_Hci_Gap_Gatt_Init+0x4d8>)
 800c798:	f7fe f9f0 	bl	800ab7c <DbgTraceGetFileName>
 800c79c:	4601      	mov	r1, r0
 800c79e:	f44f 7374 	mov.w	r3, #976	@ 0x3d0
 800c7a2:	4a06      	ldr	r2, [pc, #24]	@ (800c7bc <Ble_Hci_Gap_Gatt_Init+0x4dc>)
 800c7a4:	4806      	ldr	r0, [pc, #24]	@ (800c7c0 <Ble_Hci_Gap_Gatt_Init+0x4e0>)
 800c7a6:	f001 ff5f 	bl	800e668 <iprintf>
 800c7aa:	4810      	ldr	r0, [pc, #64]	@ (800c7ec <Ble_Hci_Gap_Gatt_Init+0x50c>)
 800c7ac:	f001 ff5c 	bl	800e668 <iprintf>
}
 800c7b0:	bf00      	nop
 800c7b2:	3718      	adds	r7, #24
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	bdb0      	pop	{r4, r5, r7, pc}
 800c7b8:	0800fc38 	.word	0x0800fc38
 800c7bc:	080114b0 	.word	0x080114b0
 800c7c0:	0800fc54 	.word	0x0800fc54
 800c7c4:	08010590 	.word	0x08010590
 800c7c8:	080105b0 	.word	0x080105b0
 800c7cc:	080105ec 	.word	0x080105ec
 800c7d0:	20001484 	.word	0x20001484
 800c7d4:	08010618 	.word	0x08010618
 800c7d8:	08010658 	.word	0x08010658
 800c7dc:	08010688 	.word	0x08010688
 800c7e0:	080106d4 	.word	0x080106d4
 800c7e4:	08010710 	.word	0x08010710
 800c7e8:	08010750 	.word	0x08010750
 800c7ec:	08010780 	.word	0x08010780

0800c7f0 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b08c      	sub	sp, #48	@ 0x30
 800c7f4:	af08      	add	r7, sp, #32
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c7fa:	2392      	movs	r3, #146	@ 0x92
 800c7fc:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800c7fe:	4a32      	ldr	r2, [pc, #200]	@ (800c8c8 <Adv_Request+0xd8>)
 800c800:	79fb      	ldrb	r3, [r7, #7]
 800c802:	f882 3074 	strb.w	r3, [r2, #116]	@ 0x74
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 800c806:	2300      	movs	r3, #0
 800c808:	9306      	str	r3, [sp, #24]
 800c80a:	2300      	movs	r3, #0
 800c80c:	9305      	str	r3, [sp, #20]
 800c80e:	2300      	movs	r3, #0
 800c810:	9304      	str	r3, [sp, #16]
 800c812:	2300      	movs	r3, #0
 800c814:	9303      	str	r3, [sp, #12]
 800c816:	2300      	movs	r3, #0
 800c818:	9302      	str	r3, [sp, #8]
 800c81a:	2300      	movs	r3, #0
 800c81c:	9301      	str	r3, [sp, #4]
 800c81e:	2300      	movs	r3, #0
 800c820:	9300      	str	r3, [sp, #0]
 800c822:	2300      	movs	r3, #0
 800c824:	22a0      	movs	r2, #160	@ 0xa0
 800c826:	2180      	movs	r1, #128	@ 0x80
 800c828:	2000      	movs	r0, #0
 800c82a:	f7fc f8b9 	bl	80089a0 <aci_gap_set_discoverable>
 800c82e:	4603      	mov	r3, r0
 800c830:	73fb      	strb	r3, [r7, #15]
                                 0,
                                 0,
                                 0,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 800c832:	7bfb      	ldrb	r3, [r7, #15]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d00f      	beq.n	800c858 <Adv_Request+0x68>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 800c838:	4824      	ldr	r0, [pc, #144]	@ (800c8cc <Adv_Request+0xdc>)
 800c83a:	f7fe f99f 	bl	800ab7c <DbgTraceGetFileName>
 800c83e:	4601      	mov	r1, r0
 800c840:	f240 33e6 	movw	r3, #998	@ 0x3e6
 800c844:	4a22      	ldr	r2, [pc, #136]	@ (800c8d0 <Adv_Request+0xe0>)
 800c846:	4823      	ldr	r0, [pc, #140]	@ (800c8d4 <Adv_Request+0xe4>)
 800c848:	f001 ff0e 	bl	800e668 <iprintf>
 800c84c:	7bfb      	ldrb	r3, [r7, #15]
 800c84e:	4619      	mov	r1, r3
 800c850:	4821      	ldr	r0, [pc, #132]	@ (800c8d8 <Adv_Request+0xe8>)
 800c852:	f001 ff09 	bl	800e668 <iprintf>
 800c856:	e00c      	b.n	800c872 <Adv_Request+0x82>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 800c858:	481c      	ldr	r0, [pc, #112]	@ (800c8cc <Adv_Request+0xdc>)
 800c85a:	f7fe f98f 	bl	800ab7c <DbgTraceGetFileName>
 800c85e:	4601      	mov	r1, r0
 800c860:	f240 33ea 	movw	r3, #1002	@ 0x3ea
 800c864:	4a1a      	ldr	r2, [pc, #104]	@ (800c8d0 <Adv_Request+0xe0>)
 800c866:	481b      	ldr	r0, [pc, #108]	@ (800c8d4 <Adv_Request+0xe4>)
 800c868:	f001 fefe 	bl	800e668 <iprintf>
 800c86c:	481b      	ldr	r0, [pc, #108]	@ (800c8dc <Adv_Request+0xec>)
 800c86e:	f001 ff6b 	bl	800e748 <puts>
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 800c872:	491b      	ldr	r1, [pc, #108]	@ (800c8e0 <Adv_Request+0xf0>)
 800c874:	2014      	movs	r0, #20
 800c876:	f7fc fbb9 	bl	8008fec <aci_gap_update_adv_data>
 800c87a:	4603      	mov	r3, r0
 800c87c:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS)
 800c87e:	7bfb      	ldrb	r3, [r7, #15]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d00f      	beq.n	800c8a4 <Adv_Request+0xb4>
  {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 800c884:	4811      	ldr	r0, [pc, #68]	@ (800c8cc <Adv_Request+0xdc>)
 800c886:	f7fe f979 	bl	800ab7c <DbgTraceGetFileName>
 800c88a:	4601      	mov	r1, r0
 800c88c:	f240 33f5 	movw	r3, #1013	@ 0x3f5
 800c890:	4a0f      	ldr	r2, [pc, #60]	@ (800c8d0 <Adv_Request+0xe0>)
 800c892:	4810      	ldr	r0, [pc, #64]	@ (800c8d4 <Adv_Request+0xe4>)
 800c894:	f001 fee8 	bl	800e668 <iprintf>
 800c898:	7bfb      	ldrb	r3, [r7, #15]
 800c89a:	4619      	mov	r1, r3
 800c89c:	4811      	ldr	r0, [pc, #68]	@ (800c8e4 <Adv_Request+0xf4>)
 800c89e:	f001 fee3 	bl	800e668 <iprintf>
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 800c8a2:	e00d      	b.n	800c8c0 <Adv_Request+0xd0>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 800c8a4:	4809      	ldr	r0, [pc, #36]	@ (800c8cc <Adv_Request+0xdc>)
 800c8a6:	f7fe f969 	bl	800ab7c <DbgTraceGetFileName>
 800c8aa:	4601      	mov	r1, r0
 800c8ac:	f240 33f9 	movw	r3, #1017	@ 0x3f9
 800c8b0:	4a07      	ldr	r2, [pc, #28]	@ (800c8d0 <Adv_Request+0xe0>)
 800c8b2:	4808      	ldr	r0, [pc, #32]	@ (800c8d4 <Adv_Request+0xe4>)
 800c8b4:	f001 fed8 	bl	800e668 <iprintf>
 800c8b8:	480b      	ldr	r0, [pc, #44]	@ (800c8e8 <Adv_Request+0xf8>)
 800c8ba:	f001 fed5 	bl	800e668 <iprintf>
  return;
 800c8be:	bf00      	nop
}
 800c8c0:	3710      	adds	r7, #16
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}
 800c8c6:	bf00      	nop
 800c8c8:	20001484 	.word	0x20001484
 800c8cc:	0800fc38 	.word	0x0800fc38
 800c8d0:	080114c8 	.word	0x080114c8
 800c8d4:	0800fc54 	.word	0x0800fc54
 800c8d8:	080107ac 	.word	0x080107ac
 800c8dc:	080107e4 	.word	0x080107e4
 800c8e0:	20000014 	.word	0x20000014
 800c8e4:	0801080c 	.word	0x0801080c
 800c8e8:	08010840 	.word	0x08010840

0800c8ec <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	b086      	sub	sp, #24
 800c8f0:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800c8f2:	f7ff f8cf 	bl	800ba94 <LL_FLASH_GetUDN>
 800c8f6:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800c8f8:	693b      	ldr	r3, [r7, #16]
 800c8fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c8fe:	d023      	beq.n	800c948 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800c900:	f7ff f8e0 	bl	800bac4 <LL_FLASH_GetSTCompanyID>
 800c904:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800c906:	f7ff f8d1 	bl	800baac <LL_FLASH_GetDeviceID>
 800c90a:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800c90c:	693b      	ldr	r3, [r7, #16]
 800c90e:	b2da      	uxtb	r2, r3
 800c910:	4b16      	ldr	r3, [pc, #88]	@ (800c96c <BleGetBdAddress+0x80>)
 800c912:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	0a1b      	lsrs	r3, r3, #8
 800c918:	b2da      	uxtb	r2, r3
 800c91a:	4b14      	ldr	r3, [pc, #80]	@ (800c96c <BleGetBdAddress+0x80>)
 800c91c:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	b2da      	uxtb	r2, r3
 800c922:	4b12      	ldr	r3, [pc, #72]	@ (800c96c <BleGetBdAddress+0x80>)
 800c924:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800c926:	68bb      	ldr	r3, [r7, #8]
 800c928:	b2da      	uxtb	r2, r3
 800c92a:	4b10      	ldr	r3, [pc, #64]	@ (800c96c <BleGetBdAddress+0x80>)
 800c92c:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	0a1b      	lsrs	r3, r3, #8
 800c932:	b2da      	uxtb	r2, r3
 800c934:	4b0d      	ldr	r3, [pc, #52]	@ (800c96c <BleGetBdAddress+0x80>)
 800c936:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	0c1b      	lsrs	r3, r3, #16
 800c93c:	b2da      	uxtb	r2, r3
 800c93e:	4b0b      	ldr	r3, [pc, #44]	@ (800c96c <BleGetBdAddress+0x80>)
 800c940:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800c942:	4b0a      	ldr	r3, [pc, #40]	@ (800c96c <BleGetBdAddress+0x80>)
 800c944:	617b      	str	r3, [r7, #20]
 800c946:	e00b      	b.n	800c960 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800c948:	2000      	movs	r0, #0
 800c94a:	f7fe f9f5 	bl	800ad38 <OTP_Read>
 800c94e:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d002      	beq.n	800c95c <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	617b      	str	r3, [r7, #20]
 800c95a:	e001      	b.n	800c960 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800c95c:	4b04      	ldr	r3, [pc, #16]	@ (800c970 <BleGetBdAddress+0x84>)
 800c95e:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800c960:	697b      	ldr	r3, [r7, #20]
}
 800c962:	4618      	mov	r0, r3
 800c964:	3718      	adds	r7, #24
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
 800c96a:	bf00      	nop
 800c96c:	2000147c 	.word	0x2000147c
 800c970:	08011460 	.word	0x08011460

0800c974 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b082      	sub	sp, #8
 800c978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800c97a:	4b1f      	ldr	r3, [pc, #124]	@ (800c9f8 <Adv_Cancel+0x84>)
 800c97c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800c980:	2b05      	cmp	r3, #5
 800c982:	d035      	beq.n	800c9f0 <Adv_Cancel+0x7c>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c984:	2392      	movs	r3, #146	@ 0x92
 800c986:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800c988:	f7fb ffe6 	bl	8008958 <aci_gap_set_non_discoverable>
 800c98c:	4603      	mov	r3, r0
 800c98e:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800c990:	4b19      	ldr	r3, [pc, #100]	@ (800c9f8 <Adv_Cancel+0x84>)
 800c992:	2200      	movs	r2, #0
 800c994:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
    if (ret != BLE_STATUS_SUCCESS)
 800c998:	79fb      	ldrb	r3, [r7, #7]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d00d      	beq.n	800c9ba <Adv_Cancel+0x46>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 800c99e:	4817      	ldr	r0, [pc, #92]	@ (800c9fc <Adv_Cancel+0x88>)
 800c9a0:	f7fe f8ec 	bl	800ab7c <DbgTraceGetFileName>
 800c9a4:	4601      	mov	r1, r0
 800c9a6:	f240 4347 	movw	r3, #1095	@ 0x447
 800c9aa:	4a15      	ldr	r2, [pc, #84]	@ (800ca00 <Adv_Cancel+0x8c>)
 800c9ac:	4815      	ldr	r0, [pc, #84]	@ (800ca04 <Adv_Cancel+0x90>)
 800c9ae:	f001 fe5b 	bl	800e668 <iprintf>
 800c9b2:	4815      	ldr	r0, [pc, #84]	@ (800ca08 <Adv_Cancel+0x94>)
 800c9b4:	f001 fe58 	bl	800e668 <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800c9b8:	e01a      	b.n	800c9f0 <Adv_Cancel+0x7c>
      APP_DBG_MSG("  \r\n\r");
 800c9ba:	4810      	ldr	r0, [pc, #64]	@ (800c9fc <Adv_Cancel+0x88>)
 800c9bc:	f7fe f8de 	bl	800ab7c <DbgTraceGetFileName>
 800c9c0:	4601      	mov	r1, r0
 800c9c2:	f240 434b 	movw	r3, #1099	@ 0x44b
 800c9c6:	4a0e      	ldr	r2, [pc, #56]	@ (800ca00 <Adv_Cancel+0x8c>)
 800c9c8:	480e      	ldr	r0, [pc, #56]	@ (800ca04 <Adv_Cancel+0x90>)
 800c9ca:	f001 fe4d 	bl	800e668 <iprintf>
 800c9ce:	480f      	ldr	r0, [pc, #60]	@ (800ca0c <Adv_Cancel+0x98>)
 800c9d0:	f001 fe4a 	bl	800e668 <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 800c9d4:	4809      	ldr	r0, [pc, #36]	@ (800c9fc <Adv_Cancel+0x88>)
 800c9d6:	f7fe f8d1 	bl	800ab7c <DbgTraceGetFileName>
 800c9da:	4601      	mov	r1, r0
 800c9dc:	f240 434c 	movw	r3, #1100	@ 0x44c
 800c9e0:	4a07      	ldr	r2, [pc, #28]	@ (800ca00 <Adv_Cancel+0x8c>)
 800c9e2:	4808      	ldr	r0, [pc, #32]	@ (800ca04 <Adv_Cancel+0x90>)
 800c9e4:	f001 fe40 	bl	800e668 <iprintf>
 800c9e8:	4809      	ldr	r0, [pc, #36]	@ (800ca10 <Adv_Cancel+0x9c>)
 800c9ea:	f001 fe3d 	bl	800e668 <iprintf>
  return;
 800c9ee:	bf00      	nop
 800c9f0:	bf00      	nop
}
 800c9f2:	3708      	adds	r7, #8
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	bd80      	pop	{r7, pc}
 800c9f8:	20001484 	.word	0x20001484
 800c9fc:	0800fc38 	.word	0x0800fc38
 800ca00:	080114d4 	.word	0x080114d4
 800ca04:	0800fc54 	.word	0x0800fc54
 800ca08:	08010868 	.word	0x08010868
 800ca0c:	0801088c 	.word	0x0801088c
 800ca10:	08010894 	.word	0x08010894

0800ca14 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b082      	sub	sp, #8
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800ca1c:	2100      	movs	r1, #0
 800ca1e:	2002      	movs	r0, #2
 800ca20:	f001 fc36 	bl	800e290 <UTIL_SEQ_SetTask>

  return;
 800ca24:	bf00      	nop
}
 800ca26:	3708      	adds	r7, #8
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bd80      	pop	{r7, pc}

0800ca2c <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b082      	sub	sp, #8
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800ca34:	2001      	movs	r0, #1
 800ca36:	f001 fc97 	bl	800e368 <UTIL_SEQ_SetEvt>

  return;
 800ca3a:	bf00      	nop
}
 800ca3c:	3708      	adds	r7, #8
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}

0800ca42 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800ca42:	b580      	push	{r7, lr}
 800ca44:	b082      	sub	sp, #8
 800ca46:	af00      	add	r7, sp, #0
 800ca48:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800ca4a:	2001      	movs	r0, #1
 800ca4c:	f001 fcac 	bl	800e3a8 <UTIL_SEQ_WaitEvt>

  return;
 800ca50:	bf00      	nop
}
 800ca52:	3708      	adds	r7, #8
 800ca54:	46bd      	mov	sp, r7
 800ca56:	bd80      	pop	{r7, pc}

0800ca58 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b084      	sub	sp, #16
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	685b      	ldr	r3, [r3, #4]
 800ca68:	3308      	adds	r3, #8
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f7fd fa18 	bl	8009ea0 <SVCCTL_UserEvtRx>
 800ca70:	4603      	mov	r3, r0
 800ca72:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800ca74:	7afb      	ldrb	r3, [r7, #11]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d003      	beq.n	800ca82 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800ca80:	e003      	b.n	800ca8a <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	2200      	movs	r2, #0
 800ca86:	701a      	strb	r2, [r3, #0]
  return;
 800ca88:	bf00      	nop
}
 800ca8a:	3710      	adds	r7, #16
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	bd80      	pop	{r7, pc}

0800ca90 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b084      	sub	sp, #16
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	4603      	mov	r3, r0
 800ca98:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800ca9a:	79fb      	ldrb	r3, [r7, #7]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d002      	beq.n	800caa6 <BLE_StatusNot+0x16>
 800caa0:	2b01      	cmp	r3, #1
 800caa2:	d006      	beq.n	800cab2 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800caa4:	e00b      	b.n	800cabe <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800caa6:	230f      	movs	r3, #15
 800caa8:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800caaa:	68f8      	ldr	r0, [r7, #12]
 800caac:	f001 fc1c 	bl	800e2e8 <UTIL_SEQ_PauseTask>
      break;
 800cab0:	e005      	b.n	800cabe <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800cab2:	230f      	movs	r3, #15
 800cab4:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800cab6:	68f8      	ldr	r0, [r7, #12]
 800cab8:	f001 fc36 	bl	800e328 <UTIL_SEQ_ResumeTask>
      break;
 800cabc:	bf00      	nop
  }

  return;
 800cabe:	bf00      	nop
}
 800cac0:	3710      	adds	r7, #16
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd80      	pop	{r7, pc}
	...

0800cac8 <Custom_STM_App_Notification>:
void Custom_APP_DutyCycleCallBack(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b082      	sub	sp, #8
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */
	/* USER CODE END CUSTOM_STM_App_Notification_1 */
	switch (pNotification->Custom_Evt_Opcode)
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	781b      	ldrb	r3, [r3, #0]
 800cad4:	2b08      	cmp	r3, #8
 800cad6:	f200 808c 	bhi.w	800cbf2 <Custom_STM_App_Notification+0x12a>
 800cada:	a201      	add	r2, pc, #4	@ (adr r2, 800cae0 <Custom_STM_App_Notification+0x18>)
 800cadc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cae0:	0800cb05 	.word	0x0800cb05
 800cae4:	0800cb0b 	.word	0x0800cb0b
 800cae8:	0800cb17 	.word	0x0800cb17
 800caec:	0800cb1d 	.word	0x0800cb1d
 800caf0:	0800cb53 	.word	0x0800cb53
 800caf4:	0800cb85 	.word	0x0800cb85
 800caf8:	0800cb8b 	.word	0x0800cb8b
 800cafc:	0800cbc1 	.word	0x0800cbc1
 800cb00:	0800cbf3 	.word	0x0800cbf3
		/* USER CODE END CUSTOM_STM_App_Notification_Custom_Evt_Opcode */

		/* GENERAL */
		case CUSTOM_STM_TIME_READ_EVT:
			/* USER CODE BEGIN CUSTOM_STM_TIME_READ_EVT */
			Custom_Time_Update_Char();
 800cb04:	f000 fa36 	bl	800cf74 <Custom_Time_Update_Char>
			/* USER CODE END CUSTOM_STM_TIME_READ_EVT */
			break;
 800cb08:	e074      	b.n	800cbf4 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_TIME_WRITE_NO_RESP_EVT:
			/* USER CODE BEGIN CUSTOM_STM_TIME_WRITE_NO_RESP_EVT */
			Custom_Time_Write_char(pNotification->DataTransfered.pPayload);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	685b      	ldr	r3, [r3, #4]
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f000 faa8 	bl	800d064 <Custom_Time_Write_char>
			/* USER CODE END CUSTOM_STM_TIME_WRITE_NO_RESP_EVT */
			break;
 800cb14:	e06e      	b.n	800cbf4 <Custom_STM_App_Notification+0x12c>

			/* PWM */
		case CUSTOM_STM_FREQUENCY_READ_EVT:
			/* USER CODE BEGIN CUSTOM_STM_FREQUENCY_READ_EVT */
			Custom_Frequency_Update_Char();
 800cb16:	f000 f90f 	bl	800cd38 <Custom_Frequency_Update_Char>
			/* USER CODE END CUSTOM_STM_FREQUENCY_READ_EVT */
			break;
 800cb1a:	e06b      	b.n	800cbf4 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_FREQUENCY_NOTIFY_ENABLED_EVT:
			/* USER CODE BEGIN CUSTOM_STM_FREQUENCY_NOTIFY_ENABLED_EVT */
			HW_TS_Start(Custom_App_Context.IDTimerFrequency,
 800cb1c:	4b37      	ldr	r3, [pc, #220]	@ (800cbfc <Custom_STM_App_Notification+0x134>)
 800cb1e:	7e1b      	ldrb	r3, [r3, #24]
 800cb20:	f241 0102 	movw	r1, #4098	@ 0x1002
 800cb24:	4618      	mov	r0, r3
 800cb26:	f7f5 fae9 	bl	80020fc <HW_TS_Start>
			CUSTOM_APP_TWO_SECONDS);
			Custom_App_Context.Frequency_Notification_Status = STATUS_ON;
 800cb2a:	4b34      	ldr	r3, [pc, #208]	@ (800cbfc <Custom_STM_App_Notification+0x134>)
 800cb2c:	2201      	movs	r2, #1
 800cb2e:	701a      	strb	r2, [r3, #0]
			sprintf(buff, "Evento 'START notify Frequency'\n");
 800cb30:	4933      	ldr	r1, [pc, #204]	@ (800cc00 <Custom_STM_App_Notification+0x138>)
 800cb32:	4834      	ldr	r0, [pc, #208]	@ (800cc04 <Custom_STM_App_Notification+0x13c>)
 800cb34:	f001 fe10 	bl	800e758 <siprintf>
			APP_DBG_MSG(buff)
 800cb38:	4833      	ldr	r0, [pc, #204]	@ (800cc08 <Custom_STM_App_Notification+0x140>)
 800cb3a:	f7fe f81f 	bl	800ab7c <DbgTraceGetFileName>
 800cb3e:	4601      	mov	r1, r0
 800cb40:	2396      	movs	r3, #150	@ 0x96
 800cb42:	4a32      	ldr	r2, [pc, #200]	@ (800cc0c <Custom_STM_App_Notification+0x144>)
 800cb44:	4832      	ldr	r0, [pc, #200]	@ (800cc10 <Custom_STM_App_Notification+0x148>)
 800cb46:	f001 fd8f 	bl	800e668 <iprintf>
 800cb4a:	482e      	ldr	r0, [pc, #184]	@ (800cc04 <Custom_STM_App_Notification+0x13c>)
 800cb4c:	f001 fd8c 	bl	800e668 <iprintf>
			;
			/* USER CODE END CUSTOM_STM_FREQUENCY_NOTIFY_ENABLED_EVT */
			break;
 800cb50:	e050      	b.n	800cbf4 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_FREQUENCY_NOTIFY_DISABLED_EVT:
			/* USER CODE BEGIN CUSTOM_STM_FREQUENCY_NOTIFY_DISABLED_EVT */
			HW_TS_Stop(Custom_App_Context.IDTimerFrequency);
 800cb52:	4b2a      	ldr	r3, [pc, #168]	@ (800cbfc <Custom_STM_App_Notification+0x134>)
 800cb54:	7e1b      	ldrb	r3, [r3, #24]
 800cb56:	4618      	mov	r0, r3
 800cb58:	f7f5 fa4c 	bl	8001ff4 <HW_TS_Stop>
			Custom_App_Context.Frequency_Notification_Status = STATUS_OFF;
 800cb5c:	4b27      	ldr	r3, [pc, #156]	@ (800cbfc <Custom_STM_App_Notification+0x134>)
 800cb5e:	2200      	movs	r2, #0
 800cb60:	701a      	strb	r2, [r3, #0]
			sprintf(buff, "Evento 'STOP notify Frequency'\n");
 800cb62:	492c      	ldr	r1, [pc, #176]	@ (800cc14 <Custom_STM_App_Notification+0x14c>)
 800cb64:	4827      	ldr	r0, [pc, #156]	@ (800cc04 <Custom_STM_App_Notification+0x13c>)
 800cb66:	f001 fdf7 	bl	800e758 <siprintf>
			APP_DBG_MSG(buff)
 800cb6a:	4827      	ldr	r0, [pc, #156]	@ (800cc08 <Custom_STM_App_Notification+0x140>)
 800cb6c:	f7fe f806 	bl	800ab7c <DbgTraceGetFileName>
 800cb70:	4601      	mov	r1, r0
 800cb72:	23a0      	movs	r3, #160	@ 0xa0
 800cb74:	4a25      	ldr	r2, [pc, #148]	@ (800cc0c <Custom_STM_App_Notification+0x144>)
 800cb76:	4826      	ldr	r0, [pc, #152]	@ (800cc10 <Custom_STM_App_Notification+0x148>)
 800cb78:	f001 fd76 	bl	800e668 <iprintf>
 800cb7c:	4821      	ldr	r0, [pc, #132]	@ (800cc04 <Custom_STM_App_Notification+0x13c>)
 800cb7e:	f001 fd73 	bl	800e668 <iprintf>
			;
			/* USER CODE END CUSTOM_STM_FREQUENCY_NOTIFY_DISABLED_EVT */
			break;
 800cb82:	e037      	b.n	800cbf4 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_DUTY_CYCLE_READ_EVT:
			/* USER CODE BEGIN CUSTOM_STM_DUTY_CYCLE_READ_EVT */
			Custom_Duty_cycle_Update_Char();
 800cb84:	f000 f974 	bl	800ce70 <Custom_Duty_cycle_Update_Char>
			/* USER CODE END CUSTOM_STM_DUTY_CYCLE_READ_EVT */
			break;
 800cb88:	e034      	b.n	800cbf4 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_DUTY_CYCLE_NOTIFY_ENABLED_EVT:
			/* USER CODE BEGIN CUSTOM_STM_DUTY_CYCLE_NOTIFY_ENABLED_EVT */
			HW_TS_Start(Custom_App_Context.IDTimerDutyCycle,
 800cb8a:	4b1c      	ldr	r3, [pc, #112]	@ (800cbfc <Custom_STM_App_Notification+0x134>)
 800cb8c:	7e5b      	ldrb	r3, [r3, #25]
 800cb8e:	f241 0102 	movw	r1, #4098	@ 0x1002
 800cb92:	4618      	mov	r0, r3
 800cb94:	f7f5 fab2 	bl	80020fc <HW_TS_Start>
			CUSTOM_APP_TWO_SECONDS);
			Custom_App_Context.Duty_cycle_Notification_Status = STATUS_ON;
 800cb98:	4b18      	ldr	r3, [pc, #96]	@ (800cbfc <Custom_STM_App_Notification+0x134>)
 800cb9a:	2201      	movs	r2, #1
 800cb9c:	705a      	strb	r2, [r3, #1]
			sprintf(buff, "Evento 'START notify Duty Cycle'\n");
 800cb9e:	491e      	ldr	r1, [pc, #120]	@ (800cc18 <Custom_STM_App_Notification+0x150>)
 800cba0:	4818      	ldr	r0, [pc, #96]	@ (800cc04 <Custom_STM_App_Notification+0x13c>)
 800cba2:	f001 fdd9 	bl	800e758 <siprintf>
			APP_DBG_MSG(buff)
 800cba6:	4818      	ldr	r0, [pc, #96]	@ (800cc08 <Custom_STM_App_Notification+0x140>)
 800cba8:	f7fd ffe8 	bl	800ab7c <DbgTraceGetFileName>
 800cbac:	4601      	mov	r1, r0
 800cbae:	23b1      	movs	r3, #177	@ 0xb1
 800cbb0:	4a16      	ldr	r2, [pc, #88]	@ (800cc0c <Custom_STM_App_Notification+0x144>)
 800cbb2:	4817      	ldr	r0, [pc, #92]	@ (800cc10 <Custom_STM_App_Notification+0x148>)
 800cbb4:	f001 fd58 	bl	800e668 <iprintf>
 800cbb8:	4812      	ldr	r0, [pc, #72]	@ (800cc04 <Custom_STM_App_Notification+0x13c>)
 800cbba:	f001 fd55 	bl	800e668 <iprintf>
			;
			/* USER CODE END CUSTOM_STM_DUTY_CYCLE_NOTIFY_ENABLED_EVT */
			break;
 800cbbe:	e019      	b.n	800cbf4 <Custom_STM_App_Notification+0x12c>

		case CUSTOM_STM_DUTY_CYCLE_NOTIFY_DISABLED_EVT:
			/* USER CODE BEGIN CUSTOM_STM_DUTY_CYCLE_NOTIFY_DISABLED_EVT */
			HW_TS_Stop(Custom_App_Context.IDTimerDutyCycle);
 800cbc0:	4b0e      	ldr	r3, [pc, #56]	@ (800cbfc <Custom_STM_App_Notification+0x134>)
 800cbc2:	7e5b      	ldrb	r3, [r3, #25]
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	f7f5 fa15 	bl	8001ff4 <HW_TS_Stop>
			Custom_App_Context.Duty_cycle_Notification_Status = STATUS_OFF;
 800cbca:	4b0c      	ldr	r3, [pc, #48]	@ (800cbfc <Custom_STM_App_Notification+0x134>)
 800cbcc:	2200      	movs	r2, #0
 800cbce:	705a      	strb	r2, [r3, #1]
			sprintf(buff, "Evento 'STOP notify Duty Cycle'\n");
 800cbd0:	4912      	ldr	r1, [pc, #72]	@ (800cc1c <Custom_STM_App_Notification+0x154>)
 800cbd2:	480c      	ldr	r0, [pc, #48]	@ (800cc04 <Custom_STM_App_Notification+0x13c>)
 800cbd4:	f001 fdc0 	bl	800e758 <siprintf>
			APP_DBG_MSG(buff)
 800cbd8:	480b      	ldr	r0, [pc, #44]	@ (800cc08 <Custom_STM_App_Notification+0x140>)
 800cbda:	f7fd ffcf 	bl	800ab7c <DbgTraceGetFileName>
 800cbde:	4601      	mov	r1, r0
 800cbe0:	23bb      	movs	r3, #187	@ 0xbb
 800cbe2:	4a0a      	ldr	r2, [pc, #40]	@ (800cc0c <Custom_STM_App_Notification+0x144>)
 800cbe4:	480a      	ldr	r0, [pc, #40]	@ (800cc10 <Custom_STM_App_Notification+0x148>)
 800cbe6:	f001 fd3f 	bl	800e668 <iprintf>
 800cbea:	4806      	ldr	r0, [pc, #24]	@ (800cc04 <Custom_STM_App_Notification+0x13c>)
 800cbec:	f001 fd3c 	bl	800e668 <iprintf>
			;
			/* USER CODE END CUSTOM_STM_DUTY_CYCLE_NOTIFY_DISABLED_EVT */
			break;
 800cbf0:	e000      	b.n	800cbf4 <Custom_STM_App_Notification+0x12c>

		default:
			/* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

			/* USER CODE END CUSTOM_STM_App_Notification_default */
			break;
 800cbf2:	bf00      	nop
	}
	/* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

	/* USER CODE END CUSTOM_STM_App_Notification_2 */
	return;
 800cbf4:	bf00      	nop
}
 800cbf6:	3708      	adds	r7, #8
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	bd80      	pop	{r7, pc}
 800cbfc:	20001500 	.word	0x20001500
 800cc00:	080108b0 	.word	0x080108b0
 800cc04:	2000191c 	.word	0x2000191c
 800cc08:	080108d4 	.word	0x080108d4
 800cc0c:	080114e0 	.word	0x080114e0
 800cc10:	080108f4 	.word	0x080108f4
 800cc14:	08010908 	.word	0x08010908
 800cc18:	08010928 	.word	0x08010928
 800cc1c:	0801094c 	.word	0x0801094c

0800cc20 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b082      	sub	sp, #8
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN CUSTOM_APP_Notification_1 */

	/* USER CODE END CUSTOM_APP_Notification_1 */

	switch (pNotification->Custom_Evt_Opcode)
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	781b      	ldrb	r3, [r3, #0]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d002      	beq.n	800cc36 <Custom_APP_Notification+0x16>
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	d012      	beq.n	800cc5a <Custom_APP_Notification+0x3a>

		default:
			/* USER CODE BEGIN CUSTOM_APP_Notification_default */

			/* USER CODE END CUSTOM_APP_Notification_default */
			break;
 800cc34:	e01a      	b.n	800cc6c <Custom_APP_Notification+0x4c>
			TLC59731_On();
 800cc36:	f7fe fe3f 	bl	800b8b8 <TLC59731_On>
			HAL_Delay(200);
 800cc3a:	20c8      	movs	r0, #200	@ 0xc8
 800cc3c:	f7f4 fc1c 	bl	8001478 <HAL_Delay>
			TLC59731_Off();
 800cc40:	f7fe fe4a 	bl	800b8d8 <TLC59731_Off>
			HAL_Delay(100);
 800cc44:	2064      	movs	r0, #100	@ 0x64
 800cc46:	f7f4 fc17 	bl	8001478 <HAL_Delay>
			TLC59731_On();
 800cc4a:	f7fe fe35 	bl	800b8b8 <TLC59731_On>
			HAL_Delay(200);
 800cc4e:	20c8      	movs	r0, #200	@ 0xc8
 800cc50:	f7f4 fc12 	bl	8001478 <HAL_Delay>
			TLC59731_Off();
 800cc54:	f7fe fe40 	bl	800b8d8 <TLC59731_Off>
			break;
 800cc58:	e008      	b.n	800cc6c <Custom_APP_Notification+0x4c>
			TLC59731_On();
 800cc5a:	f7fe fe2d 	bl	800b8b8 <TLC59731_On>
			HAL_Delay(500);
 800cc5e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800cc62:	f7f4 fc09 	bl	8001478 <HAL_Delay>
			TLC59731_Off();
 800cc66:	f7fe fe37 	bl	800b8d8 <TLC59731_Off>
			break;
 800cc6a:	bf00      	nop

	/* USER CODE BEGIN CUSTOM_APP_Notification_2 */

	/* USER CODE END CUSTOM_APP_Notification_2 */

	return;
 800cc6c:	bf00      	nop
}
 800cc6e:	3708      	adds	r7, #8
 800cc70:	46bd      	mov	sp, r7
 800cc72:	bd80      	pop	{r7, pc}

0800cc74 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN CUSTOM_APP_Init */
	MX_APPE_Init();
 800cc78:	f7f4 f974 	bl	8000f64 <MX_APPE_Init>

	// INIZZIALIZZAZIONE DEL CONTESTO
	Custom_App_Context.IDTimerFrequency = TIMER_FREQUENCY_ID;
 800cc7c:	4b15      	ldr	r3, [pc, #84]	@ (800ccd4 <Custom_APP_Init+0x60>)
 800cc7e:	2200      	movs	r2, #0
 800cc80:	761a      	strb	r2, [r3, #24]
	Custom_App_Context.IDTimerDutyCycle = TIMER_DUTY_CYCLE_ID;
 800cc82:	4b14      	ldr	r3, [pc, #80]	@ (800ccd4 <Custom_APP_Init+0x60>)
 800cc84:	2201      	movs	r2, #1
 800cc86:	765a      	strb	r2, [r3, #25]
	Custom_App_Context.Frequency_Notification_Status = STATUS_OFF;
 800cc88:	4b12      	ldr	r3, [pc, #72]	@ (800ccd4 <Custom_APP_Init+0x60>)
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	701a      	strb	r2, [r3, #0]
	Custom_App_Context.Duty_cycle_Notification_Status = STATUS_OFF;
 800cc8e:	4b11      	ldr	r3, [pc, #68]	@ (800ccd4 <Custom_APP_Init+0x60>)
 800cc90:	2200      	movs	r2, #0
 800cc92:	705a      	strb	r2, [r3, #1]

	PWM_SIGNAL_Init(&Custom_App_Context.sPWMSignal, 32000000, 320, 0);
 800cc94:	2300      	movs	r3, #0
 800cc96:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800cc9a:	490f      	ldr	r1, [pc, #60]	@ (800ccd8 <Custom_APP_Init+0x64>)
 800cc9c:	480f      	ldr	r0, [pc, #60]	@ (800ccdc <Custom_APP_Init+0x68>)
 800cc9e:	f7fe fd2d 	bl	800b6fc <PWM_SIGNAL_Init>

	// INIZZIALIZZAZIONE DEI SERVIZI -- SERVIZIO PMW
	HW_TS_Create(CFG_TIM_PROC_ID_ISR, TIMER_FREQUENCY_ID, hw_ts_Repeated, Custom_APP_FrequencyCallBack_ISR);
 800cca2:	4b0f      	ldr	r3, [pc, #60]	@ (800cce0 <Custom_APP_Init+0x6c>)
 800cca4:	2201      	movs	r2, #1
 800cca6:	2100      	movs	r1, #0
 800cca8:	2000      	movs	r0, #0
 800ccaa:	f7f5 f929 	bl	8001f00 <HW_TS_Create>
	HW_TS_Create(CFG_TIM_PROC_ID_ISR, TIMER_FREQUENCY_ID, hw_ts_Repeated, Custom_APP_DutyCycleCallBack_ISR);
 800ccae:	4b0d      	ldr	r3, [pc, #52]	@ (800cce4 <Custom_APP_Init+0x70>)
 800ccb0:	2201      	movs	r2, #1
 800ccb2:	2100      	movs	r1, #0
 800ccb4:	2000      	movs	r0, #0
 800ccb6:	f7f5 f923 	bl	8001f00 <HW_TS_Create>

	UTIL_SEQ_RegTask(1 << CFG_TASK_SRV_FREQ_NOTIFY_ID, UTIL_SEQ_RFU, Custom_Frequency_Send_Notification);
 800ccba:	4a0b      	ldr	r2, [pc, #44]	@ (800cce8 <Custom_APP_Init+0x74>)
 800ccbc:	2100      	movs	r1, #0
 800ccbe:	2004      	movs	r0, #4
 800ccc0:	f001 fac4 	bl	800e24c <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask(1 << CFG_TASK_SRV_DUTY_NOTIFY_ID, UTIL_SEQ_RFU, Custom_Duty_cycle_Send_Notification);
 800ccc4:	4a09      	ldr	r2, [pc, #36]	@ (800ccec <Custom_APP_Init+0x78>)
 800ccc6:	2100      	movs	r1, #0
 800ccc8:	2008      	movs	r0, #8
 800ccca:	f001 fabf 	bl	800e24c <UTIL_SEQ_RegTask>

	/* USER CODE END CUSTOM_APP_Init */
	return;
 800ccce:	bf00      	nop
}
 800ccd0:	bd80      	pop	{r7, pc}
 800ccd2:	bf00      	nop
 800ccd4:	20001500 	.word	0x20001500
 800ccd8:	01e84800 	.word	0x01e84800
 800ccdc:	20001504 	.word	0x20001504
 800cce0:	0800d14d 	.word	0x0800d14d
 800cce4:	0800d15d 	.word	0x0800d15d
 800cce8:	0800cdc9 	.word	0x0800cdc9
 800ccec:	0800cee9 	.word	0x0800cee9

0800ccf0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN FD */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b082      	sub	sp, #8
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd00:	d114      	bne.n	800cd2c <HAL_TIM_IC_CaptureCallback+0x3c>
	{
		switch (htim->Channel)
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	7f1b      	ldrb	r3, [r3, #28]
 800cd06:	2b01      	cmp	r3, #1
 800cd08:	d002      	beq.n	800cd10 <HAL_TIM_IC_CaptureCallback+0x20>
 800cd0a:	2b02      	cmp	r3, #2
 800cd0c:	d007      	beq.n	800cd1e <HAL_TIM_IC_CaptureCallback+0x2e>
			case HAL_TIM_ACTIVE_CHANNEL_2:
				PWM_SIGNAL_ComputePWM(&Custom_App_Context.sPWMSignal, htim,
				TIM_CHANNEL_2, 0);
				break;
			default:
				break;
 800cd0e:	e00d      	b.n	800cd2c <HAL_TIM_IC_CaptureCallback+0x3c>
				PWM_SIGNAL_ComputePWM(&Custom_App_Context.sPWMSignal, htim,
 800cd10:	2301      	movs	r3, #1
 800cd12:	2200      	movs	r2, #0
 800cd14:	6879      	ldr	r1, [r7, #4]
 800cd16:	4807      	ldr	r0, [pc, #28]	@ (800cd34 <HAL_TIM_IC_CaptureCallback+0x44>)
 800cd18:	f7fe fd0a 	bl	800b730 <PWM_SIGNAL_ComputePWM>
				break;
 800cd1c:	e006      	b.n	800cd2c <HAL_TIM_IC_CaptureCallback+0x3c>
				PWM_SIGNAL_ComputePWM(&Custom_App_Context.sPWMSignal, htim,
 800cd1e:	2300      	movs	r3, #0
 800cd20:	2204      	movs	r2, #4
 800cd22:	6879      	ldr	r1, [r7, #4]
 800cd24:	4803      	ldr	r0, [pc, #12]	@ (800cd34 <HAL_TIM_IC_CaptureCallback+0x44>)
 800cd26:	f7fe fd03 	bl	800b730 <PWM_SIGNAL_ComputePWM>
				break;
 800cd2a:	bf00      	nop
		}
	}
}
 800cd2c:	bf00      	nop
 800cd2e:	3708      	adds	r7, #8
 800cd30:	46bd      	mov	sp, r7
 800cd32:	bd80      	pop	{r7, pc}
 800cd34:	20001504 	.word	0x20001504

0800cd38 <Custom_Frequency_Update_Char>:
 *************************************************************/

/* GENERAL */
/* PWM */
__USED void Custom_Frequency_Update_Char(void) /* Property Read */
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b082      	sub	sp, #8
 800cd3c:	af00      	add	r7, sp, #0
	uint8_t updateflag = 0;
 800cd3e:	2300      	movs	r3, #0
 800cd40:	71fb      	strb	r3, [r7, #7]

	/* USER CODE BEGIN Frequency_UC_1*/
	updateflag = 1;
 800cd42:	2301      	movs	r3, #1
 800cd44:	71fb      	strb	r3, [r7, #7]
	uint32_t freq = PWM_SIGNAL_GetFrequency(&Custom_App_Context.sPWMSignal);
 800cd46:	4819      	ldr	r0, [pc, #100]	@ (800cdac <Custom_Frequency_Update_Char+0x74>)
 800cd48:	f7fe fd20 	bl	800b78c <PWM_SIGNAL_GetFrequency>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	603b      	str	r3, [r7, #0]
	memcpy(UpdateCharData, &freq, sizeof(uint32_t));
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	4a17      	ldr	r2, [pc, #92]	@ (800cdb0 <Custom_Frequency_Update_Char+0x78>)
 800cd54:	6013      	str	r3, [r2, #0]
	/* USER CODE END Frequency_UC_1*/

	if (updateflag != 0)
 800cd56:	79fb      	ldrb	r3, [r7, #7]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d003      	beq.n	800cd64 <Custom_Frequency_Update_Char+0x2c>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_FREQUENCY, (uint8_t*) UpdateCharData);
 800cd5c:	4914      	ldr	r1, [pc, #80]	@ (800cdb0 <Custom_Frequency_Update_Char+0x78>)
 800cd5e:	2001      	movs	r0, #1
 800cd60:	f000 fd28 	bl	800d7b4 <Custom_STM_App_Update_Char>
	}

	/* USER CODE BEGIN Frequency_UC_Last*/
	sprintf(buff, "Evento 'READ Frequency' -- Frequenza: %u Hz \n",
			(UpdateCharData[3] << (3 * 8)) | (UpdateCharData[2] << (2 * 8)) | (UpdateCharData[1] << 8)
 800cd64:	4b12      	ldr	r3, [pc, #72]	@ (800cdb0 <Custom_Frequency_Update_Char+0x78>)
 800cd66:	78db      	ldrb	r3, [r3, #3]
 800cd68:	061a      	lsls	r2, r3, #24
 800cd6a:	4b11      	ldr	r3, [pc, #68]	@ (800cdb0 <Custom_Frequency_Update_Char+0x78>)
 800cd6c:	789b      	ldrb	r3, [r3, #2]
 800cd6e:	041b      	lsls	r3, r3, #16
 800cd70:	431a      	orrs	r2, r3
 800cd72:	4b0f      	ldr	r3, [pc, #60]	@ (800cdb0 <Custom_Frequency_Update_Char+0x78>)
 800cd74:	785b      	ldrb	r3, [r3, #1]
 800cd76:	021b      	lsls	r3, r3, #8
 800cd78:	4313      	orrs	r3, r2
					| UpdateCharData[0]);
 800cd7a:	4a0d      	ldr	r2, [pc, #52]	@ (800cdb0 <Custom_Frequency_Update_Char+0x78>)
 800cd7c:	7812      	ldrb	r2, [r2, #0]
	sprintf(buff, "Evento 'READ Frequency' -- Frequenza: %u Hz \n",
 800cd7e:	4313      	orrs	r3, r2
 800cd80:	461a      	mov	r2, r3
 800cd82:	490c      	ldr	r1, [pc, #48]	@ (800cdb4 <Custom_Frequency_Update_Char+0x7c>)
 800cd84:	480c      	ldr	r0, [pc, #48]	@ (800cdb8 <Custom_Frequency_Update_Char+0x80>)
 800cd86:	f001 fce7 	bl	800e758 <siprintf>
	APP_DBG_MSG(buff)
 800cd8a:	480c      	ldr	r0, [pc, #48]	@ (800cdbc <Custom_Frequency_Update_Char+0x84>)
 800cd8c:	f7fd fef6 	bl	800ab7c <DbgTraceGetFileName>
 800cd90:	4601      	mov	r1, r0
 800cd92:	f240 1349 	movw	r3, #329	@ 0x149
 800cd96:	4a0a      	ldr	r2, [pc, #40]	@ (800cdc0 <Custom_Frequency_Update_Char+0x88>)
 800cd98:	480a      	ldr	r0, [pc, #40]	@ (800cdc4 <Custom_Frequency_Update_Char+0x8c>)
 800cd9a:	f001 fc65 	bl	800e668 <iprintf>
 800cd9e:	4806      	ldr	r0, [pc, #24]	@ (800cdb8 <Custom_Frequency_Update_Char+0x80>)
 800cda0:	f001 fc62 	bl	800e668 <iprintf>
	;
	/* USER CODE END Frequency_UC_Last*/
	return;
 800cda4:	bf00      	nop
}
 800cda6:	3708      	adds	r7, #8
 800cda8:	46bd      	mov	sp, r7
 800cdaa:	bd80      	pop	{r7, pc}
 800cdac:	20001504 	.word	0x20001504
 800cdb0:	2000151c 	.word	0x2000151c
 800cdb4:	08010970 	.word	0x08010970
 800cdb8:	2000191c 	.word	0x2000191c
 800cdbc:	080108d4 	.word	0x080108d4
 800cdc0:	080114fc 	.word	0x080114fc
 800cdc4:	080108f4 	.word	0x080108f4

0800cdc8 <Custom_Frequency_Send_Notification>:

void Custom_Frequency_Send_Notification(void) /* Property Notification */
{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b082      	sub	sp, #8
 800cdcc:	af00      	add	r7, sp, #0
	uint8_t updateflag = 0;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	71fb      	strb	r3, [r7, #7]

	/* USER CODE BEGIN Frequency_NS_1*/

	if (Custom_App_Context.Frequency_Notification_Status == STATUS_ON)
 800cdd2:	4b1f      	ldr	r3, [pc, #124]	@ (800ce50 <Custom_Frequency_Send_Notification+0x88>)
 800cdd4:	781b      	ldrb	r3, [r3, #0]
 800cdd6:	2b01      	cmp	r3, #1
 800cdd8:	d109      	bne.n	800cdee <Custom_Frequency_Send_Notification+0x26>
	{
		updateflag = 1;
 800cdda:	2301      	movs	r3, #1
 800cddc:	71fb      	strb	r3, [r7, #7]
		uint32_t freq = PWM_SIGNAL_GetFrequency(&Custom_App_Context.sPWMSignal);
 800cdde:	481d      	ldr	r0, [pc, #116]	@ (800ce54 <Custom_Frequency_Send_Notification+0x8c>)
 800cde0:	f7fe fcd4 	bl	800b78c <PWM_SIGNAL_GetFrequency>
 800cde4:	4603      	mov	r3, r0
 800cde6:	603b      	str	r3, [r7, #0]
		memcpy(NotifyCharData, &freq, sizeof(uint32_t));
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	4a1b      	ldr	r2, [pc, #108]	@ (800ce58 <Custom_Frequency_Send_Notification+0x90>)
 800cdec:	6013      	str	r3, [r2, #0]
	}

	/* USER CODE END Frequency_NS_1*/

	if (updateflag != 0)
 800cdee:	79fb      	ldrb	r3, [r7, #7]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d003      	beq.n	800cdfc <Custom_Frequency_Send_Notification+0x34>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_FREQUENCY, (uint8_t*) NotifyCharData);
 800cdf4:	4918      	ldr	r1, [pc, #96]	@ (800ce58 <Custom_Frequency_Send_Notification+0x90>)
 800cdf6:	2001      	movs	r0, #1
 800cdf8:	f000 fcdc 	bl	800d7b4 <Custom_STM_App_Update_Char>
	}

	/* USER CODE BEGIN Frequency_NS_Last*/
	if (Custom_App_Context.Frequency_Notification_Status == STATUS_ON)
 800cdfc:	4b14      	ldr	r3, [pc, #80]	@ (800ce50 <Custom_Frequency_Send_Notification+0x88>)
 800cdfe:	781b      	ldrb	r3, [r3, #0]
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d120      	bne.n	800ce46 <Custom_Frequency_Send_Notification+0x7e>
	{
		sprintf(buff, "Evento 'READ NOTIFY Frequency' -- Frequenza: %u Hz \n",
				(NotifyCharData[3] << (3 * 8)) | (NotifyCharData[2] << (2 * 8)) | (NotifyCharData[1] << 8)
 800ce04:	4b14      	ldr	r3, [pc, #80]	@ (800ce58 <Custom_Frequency_Send_Notification+0x90>)
 800ce06:	78db      	ldrb	r3, [r3, #3]
 800ce08:	061a      	lsls	r2, r3, #24
 800ce0a:	4b13      	ldr	r3, [pc, #76]	@ (800ce58 <Custom_Frequency_Send_Notification+0x90>)
 800ce0c:	789b      	ldrb	r3, [r3, #2]
 800ce0e:	041b      	lsls	r3, r3, #16
 800ce10:	431a      	orrs	r2, r3
 800ce12:	4b11      	ldr	r3, [pc, #68]	@ (800ce58 <Custom_Frequency_Send_Notification+0x90>)
 800ce14:	785b      	ldrb	r3, [r3, #1]
 800ce16:	021b      	lsls	r3, r3, #8
 800ce18:	4313      	orrs	r3, r2
						| NotifyCharData[0]);
 800ce1a:	4a0f      	ldr	r2, [pc, #60]	@ (800ce58 <Custom_Frequency_Send_Notification+0x90>)
 800ce1c:	7812      	ldrb	r2, [r2, #0]
		sprintf(buff, "Evento 'READ NOTIFY Frequency' -- Frequenza: %u Hz \n",
 800ce1e:	4313      	orrs	r3, r2
 800ce20:	461a      	mov	r2, r3
 800ce22:	490e      	ldr	r1, [pc, #56]	@ (800ce5c <Custom_Frequency_Send_Notification+0x94>)
 800ce24:	480e      	ldr	r0, [pc, #56]	@ (800ce60 <Custom_Frequency_Send_Notification+0x98>)
 800ce26:	f001 fc97 	bl	800e758 <siprintf>
		APP_DBG_MSG(buff)
 800ce2a:	480e      	ldr	r0, [pc, #56]	@ (800ce64 <Custom_Frequency_Send_Notification+0x9c>)
 800ce2c:	f7fd fea6 	bl	800ab7c <DbgTraceGetFileName>
 800ce30:	4601      	mov	r1, r0
 800ce32:	f240 1369 	movw	r3, #361	@ 0x169
 800ce36:	4a0c      	ldr	r2, [pc, #48]	@ (800ce68 <Custom_Frequency_Send_Notification+0xa0>)
 800ce38:	480c      	ldr	r0, [pc, #48]	@ (800ce6c <Custom_Frequency_Send_Notification+0xa4>)
 800ce3a:	f001 fc15 	bl	800e668 <iprintf>
 800ce3e:	4808      	ldr	r0, [pc, #32]	@ (800ce60 <Custom_Frequency_Send_Notification+0x98>)
 800ce40:	f001 fc12 	bl	800e668 <iprintf>

	};
	/* USER CODE END Frequency_NS_Last*/

	return;
 800ce44:	bf00      	nop
 800ce46:	bf00      	nop
}
 800ce48:	3708      	adds	r7, #8
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	bd80      	pop	{r7, pc}
 800ce4e:	bf00      	nop
 800ce50:	20001500 	.word	0x20001500
 800ce54:	20001504 	.word	0x20001504
 800ce58:	2000171c 	.word	0x2000171c
 800ce5c:	080109a0 	.word	0x080109a0
 800ce60:	2000191c 	.word	0x2000191c
 800ce64:	080108d4 	.word	0x080108d4
 800ce68:	0801151c 	.word	0x0801151c
 800ce6c:	080108f4 	.word	0x080108f4

0800ce70 <Custom_Duty_cycle_Update_Char>:

__USED void Custom_Duty_cycle_Update_Char(void) /* Property Read */
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b082      	sub	sp, #8
 800ce74:	af00      	add	r7, sp, #0
	uint8_t updateflag = 0;
 800ce76:	2300      	movs	r3, #0
 800ce78:	71fb      	strb	r3, [r7, #7]

	/* USER CODE BEGIN Duty_cycle_UC_1*/
	updateflag = 1;
 800ce7a:	2301      	movs	r3, #1
 800ce7c:	71fb      	strb	r3, [r7, #7]
	UpdateCharData[0] = PWM_SIGNAL_GetDutyCycle(&Custom_App_Context.sPWMSignal);
 800ce7e:	4813      	ldr	r0, [pc, #76]	@ (800cecc <Custom_Duty_cycle_Update_Char+0x5c>)
 800ce80:	f7fe fca0 	bl	800b7c4 <PWM_SIGNAL_GetDutyCycle>
 800ce84:	4603      	mov	r3, r0
 800ce86:	461a      	mov	r2, r3
 800ce88:	4b11      	ldr	r3, [pc, #68]	@ (800ced0 <Custom_Duty_cycle_Update_Char+0x60>)
 800ce8a:	701a      	strb	r2, [r3, #0]
	/* USER CODE END Duty_cycle_UC_1*/

	if (updateflag != 0)
 800ce8c:	79fb      	ldrb	r3, [r7, #7]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d003      	beq.n	800ce9a <Custom_Duty_cycle_Update_Char+0x2a>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_DUTY_CYCLE, (uint8_t*) UpdateCharData);
 800ce92:	490f      	ldr	r1, [pc, #60]	@ (800ced0 <Custom_Duty_cycle_Update_Char+0x60>)
 800ce94:	2002      	movs	r0, #2
 800ce96:	f000 fc8d 	bl	800d7b4 <Custom_STM_App_Update_Char>
	}

	/* USER CODE BEGIN Duty_cycle_UC_Last*/
	sprintf(buff, "Evento 'READ Duty Cycle' -- Duty Cycle: %d \n", UpdateCharData[0]);
 800ce9a:	4b0d      	ldr	r3, [pc, #52]	@ (800ced0 <Custom_Duty_cycle_Update_Char+0x60>)
 800ce9c:	781b      	ldrb	r3, [r3, #0]
 800ce9e:	461a      	mov	r2, r3
 800cea0:	490c      	ldr	r1, [pc, #48]	@ (800ced4 <Custom_Duty_cycle_Update_Char+0x64>)
 800cea2:	480d      	ldr	r0, [pc, #52]	@ (800ced8 <Custom_Duty_cycle_Update_Char+0x68>)
 800cea4:	f001 fc58 	bl	800e758 <siprintf>
	APP_DBG_MSG(buff)
 800cea8:	480c      	ldr	r0, [pc, #48]	@ (800cedc <Custom_Duty_cycle_Update_Char+0x6c>)
 800ceaa:	f7fd fe67 	bl	800ab7c <DbgTraceGetFileName>
 800ceae:	4601      	mov	r1, r0
 800ceb0:	f240 1381 	movw	r3, #385	@ 0x181
 800ceb4:	4a0a      	ldr	r2, [pc, #40]	@ (800cee0 <Custom_Duty_cycle_Update_Char+0x70>)
 800ceb6:	480b      	ldr	r0, [pc, #44]	@ (800cee4 <Custom_Duty_cycle_Update_Char+0x74>)
 800ceb8:	f001 fbd6 	bl	800e668 <iprintf>
 800cebc:	4806      	ldr	r0, [pc, #24]	@ (800ced8 <Custom_Duty_cycle_Update_Char+0x68>)
 800cebe:	f001 fbd3 	bl	800e668 <iprintf>
	;
	/* USER CODE END Duty_cycle_UC_Last*/
	return;
 800cec2:	bf00      	nop
}
 800cec4:	3708      	adds	r7, #8
 800cec6:	46bd      	mov	sp, r7
 800cec8:	bd80      	pop	{r7, pc}
 800ceca:	bf00      	nop
 800cecc:	20001504 	.word	0x20001504
 800ced0:	2000151c 	.word	0x2000151c
 800ced4:	080109d8 	.word	0x080109d8
 800ced8:	2000191c 	.word	0x2000191c
 800cedc:	080108d4 	.word	0x080108d4
 800cee0:	08011540 	.word	0x08011540
 800cee4:	080108f4 	.word	0x080108f4

0800cee8 <Custom_Duty_cycle_Send_Notification>:

void Custom_Duty_cycle_Send_Notification(void) /* Property Notification */
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b082      	sub	sp, #8
 800ceec:	af00      	add	r7, sp, #0
	uint8_t updateflag = 0;
 800ceee:	2300      	movs	r3, #0
 800cef0:	71fb      	strb	r3, [r7, #7]

	/* USER CODE BEGIN Duty_cycle_NS_1*/
	if (Custom_App_Context.Duty_cycle_Notification_Status == STATUS_ON)
 800cef2:	4b18      	ldr	r3, [pc, #96]	@ (800cf54 <Custom_Duty_cycle_Send_Notification+0x6c>)
 800cef4:	785b      	ldrb	r3, [r3, #1]
 800cef6:	2b01      	cmp	r3, #1
 800cef8:	d108      	bne.n	800cf0c <Custom_Duty_cycle_Send_Notification+0x24>
	{
		updateflag = 1;
 800cefa:	2301      	movs	r3, #1
 800cefc:	71fb      	strb	r3, [r7, #7]
		NotifyCharData[0] = PWM_SIGNAL_GetDutyCycle(&Custom_App_Context.sPWMSignal);
 800cefe:	4816      	ldr	r0, [pc, #88]	@ (800cf58 <Custom_Duty_cycle_Send_Notification+0x70>)
 800cf00:	f7fe fc60 	bl	800b7c4 <PWM_SIGNAL_GetDutyCycle>
 800cf04:	4603      	mov	r3, r0
 800cf06:	461a      	mov	r2, r3
 800cf08:	4b14      	ldr	r3, [pc, #80]	@ (800cf5c <Custom_Duty_cycle_Send_Notification+0x74>)
 800cf0a:	701a      	strb	r2, [r3, #0]
	}
	/* USER CODE END Duty_cycle_NS_1*/

	if (updateflag != 0)
 800cf0c:	79fb      	ldrb	r3, [r7, #7]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d003      	beq.n	800cf1a <Custom_Duty_cycle_Send_Notification+0x32>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_DUTY_CYCLE, (uint8_t*) NotifyCharData);
 800cf12:	4912      	ldr	r1, [pc, #72]	@ (800cf5c <Custom_Duty_cycle_Send_Notification+0x74>)
 800cf14:	2002      	movs	r0, #2
 800cf16:	f000 fc4d 	bl	800d7b4 <Custom_STM_App_Update_Char>
	}

	/* USER CODE BEGIN Duty_cycle_NS_Last*/
	if (Custom_App_Context.Duty_cycle_Notification_Status == STATUS_ON)
 800cf1a:	4b0e      	ldr	r3, [pc, #56]	@ (800cf54 <Custom_Duty_cycle_Send_Notification+0x6c>)
 800cf1c:	785b      	ldrb	r3, [r3, #1]
 800cf1e:	2b01      	cmp	r3, #1
 800cf20:	d114      	bne.n	800cf4c <Custom_Duty_cycle_Send_Notification+0x64>
	{
		sprintf(buff, "Evento 'NOTIFY READ Duty Cycle' -- Duty Cycle: %d \n", NotifyCharData[0]);
 800cf22:	4b0e      	ldr	r3, [pc, #56]	@ (800cf5c <Custom_Duty_cycle_Send_Notification+0x74>)
 800cf24:	781b      	ldrb	r3, [r3, #0]
 800cf26:	461a      	mov	r2, r3
 800cf28:	490d      	ldr	r1, [pc, #52]	@ (800cf60 <Custom_Duty_cycle_Send_Notification+0x78>)
 800cf2a:	480e      	ldr	r0, [pc, #56]	@ (800cf64 <Custom_Duty_cycle_Send_Notification+0x7c>)
 800cf2c:	f001 fc14 	bl	800e758 <siprintf>
		APP_DBG_MSG(buff)
 800cf30:	480d      	ldr	r0, [pc, #52]	@ (800cf68 <Custom_Duty_cycle_Send_Notification+0x80>)
 800cf32:	f7fd fe23 	bl	800ab7c <DbgTraceGetFileName>
 800cf36:	4601      	mov	r1, r0
 800cf38:	f44f 73ce 	mov.w	r3, #412	@ 0x19c
 800cf3c:	4a0b      	ldr	r2, [pc, #44]	@ (800cf6c <Custom_Duty_cycle_Send_Notification+0x84>)
 800cf3e:	480c      	ldr	r0, [pc, #48]	@ (800cf70 <Custom_Duty_cycle_Send_Notification+0x88>)
 800cf40:	f001 fb92 	bl	800e668 <iprintf>
 800cf44:	4807      	ldr	r0, [pc, #28]	@ (800cf64 <Custom_Duty_cycle_Send_Notification+0x7c>)
 800cf46:	f001 fb8f 	bl	800e668 <iprintf>
		;
	}
	/* USER CODE END Duty_cycle_NS_Last*/

	return;
 800cf4a:	bf00      	nop
 800cf4c:	bf00      	nop
}
 800cf4e:	3708      	adds	r7, #8
 800cf50:	46bd      	mov	sp, r7
 800cf52:	bd80      	pop	{r7, pc}
 800cf54:	20001500 	.word	0x20001500
 800cf58:	20001504 	.word	0x20001504
 800cf5c:	2000171c 	.word	0x2000171c
 800cf60:	08010a08 	.word	0x08010a08
 800cf64:	2000191c 	.word	0x2000191c
 800cf68:	080108d4 	.word	0x080108d4
 800cf6c:	08011560 	.word	0x08011560
 800cf70:	080108f4 	.word	0x080108f4

0800cf74 <Custom_Time_Update_Char>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/
__USED void Custom_Time_Update_Char(void)
{
 800cf74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf76:	b08f      	sub	sp, #60	@ 0x3c
 800cf78:	af06      	add	r7, sp, #24
	uint8_t updateflag = 0;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	77fb      	strb	r3, [r7, #31]

	updateflag = 1;
 800cf7e:	2301      	movs	r3, #1
 800cf80:	77fb      	strb	r3, [r7, #31]

	RTC_DateTypeDef sDate =
 800cf82:	2300      	movs	r3, #0
 800cf84:	61bb      	str	r3, [r7, #24]
	{ 0 };

	RTC_TimeTypeDef sTime =
 800cf86:	1d3b      	adds	r3, r7, #4
 800cf88:	2200      	movs	r2, #0
 800cf8a:	601a      	str	r2, [r3, #0]
 800cf8c:	605a      	str	r2, [r3, #4]
 800cf8e:	609a      	str	r2, [r3, #8]
 800cf90:	60da      	str	r2, [r3, #12]
 800cf92:	611a      	str	r2, [r3, #16]
	{ 0 };

	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 800cf94:	f107 0318 	add.w	r3, r7, #24
 800cf98:	2201      	movs	r2, #1
 800cf9a:	4619      	mov	r1, r3
 800cf9c:	482a      	ldr	r0, [pc, #168]	@ (800d048 <Custom_Time_Update_Char+0xd4>)
 800cf9e:	f7f8 ff69 	bl	8005e74 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800cfa2:	1d3b      	adds	r3, r7, #4
 800cfa4:	2201      	movs	r2, #1
 800cfa6:	4619      	mov	r1, r3
 800cfa8:	4827      	ldr	r0, [pc, #156]	@ (800d048 <Custom_Time_Update_Char+0xd4>)
 800cfaa:	f7f8 fe7c 	bl	8005ca6 <HAL_RTC_GetTime>

	UpdateCharData[0] = sDate.Year;
 800cfae:	7efa      	ldrb	r2, [r7, #27]
 800cfb0:	4b26      	ldr	r3, [pc, #152]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cfb2:	701a      	strb	r2, [r3, #0]
	UpdateCharData[1] = sDate.Month;
 800cfb4:	7e7a      	ldrb	r2, [r7, #25]
 800cfb6:	4b25      	ldr	r3, [pc, #148]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cfb8:	705a      	strb	r2, [r3, #1]
	UpdateCharData[2] = sDate.Date;
 800cfba:	7eba      	ldrb	r2, [r7, #26]
 800cfbc:	4b23      	ldr	r3, [pc, #140]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cfbe:	709a      	strb	r2, [r3, #2]
	UpdateCharData[3] = sDate.WeekDay;
 800cfc0:	7e3a      	ldrb	r2, [r7, #24]
 800cfc2:	4b22      	ldr	r3, [pc, #136]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cfc4:	70da      	strb	r2, [r3, #3]

	UpdateCharData[4] = sTime.Hours;
 800cfc6:	793a      	ldrb	r2, [r7, #4]
 800cfc8:	4b20      	ldr	r3, [pc, #128]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cfca:	711a      	strb	r2, [r3, #4]
	UpdateCharData[5] = sTime.Minutes;
 800cfcc:	797a      	ldrb	r2, [r7, #5]
 800cfce:	4b1f      	ldr	r3, [pc, #124]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cfd0:	715a      	strb	r2, [r3, #5]
	UpdateCharData[6] = sTime.Seconds;
 800cfd2:	79ba      	ldrb	r2, [r7, #6]
 800cfd4:	4b1d      	ldr	r3, [pc, #116]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cfd6:	719a      	strb	r2, [r3, #6]

	if (updateflag != 0)
 800cfd8:	7ffb      	ldrb	r3, [r7, #31]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d003      	beq.n	800cfe6 <Custom_Time_Update_Char+0x72>
	{
		Custom_STM_App_Update_Char(CUSTOM_STM_TIME, (uint8_t*) UpdateCharData);
 800cfde:	491b      	ldr	r1, [pc, #108]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cfe0:	2000      	movs	r0, #0
 800cfe2:	f000 fbe7 	bl	800d7b4 <Custom_STM_App_Update_Char>
	}

	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cfe6:	4b19      	ldr	r3, [pc, #100]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cfe8:	781b      	ldrb	r3, [r3, #0]
 800cfea:	461d      	mov	r5, r3
			UpdateCharData[1], UpdateCharData[2], UpdateCharData[3], UpdateCharData[4], UpdateCharData[5],
 800cfec:	4b17      	ldr	r3, [pc, #92]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cfee:	785b      	ldrb	r3, [r3, #1]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cff0:	461e      	mov	r6, r3
			UpdateCharData[1], UpdateCharData[2], UpdateCharData[3], UpdateCharData[4], UpdateCharData[5],
 800cff2:	4b16      	ldr	r3, [pc, #88]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cff4:	789b      	ldrb	r3, [r3, #2]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cff6:	461a      	mov	r2, r3
			UpdateCharData[1], UpdateCharData[2], UpdateCharData[3], UpdateCharData[4], UpdateCharData[5],
 800cff8:	4b14      	ldr	r3, [pc, #80]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800cffa:	78db      	ldrb	r3, [r3, #3]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800cffc:	4619      	mov	r1, r3
			UpdateCharData[1], UpdateCharData[2], UpdateCharData[3], UpdateCharData[4], UpdateCharData[5],
 800cffe:	4b13      	ldr	r3, [pc, #76]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800d000:	791b      	ldrb	r3, [r3, #4]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800d002:	4618      	mov	r0, r3
			UpdateCharData[1], UpdateCharData[2], UpdateCharData[3], UpdateCharData[4], UpdateCharData[5],
 800d004:	4b11      	ldr	r3, [pc, #68]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800d006:	795b      	ldrb	r3, [r3, #5]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800d008:	461c      	mov	r4, r3
			UpdateCharData[6]);
 800d00a:	4b10      	ldr	r3, [pc, #64]	@ (800d04c <Custom_Time_Update_Char+0xd8>)
 800d00c:	799b      	ldrb	r3, [r3, #6]
	sprintf(buff, "Evento 'Lettura Time' -- Dato letto: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n", UpdateCharData[0],
 800d00e:	9304      	str	r3, [sp, #16]
 800d010:	9403      	str	r4, [sp, #12]
 800d012:	9002      	str	r0, [sp, #8]
 800d014:	9101      	str	r1, [sp, #4]
 800d016:	9200      	str	r2, [sp, #0]
 800d018:	4633      	mov	r3, r6
 800d01a:	462a      	mov	r2, r5
 800d01c:	490c      	ldr	r1, [pc, #48]	@ (800d050 <Custom_Time_Update_Char+0xdc>)
 800d01e:	480d      	ldr	r0, [pc, #52]	@ (800d054 <Custom_Time_Update_Char+0xe0>)
 800d020:	f001 fb9a 	bl	800e758 <siprintf>
	APP_DBG_MSG(buff)
 800d024:	480c      	ldr	r0, [pc, #48]	@ (800d058 <Custom_Time_Update_Char+0xe4>)
 800d026:	f7fd fda9 	bl	800ab7c <DbgTraceGetFileName>
 800d02a:	4601      	mov	r1, r0
 800d02c:	f240 13c5 	movw	r3, #453	@ 0x1c5
 800d030:	4a0a      	ldr	r2, [pc, #40]	@ (800d05c <Custom_Time_Update_Char+0xe8>)
 800d032:	480b      	ldr	r0, [pc, #44]	@ (800d060 <Custom_Time_Update_Char+0xec>)
 800d034:	f001 fb18 	bl	800e668 <iprintf>
 800d038:	4806      	ldr	r0, [pc, #24]	@ (800d054 <Custom_Time_Update_Char+0xe0>)
 800d03a:	f001 fb15 	bl	800e668 <iprintf>
	return;
 800d03e:	bf00      	nop
}
 800d040:	3724      	adds	r7, #36	@ 0x24
 800d042:	46bd      	mov	sp, r7
 800d044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d046:	bf00      	nop
 800d048:	200001e0 	.word	0x200001e0
 800d04c:	2000151c 	.word	0x2000151c
 800d050:	08010a3c 	.word	0x08010a3c
 800d054:	2000191c 	.word	0x2000191c
 800d058:	080108d4 	.word	0x080108d4
 800d05c:	08011584 	.word	0x08011584
 800d060:	080108f4 	.word	0x080108f4

0800d064 <Custom_Time_Write_char>:

void Custom_Time_Write_char(uint8_t *CharData)
{
 800d064:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d066:	b08f      	sub	sp, #60	@ 0x3c
 800d068:	af06      	add	r7, sp, #24
 800d06a:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef sDate =
 800d06c:	2300      	movs	r3, #0
 800d06e:	61fb      	str	r3, [r7, #28]
	{ 0 };

	RTC_TimeTypeDef sTime =
 800d070:	f107 0308 	add.w	r3, r7, #8
 800d074:	2200      	movs	r2, #0
 800d076:	601a      	str	r2, [r3, #0]
 800d078:	605a      	str	r2, [r3, #4]
 800d07a:	609a      	str	r2, [r3, #8]
 800d07c:	60da      	str	r2, [r3, #12]
 800d07e:	611a      	str	r2, [r3, #16]
	{ 0 };

	sDate.Year = CharData[0];
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	781b      	ldrb	r3, [r3, #0]
 800d084:	77fb      	strb	r3, [r7, #31]
	sDate.Month = CharData[1];
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	785b      	ldrb	r3, [r3, #1]
 800d08a:	777b      	strb	r3, [r7, #29]
	sDate.Date = CharData[2];
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	789b      	ldrb	r3, [r3, #2]
 800d090:	77bb      	strb	r3, [r7, #30]
	sDate.WeekDay = CharData[3];
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	78db      	ldrb	r3, [r3, #3]
 800d096:	773b      	strb	r3, [r7, #28]

	sTime.Hours = CharData[4];
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	791b      	ldrb	r3, [r3, #4]
 800d09c:	723b      	strb	r3, [r7, #8]
	sTime.Minutes = CharData[5];
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	795b      	ldrb	r3, [r3, #5]
 800d0a2:	727b      	strb	r3, [r7, #9]
	sTime.Seconds = CharData[6];
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	799b      	ldrb	r3, [r3, #6]
 800d0a8:	72bb      	strb	r3, [r7, #10]

	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 800d0aa:	f107 031c 	add.w	r3, r7, #28
 800d0ae:	2201      	movs	r2, #1
 800d0b0:	4619      	mov	r1, r3
 800d0b2:	4820      	ldr	r0, [pc, #128]	@ (800d134 <Custom_Time_Write_char+0xd0>)
 800d0b4:	f7f8 fe55 	bl	8005d62 <HAL_RTC_SetDate>
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800d0b8:	f107 0308 	add.w	r3, r7, #8
 800d0bc:	2201      	movs	r2, #1
 800d0be:	4619      	mov	r1, r3
 800d0c0:	481c      	ldr	r0, [pc, #112]	@ (800d134 <Custom_Time_Write_char+0xd0>)
 800d0c2:	f7f8 fd51 	bl	8005b68 <HAL_RTC_SetTime>

	sprintf(buff,
			"Evento 'CUSTOM_STM_TIME_CHAR_WRITE_NO_RESP_EVT' -- Calendario Inviato: 20%02X/%02X/%02X %02X %02X:%02X:%02X \n",
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d0ca:	461d      	mov	r5, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	3301      	adds	r3, #1
 800d0d0:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d0d2:	461e      	mov	r6, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	3302      	adds	r3, #2
 800d0d8:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d0da:	461a      	mov	r2, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	3303      	adds	r3, #3
 800d0e0:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d0e2:	4619      	mov	r1, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	3304      	adds	r3, #4
 800d0e8:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d0ea:	4618      	mov	r0, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	3305      	adds	r3, #5
 800d0f0:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d0f2:	461c      	mov	r4, r3
			CharData[0], CharData[1], CharData[2], CharData[3], CharData[4], CharData[5], CharData[6]);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	3306      	adds	r3, #6
 800d0f8:	781b      	ldrb	r3, [r3, #0]
	sprintf(buff,
 800d0fa:	9304      	str	r3, [sp, #16]
 800d0fc:	9403      	str	r4, [sp, #12]
 800d0fe:	9002      	str	r0, [sp, #8]
 800d100:	9101      	str	r1, [sp, #4]
 800d102:	9200      	str	r2, [sp, #0]
 800d104:	4633      	mov	r3, r6
 800d106:	462a      	mov	r2, r5
 800d108:	490b      	ldr	r1, [pc, #44]	@ (800d138 <Custom_Time_Write_char+0xd4>)
 800d10a:	480c      	ldr	r0, [pc, #48]	@ (800d13c <Custom_Time_Write_char+0xd8>)
 800d10c:	f001 fb24 	bl	800e758 <siprintf>
	APP_DBG_MSG(buff)
 800d110:	480b      	ldr	r0, [pc, #44]	@ (800d140 <Custom_Time_Write_char+0xdc>)
 800d112:	f7fd fd33 	bl	800ab7c <DbgTraceGetFileName>
 800d116:	4601      	mov	r1, r0
 800d118:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800d11c:	4a09      	ldr	r2, [pc, #36]	@ (800d144 <Custom_Time_Write_char+0xe0>)
 800d11e:	480a      	ldr	r0, [pc, #40]	@ (800d148 <Custom_Time_Write_char+0xe4>)
 800d120:	f001 faa2 	bl	800e668 <iprintf>
 800d124:	4805      	ldr	r0, [pc, #20]	@ (800d13c <Custom_Time_Write_char+0xd8>)
 800d126:	f001 fa9f 	bl	800e668 <iprintf>

}
 800d12a:	bf00      	nop
 800d12c:	3724      	adds	r7, #36	@ 0x24
 800d12e:	46bd      	mov	sp, r7
 800d130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d132:	bf00      	nop
 800d134:	200001e0 	.word	0x200001e0
 800d138:	08010a88 	.word	0x08010a88
 800d13c:	2000191c 	.word	0x2000191c
 800d140:	080108d4 	.word	0x080108d4
 800d144:	0801159c 	.word	0x0801159c
 800d148:	080108f4 	.word	0x080108f4

0800d14c <Custom_APP_FrequencyCallBack_ISR>:

void Custom_APP_FrequencyCallBack_ISR(void)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	af00      	add	r7, sp, #0
	UTIL_SEQ_SetTask(1 << CFG_TASK_SRV_FREQ_NOTIFY_ID, CFG_SCH_PRIO_0);
 800d150:	2100      	movs	r1, #0
 800d152:	2004      	movs	r0, #4
 800d154:	f001 f89c 	bl	800e290 <UTIL_SEQ_SetTask>
}
 800d158:	bf00      	nop
 800d15a:	bd80      	pop	{r7, pc}

0800d15c <Custom_APP_DutyCycleCallBack_ISR>:
void Custom_APP_DutyCycleCallBack_ISR(void)
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	af00      	add	r7, sp, #0
	UTIL_SEQ_SetTask(1 << CFG_TASK_SRV_DUTY_NOTIFY_ID, CFG_SCH_PRIO_0);
 800d160:	2100      	movs	r1, #0
 800d162:	2008      	movs	r0, #8
 800d164:	f001 f894 	bl	800e290 <UTIL_SEQ_SetTask>
}
 800d168:	bf00      	nop
 800d16a:	bd80      	pop	{r7, pc}

0800d16c <aci_gatt_allow_read>:
 *          parameter is the connection-oriented channel index)
 * @return Value indicating success or error code.
 */
__STATIC_INLINE
tBleStatus aci_gatt_allow_read( uint16_t Connection_Handle )
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b082      	sub	sp, #8
 800d170:	af00      	add	r7, sp, #0
 800d172:	4603      	mov	r3, r0
 800d174:	80fb      	strh	r3, [r7, #6]
  return aci_gatt_permit_read( Connection_Handle, 0, 0, 0 );
 800d176:	88f8      	ldrh	r0, [r7, #6]
 800d178:	2300      	movs	r3, #0
 800d17a:	2200      	movs	r2, #0
 800d17c:	2100      	movs	r1, #0
 800d17e:	f7fc fb33 	bl	80097e8 <aci_gatt_permit_read>
 800d182:	4603      	mov	r3, r0
}
 800d184:	4618      	mov	r0, r3
 800d186:	3708      	adds	r7, #8
 800d188:	46bd      	mov	sp, r7
 800d18a:	bd80      	pop	{r7, pc}

0800d18c <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b08e      	sub	sp, #56	@ 0x38
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
	Custom_STM_App_Notification_evt_t Notification;
	/* USER CODE BEGIN Custom_STM_Event_Handler_1 */

	/* USER CODE END Custom_STM_Event_Handler_1 */

	return_value = SVCCTL_EvtNotAck;
 800d194:	2300      	movs	r3, #0
 800d196:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	event_pckt = (hci_event_pckt*) (((hci_uart_pckt*) Event)->data);
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	3301      	adds	r3, #1
 800d19e:	633b      	str	r3, [r7, #48]	@ 0x30

	switch (event_pckt->evt)
 800d1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1a2:	781b      	ldrb	r3, [r3, #0]
 800d1a4:	2bff      	cmp	r3, #255	@ 0xff
 800d1a6:	f040 8111 	bne.w	800d3cc <Custom_STM_Event_Handler+0x240>
	{
	case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
		blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800d1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1ac:	3302      	adds	r3, #2
 800d1ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
		switch (blecore_evt->ecode)
 800d1b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1b2:	881b      	ldrh	r3, [r3, #0]
 800d1b4:	b29b      	uxth	r3, r3
 800d1b6:	f6a3 4301 	subw	r3, r3, #3073	@ 0xc01
 800d1ba:	2b1a      	cmp	r3, #26
 800d1bc:	f200 8100 	bhi.w	800d3c0 <Custom_STM_Event_Handler+0x234>
 800d1c0:	a201      	add	r2, pc, #4	@ (adr r2, 800d1c8 <Custom_STM_Event_Handler+0x3c>)
 800d1c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1c6:	bf00      	nop
 800d1c8:	0800d235 	.word	0x0800d235
 800d1cc:	0800d3c1 	.word	0x0800d3c1
 800d1d0:	0800d3c1 	.word	0x0800d3c1
 800d1d4:	0800d3c1 	.word	0x0800d3c1
 800d1d8:	0800d3c1 	.word	0x0800d3c1
 800d1dc:	0800d3c1 	.word	0x0800d3c1
 800d1e0:	0800d3c1 	.word	0x0800d3c1
 800d1e4:	0800d3c1 	.word	0x0800d3c1
 800d1e8:	0800d3c1 	.word	0x0800d3c1
 800d1ec:	0800d3c1 	.word	0x0800d3c1
 800d1f0:	0800d3c1 	.word	0x0800d3c1
 800d1f4:	0800d3c1 	.word	0x0800d3c1
 800d1f8:	0800d3c1 	.word	0x0800d3c1
 800d1fc:	0800d3c1 	.word	0x0800d3c1
 800d200:	0800d3c1 	.word	0x0800d3c1
 800d204:	0800d3c1 	.word	0x0800d3c1
 800d208:	0800d3c1 	.word	0x0800d3c1
 800d20c:	0800d3c1 	.word	0x0800d3c1
 800d210:	0800d3c1 	.word	0x0800d3c1
 800d214:	0800d301 	.word	0x0800d301
 800d218:	0800d3c1 	.word	0x0800d3c1
 800d21c:	0800d3c1 	.word	0x0800d3c1
 800d220:	0800d3c1 	.word	0x0800d3c1
 800d224:	0800d3c1 	.word	0x0800d3c1
 800d228:	0800d3c1 	.word	0x0800d3c1
 800d22c:	0800d3c1 	.word	0x0800d3c1
 800d230:	0800d3a3 	.word	0x0800d3a3
		{
		case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
			/* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */

			/* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_BEGIN */
			attribute_modified =
 800d234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d236:	3302      	adds	r3, #2
 800d238:	623b      	str	r3, [r7, #32]
					(aci_gatt_attribute_modified_event_rp0*) blecore_evt->data;
			if (attribute_modified->Attr_Handle
 800d23a:	6a3b      	ldr	r3, [r7, #32]
 800d23c:	885b      	ldrh	r3, [r3, #2]
 800d23e:	b29b      	uxth	r3, r3
 800d240:	461a      	mov	r2, r3
					== (CustomContext.CustomFrequencyHdle
 800d242:	4b66      	ldr	r3, [pc, #408]	@ (800d3dc <Custom_STM_Event_Handler+0x250>)
 800d244:	88db      	ldrh	r3, [r3, #6]
							+ CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 800d246:	3302      	adds	r3, #2
			if (attribute_modified->Attr_Handle
 800d248:	429a      	cmp	r2, r3
 800d24a:	d119      	bne.n	800d280 <Custom_STM_Event_Handler+0xf4>
			{
				return_value = SVCCTL_EvtAckFlowEnable;
 800d24c:	2301      	movs	r3, #1
 800d24e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				/* USER CODE BEGIN CUSTOM_STM_Service_2_Char_1 */

				/* USER CODE END CUSTOM_STM_Service_2_Char_1 */
				switch (attribute_modified->Attr_Data[0])
 800d252:	6a3b      	ldr	r3, [r7, #32]
 800d254:	7a1b      	ldrb	r3, [r3, #8]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d002      	beq.n	800d260 <Custom_STM_Event_Handler+0xd4>
 800d25a:	2b01      	cmp	r3, #1
 800d25c:	d008      	beq.n	800d270 <Custom_STM_Event_Handler+0xe4>

				default:
					/* USER CODE BEGIN CUSTOM_STM_Service_2_Char_1_default */

					/* USER CODE END CUSTOM_STM_Service_2_Char_1_default */
					break;
 800d25e:	e04e      	b.n	800d2fe <Custom_STM_Event_Handler+0x172>
					Notification.Custom_Evt_Opcode =
 800d260:	2304      	movs	r3, #4
 800d262:	733b      	strb	r3, [r7, #12]
					Custom_STM_App_Notification(&Notification);
 800d264:	f107 030c 	add.w	r3, r7, #12
 800d268:	4618      	mov	r0, r3
 800d26a:	f7ff fc2d 	bl	800cac8 <Custom_STM_App_Notification>
					break;
 800d26e:	e046      	b.n	800d2fe <Custom_STM_Event_Handler+0x172>
					Notification.Custom_Evt_Opcode =
 800d270:	2303      	movs	r3, #3
 800d272:	733b      	strb	r3, [r7, #12]
					Custom_STM_App_Notification(&Notification);
 800d274:	f107 030c 	add.w	r3, r7, #12
 800d278:	4618      	mov	r0, r3
 800d27a:	f7ff fc25 	bl	800cac8 <Custom_STM_App_Notification>
					break;
 800d27e:	e03e      	b.n	800d2fe <Custom_STM_Event_Handler+0x172>
				}
			} /* if (attribute_modified->Attr_Handle == (CustomContext.CustomFrequencyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

			else if (attribute_modified->Attr_Handle
 800d280:	6a3b      	ldr	r3, [r7, #32]
 800d282:	885b      	ldrh	r3, [r3, #2]
 800d284:	b29b      	uxth	r3, r3
 800d286:	461a      	mov	r2, r3
					== (CustomContext.CustomDuty_CycleHdle
 800d288:	4b54      	ldr	r3, [pc, #336]	@ (800d3dc <Custom_STM_Event_Handler+0x250>)
 800d28a:	891b      	ldrh	r3, [r3, #8]
							+ CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 800d28c:	3302      	adds	r3, #2
			else if (attribute_modified->Attr_Handle
 800d28e:	429a      	cmp	r2, r3
 800d290:	d119      	bne.n	800d2c6 <Custom_STM_Event_Handler+0x13a>
			{
				return_value = SVCCTL_EvtAckFlowEnable;
 800d292:	2301      	movs	r3, #1
 800d294:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				/* USER CODE BEGIN CUSTOM_STM_Service_2_Char_2 */

				/* USER CODE END CUSTOM_STM_Service_2_Char_2 */
				switch (attribute_modified->Attr_Data[0])
 800d298:	6a3b      	ldr	r3, [r7, #32]
 800d29a:	7a1b      	ldrb	r3, [r3, #8]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d002      	beq.n	800d2a6 <Custom_STM_Event_Handler+0x11a>
 800d2a0:	2b01      	cmp	r3, #1
 800d2a2:	d008      	beq.n	800d2b6 <Custom_STM_Event_Handler+0x12a>

				default:
					/* USER CODE BEGIN CUSTOM_STM_Service_2_Char_2_default */

					/* USER CODE END CUSTOM_STM_Service_2_Char_2_default */
					break;
 800d2a4:	e02b      	b.n	800d2fe <Custom_STM_Event_Handler+0x172>
					Notification.Custom_Evt_Opcode =
 800d2a6:	2307      	movs	r3, #7
 800d2a8:	733b      	strb	r3, [r7, #12]
					Custom_STM_App_Notification(&Notification);
 800d2aa:	f107 030c 	add.w	r3, r7, #12
 800d2ae:	4618      	mov	r0, r3
 800d2b0:	f7ff fc0a 	bl	800cac8 <Custom_STM_App_Notification>
					break;
 800d2b4:	e023      	b.n	800d2fe <Custom_STM_Event_Handler+0x172>
					Notification.Custom_Evt_Opcode =
 800d2b6:	2306      	movs	r3, #6
 800d2b8:	733b      	strb	r3, [r7, #12]
					Custom_STM_App_Notification(&Notification);
 800d2ba:	f107 030c 	add.w	r3, r7, #12
 800d2be:	4618      	mov	r0, r3
 800d2c0:	f7ff fc02 	bl	800cac8 <Custom_STM_App_Notification>
					break;
 800d2c4:	e01b      	b.n	800d2fe <Custom_STM_Event_Handler+0x172>
				}
			} /* if (attribute_modified->Attr_Handle == (CustomContext.CustomDuty_CycleHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))*/

			else if (attribute_modified->Attr_Handle
 800d2c6:	6a3b      	ldr	r3, [r7, #32]
 800d2c8:	885b      	ldrh	r3, [r3, #2]
 800d2ca:	b29b      	uxth	r3, r3
 800d2cc:	461a      	mov	r2, r3
					== (CustomContext.CustomTimeHdle
 800d2ce:	4b43      	ldr	r3, [pc, #268]	@ (800d3dc <Custom_STM_Event_Handler+0x250>)
 800d2d0:	885b      	ldrh	r3, [r3, #2]
							+ CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800d2d2:	3301      	adds	r3, #1
			else if (attribute_modified->Attr_Handle
 800d2d4:	429a      	cmp	r2, r3
 800d2d6:	d175      	bne.n	800d3c4 <Custom_STM_Event_Handler+0x238>
			{
				return_value = SVCCTL_EvtAckFlowEnable;
 800d2d8:	2301      	movs	r3, #1
 800d2da:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				/* USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
				Notification.Custom_Evt_Opcode =
 800d2de:	2301      	movs	r3, #1
 800d2e0:	733b      	strb	r3, [r7, #12]
						CUSTOM_STM_TIME_WRITE_NO_RESP_EVT;
				Notification.DataTransfered.Length =
						attribute_modified->Attr_Data_Length;
 800d2e2:	6a3b      	ldr	r3, [r7, #32]
 800d2e4:	88db      	ldrh	r3, [r3, #6]
 800d2e6:	b29b      	uxth	r3, r3
				Notification.DataTransfered.Length =
 800d2e8:	b2db      	uxtb	r3, r3
 800d2ea:	753b      	strb	r3, [r7, #20]
				Notification.DataTransfered.pPayload =
						attribute_modified->Attr_Data;
 800d2ec:	6a3b      	ldr	r3, [r7, #32]
 800d2ee:	3308      	adds	r3, #8
				Notification.DataTransfered.pPayload =
 800d2f0:	613b      	str	r3, [r7, #16]
				Custom_STM_App_Notification(&Notification);
 800d2f2:	f107 030c 	add.w	r3, r7, #12
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	f7ff fbe6 	bl	800cac8 <Custom_STM_App_Notification>
				/* USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE */
			} /* if (attribute_modified->Attr_Handle == (CustomContext.CustomTimeHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
			/* USER CODE BEGIN EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */

			/* USER CODE END EVT_BLUE_GATT_ATTRIBUTE_MODIFIED_END */
			break;
 800d2fc:	e062      	b.n	800d3c4 <Custom_STM_Event_Handler+0x238>
 800d2fe:	e061      	b.n	800d3c4 <Custom_STM_Event_Handler+0x238>

		case ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE:
			/* USER CODE BEGIN EVT_BLUE_GATT_READ_PERMIT_REQ_BEGIN */

			/* USER CODE END EVT_BLUE_GATT_READ_PERMIT_REQ_BEGIN */
			read_req = (aci_gatt_read_permit_req_event_rp0*) blecore_evt->data;
 800d300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d302:	3302      	adds	r3, #2
 800d304:	627b      	str	r3, [r7, #36]	@ 0x24
			if (read_req->Attribute_Handle
 800d306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d308:	885b      	ldrh	r3, [r3, #2]
 800d30a:	b29b      	uxth	r3, r3
 800d30c:	461a      	mov	r2, r3
					== (CustomContext.CustomTimeHdle
 800d30e:	4b33      	ldr	r3, [pc, #204]	@ (800d3dc <Custom_STM_Event_Handler+0x250>)
 800d310:	885b      	ldrh	r3, [r3, #2]
							+ CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800d312:	3301      	adds	r3, #1
			if (read_req->Attribute_Handle
 800d314:	429a      	cmp	r2, r3
 800d316:	d110      	bne.n	800d33a <Custom_STM_Event_Handler+0x1ae>
			{
				return_value = SVCCTL_EvtAckFlowEnable;
 800d318:	2301      	movs	r3, #1
 800d31a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				/*USER CODE BEGIN CUSTOM_STM_Service_1_Char_1_ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE_1 */
				Notification.Custom_Evt_Opcode = CUSTOM_STM_TIME_READ_EVT;
 800d31e:	2300      	movs	r3, #0
 800d320:	733b      	strb	r3, [r7, #12]
				Custom_STM_App_Notification(&Notification);
 800d322:	f107 030c 	add.w	r3, r7, #12
 800d326:	4618      	mov	r0, r3
 800d328:	f7ff fbce 	bl	800cac8 <Custom_STM_App_Notification>
				/*USER CODE END CUSTOM_STM_Service_1_Char_1_ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE_1*/
				aci_gatt_allow_read(read_req->Connection_Handle);
 800d32c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d32e:	881b      	ldrh	r3, [r3, #0]
 800d330:	b29b      	uxth	r3, r3
 800d332:	4618      	mov	r0, r3
 800d334:	f7ff ff1a 	bl	800d16c <aci_gatt_allow_read>
				/*USER CODE END CUSTOM_STM_Service_2_Char_2_ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE_2*/
			} /* if (read_req->Attribute_Handle == (CustomContext.CustomDuty_CycleHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))*/
			/* USER CODE BEGIN EVT_BLUE_GATT_READ_PERMIT_REQ_END */

			/* USER CODE END EVT_BLUE_GATT_READ_PERMIT_REQ_END */
			break;
 800d338:	e046      	b.n	800d3c8 <Custom_STM_Event_Handler+0x23c>
			else if (read_req->Attribute_Handle
 800d33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d33c:	885b      	ldrh	r3, [r3, #2]
 800d33e:	b29b      	uxth	r3, r3
 800d340:	461a      	mov	r2, r3
					== (CustomContext.CustomFrequencyHdle
 800d342:	4b26      	ldr	r3, [pc, #152]	@ (800d3dc <Custom_STM_Event_Handler+0x250>)
 800d344:	88db      	ldrh	r3, [r3, #6]
							+ CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800d346:	3301      	adds	r3, #1
			else if (read_req->Attribute_Handle
 800d348:	429a      	cmp	r2, r3
 800d34a:	d110      	bne.n	800d36e <Custom_STM_Event_Handler+0x1e2>
				return_value = SVCCTL_EvtAckFlowEnable;
 800d34c:	2301      	movs	r3, #1
 800d34e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				Notification.Custom_Evt_Opcode = CUSTOM_STM_FREQUENCY_READ_EVT;
 800d352:	2302      	movs	r3, #2
 800d354:	733b      	strb	r3, [r7, #12]
				Custom_STM_App_Notification(&Notification);
 800d356:	f107 030c 	add.w	r3, r7, #12
 800d35a:	4618      	mov	r0, r3
 800d35c:	f7ff fbb4 	bl	800cac8 <Custom_STM_App_Notification>
				aci_gatt_allow_read(read_req->Connection_Handle);
 800d360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d362:	881b      	ldrh	r3, [r3, #0]
 800d364:	b29b      	uxth	r3, r3
 800d366:	4618      	mov	r0, r3
 800d368:	f7ff ff00 	bl	800d16c <aci_gatt_allow_read>
			break;
 800d36c:	e02c      	b.n	800d3c8 <Custom_STM_Event_Handler+0x23c>
			else if (read_req->Attribute_Handle
 800d36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d370:	885b      	ldrh	r3, [r3, #2]
 800d372:	b29b      	uxth	r3, r3
 800d374:	461a      	mov	r2, r3
					== (CustomContext.CustomDuty_CycleHdle
 800d376:	4b19      	ldr	r3, [pc, #100]	@ (800d3dc <Custom_STM_Event_Handler+0x250>)
 800d378:	891b      	ldrh	r3, [r3, #8]
							+ CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800d37a:	3301      	adds	r3, #1
			else if (read_req->Attribute_Handle
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d123      	bne.n	800d3c8 <Custom_STM_Event_Handler+0x23c>
				return_value = SVCCTL_EvtAckFlowEnable;
 800d380:	2301      	movs	r3, #1
 800d382:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				Notification.Custom_Evt_Opcode = CUSTOM_STM_DUTY_CYCLE_READ_EVT;
 800d386:	2305      	movs	r3, #5
 800d388:	733b      	strb	r3, [r7, #12]
				Custom_STM_App_Notification(&Notification);
 800d38a:	f107 030c 	add.w	r3, r7, #12
 800d38e:	4618      	mov	r0, r3
 800d390:	f7ff fb9a 	bl	800cac8 <Custom_STM_App_Notification>
				aci_gatt_allow_read(read_req->Connection_Handle);
 800d394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d396:	881b      	ldrh	r3, [r3, #0]
 800d398:	b29b      	uxth	r3, r3
 800d39a:	4618      	mov	r0, r3
 800d39c:	f7ff fee6 	bl	800d16c <aci_gatt_allow_read>
			break;
 800d3a0:	e012      	b.n	800d3c8 <Custom_STM_Event_Handler+0x23c>
		case ACI_GATT_NOTIFICATION_COMPLETE_VSEVT_CODE:
		{
			/* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */

			/* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_BEGIN */
			notification_complete =
 800d3a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3a4:	3302      	adds	r3, #2
 800d3a6:	62bb      	str	r3, [r7, #40]	@ 0x28
					(aci_gatt_notification_complete_event_rp0*) blecore_evt->data;
			Notification.Custom_Evt_Opcode =
 800d3a8:	2308      	movs	r3, #8
 800d3aa:	733b      	strb	r3, [r7, #12]
					CUSTOM_STM_NOTIFICATION_COMPLETE_EVT;
			Notification.AttrHandle = notification_complete->Attr_Handle;
 800d3ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3ae:	881b      	ldrh	r3, [r3, #0]
 800d3b0:	b29b      	uxth	r3, r3
 800d3b2:	83bb      	strh	r3, [r7, #28]
			Custom_STM_App_Notification(&Notification);
 800d3b4:	f107 030c 	add.w	r3, r7, #12
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f7ff fb85 	bl	800cac8 <Custom_STM_App_Notification>
			/* USER CODE BEGIN EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */

			/* USER CODE END EVT_BLUE_GATT_NOTIFICATION_COMPLETE_END */
			break;
 800d3be:	e004      	b.n	800d3ca <Custom_STM_Event_Handler+0x23e>
			/* USER CODE END BLECORE_EVT */
		default:
			/* USER CODE BEGIN EVT_DEFAULT */

			/* USER CODE END EVT_DEFAULT */
			break;
 800d3c0:	bf00      	nop
 800d3c2:	e004      	b.n	800d3ce <Custom_STM_Event_Handler+0x242>
			break;
 800d3c4:	bf00      	nop
 800d3c6:	e002      	b.n	800d3ce <Custom_STM_Event_Handler+0x242>
			break;
 800d3c8:	bf00      	nop
		}
		/* USER CODE BEGIN EVT_VENDOR*/

		/* USER CODE END EVT_VENDOR*/
		break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800d3ca:	e000      	b.n	800d3ce <Custom_STM_Event_Handler+0x242>

	default:
		/* USER CODE BEGIN EVENT_PCKT*/

		/* USER CODE END EVENT_PCKT*/
		break;
 800d3cc:	bf00      	nop

	/* USER CODE BEGIN Custom_STM_Event_Handler_2 */

	/* USER CODE END Custom_STM_Event_Handler_2 */

	return (return_value);
 800d3ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}/* end Custom_STM_Event_Handler */
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	3738      	adds	r7, #56	@ 0x38
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	bf00      	nop
 800d3dc:	200019e4 	.word	0x200019e4

0800d3e0 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b08c      	sub	sp, #48	@ 0x30
 800d3e4:	af06      	add	r7, sp, #24

	Char_UUID_t uuid;
	tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d3e6:	2392      	movs	r3, #146	@ 0x92
 800d3e8:	75fb      	strb	r3, [r7, #23]
	/* USER CODE END SVCCTL_InitCustomSvc_1 */

	/**
	 *  Register the event handler to the BLE controller
	 */
	SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 800d3ea:	48a1      	ldr	r0, [pc, #644]	@ (800d670 <SVCCTL_InitCustomSvc+0x290>)
 800d3ec:	f7fc fd3e 	bl	8009e6c <SVCCTL_RegisterSvcHandler>
	 *                              = 3
	 *
	 * This value doesn't take into account number of descriptors manually added
	 * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
	 */
	max_attr_record = 3;
 800d3f0:	2303      	movs	r3, #3
 800d3f2:	75bb      	strb	r3, [r7, #22]
	/* USER CODE BEGIN SVCCTL_InitService1 */
	/* max_attr_record to be updated if descriptors have been added */

	/* USER CODE END SVCCTL_InitService1 */

	COPY_GENERAL_UUID(uuid.Char_UUID_128);
 800d3f4:	238f      	movs	r3, #143	@ 0x8f
 800d3f6:	713b      	strb	r3, [r7, #4]
 800d3f8:	23e5      	movs	r3, #229	@ 0xe5
 800d3fa:	717b      	strb	r3, [r7, #5]
 800d3fc:	23b3      	movs	r3, #179	@ 0xb3
 800d3fe:	71bb      	strb	r3, [r7, #6]
 800d400:	23d5      	movs	r3, #213	@ 0xd5
 800d402:	71fb      	strb	r3, [r7, #7]
 800d404:	232e      	movs	r3, #46	@ 0x2e
 800d406:	723b      	strb	r3, [r7, #8]
 800d408:	237f      	movs	r3, #127	@ 0x7f
 800d40a:	727b      	strb	r3, [r7, #9]
 800d40c:	234a      	movs	r3, #74	@ 0x4a
 800d40e:	72bb      	strb	r3, [r7, #10]
 800d410:	2398      	movs	r3, #152	@ 0x98
 800d412:	72fb      	strb	r3, [r7, #11]
 800d414:	232a      	movs	r3, #42	@ 0x2a
 800d416:	733b      	strb	r3, [r7, #12]
 800d418:	2348      	movs	r3, #72	@ 0x48
 800d41a:	737b      	strb	r3, [r7, #13]
 800d41c:	237a      	movs	r3, #122	@ 0x7a
 800d41e:	73bb      	strb	r3, [r7, #14]
 800d420:	23cc      	movs	r3, #204	@ 0xcc
 800d422:	73fb      	strb	r3, [r7, #15]
 800d424:	2340      	movs	r3, #64	@ 0x40
 800d426:	743b      	strb	r3, [r7, #16]
 800d428:	23fe      	movs	r3, #254	@ 0xfe
 800d42a:	747b      	strb	r3, [r7, #17]
 800d42c:	2300      	movs	r3, #0
 800d42e:	74bb      	strb	r3, [r7, #18]
 800d430:	2300      	movs	r3, #0
 800d432:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_service(UUID_TYPE_128, (Service_UUID_t*) &uuid,
 800d434:	7dbb      	ldrb	r3, [r7, #22]
 800d436:	1d39      	adds	r1, r7, #4
 800d438:	4a8e      	ldr	r2, [pc, #568]	@ (800d674 <SVCCTL_InitCustomSvc+0x294>)
 800d43a:	9200      	str	r2, [sp, #0]
 800d43c:	2201      	movs	r2, #1
 800d43e:	2002      	movs	r0, #2
 800d440:	f7fb fef6 	bl	8009230 <aci_gatt_add_service>
 800d444:	4603      	mov	r3, r0
 800d446:	75fb      	strb	r3, [r7, #23]
	PRIMARY_SERVICE, max_attr_record, &(CustomContext.CustomGeneralHdle));
	if (ret != BLE_STATUS_SUCCESS)
 800d448:	7dfb      	ldrb	r3, [r7, #23]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d00f      	beq.n	800d46e <SVCCTL_InitCustomSvc+0x8e>
	{
		APP_DBG_MSG("  Fail   : aci_gatt_add_service command: GENERAL, error code: 0x%x \n\r", ret)
 800d44e:	488a      	ldr	r0, [pc, #552]	@ (800d678 <SVCCTL_InitCustomSvc+0x298>)
 800d450:	f7fd fb94 	bl	800ab7c <DbgTraceGetFileName>
 800d454:	4601      	mov	r1, r0
 800d456:	f240 13ad 	movw	r3, #429	@ 0x1ad
 800d45a:	4a88      	ldr	r2, [pc, #544]	@ (800d67c <SVCCTL_InitCustomSvc+0x29c>)
 800d45c:	4888      	ldr	r0, [pc, #544]	@ (800d680 <SVCCTL_InitCustomSvc+0x2a0>)
 800d45e:	f001 f903 	bl	800e668 <iprintf>
 800d462:	7dfb      	ldrb	r3, [r7, #23]
 800d464:	4619      	mov	r1, r3
 800d466:	4887      	ldr	r0, [pc, #540]	@ (800d684 <SVCCTL_InitCustomSvc+0x2a4>)
 800d468:	f001 f8fe 	bl	800e668 <iprintf>
 800d46c:	e00f      	b.n	800d48e <SVCCTL_InitCustomSvc+0xae>
		;
	}
	else
	{
		APP_DBG_MSG("  Success: aci_gatt_add_service command: GENERAL , handle = 0x%04x \n\r", CustomContext.CustomGeneralHdle)
 800d46e:	4882      	ldr	r0, [pc, #520]	@ (800d678 <SVCCTL_InitCustomSvc+0x298>)
 800d470:	f7fd fb84 	bl	800ab7c <DbgTraceGetFileName>
 800d474:	4601      	mov	r1, r0
 800d476:	f44f 73d9 	mov.w	r3, #434	@ 0x1b2
 800d47a:	4a80      	ldr	r2, [pc, #512]	@ (800d67c <SVCCTL_InitCustomSvc+0x29c>)
 800d47c:	4880      	ldr	r0, [pc, #512]	@ (800d680 <SVCCTL_InitCustomSvc+0x2a0>)
 800d47e:	f001 f8f3 	bl	800e668 <iprintf>
 800d482:	4b7c      	ldr	r3, [pc, #496]	@ (800d674 <SVCCTL_InitCustomSvc+0x294>)
 800d484:	881b      	ldrh	r3, [r3, #0]
 800d486:	4619      	mov	r1, r3
 800d488:	487f      	ldr	r0, [pc, #508]	@ (800d688 <SVCCTL_InitCustomSvc+0x2a8>)
 800d48a:	f001 f8ed 	bl	800e668 <iprintf>
	}

	/**
	 *  TIME
	 */
	COPY_TIME_UUID(uuid.Char_UUID_128);
 800d48e:	2319      	movs	r3, #25
 800d490:	713b      	strb	r3, [r7, #4]
 800d492:	23ed      	movs	r3, #237	@ 0xed
 800d494:	717b      	strb	r3, [r7, #5]
 800d496:	2382      	movs	r3, #130	@ 0x82
 800d498:	71bb      	strb	r3, [r7, #6]
 800d49a:	23ae      	movs	r3, #174	@ 0xae
 800d49c:	71fb      	strb	r3, [r7, #7]
 800d49e:	23ed      	movs	r3, #237	@ 0xed
 800d4a0:	723b      	strb	r3, [r7, #8]
 800d4a2:	2321      	movs	r3, #33	@ 0x21
 800d4a4:	727b      	strb	r3, [r7, #9]
 800d4a6:	234c      	movs	r3, #76	@ 0x4c
 800d4a8:	72bb      	strb	r3, [r7, #10]
 800d4aa:	239d      	movs	r3, #157	@ 0x9d
 800d4ac:	72fb      	strb	r3, [r7, #11]
 800d4ae:	2341      	movs	r3, #65	@ 0x41
 800d4b0:	733b      	strb	r3, [r7, #12]
 800d4b2:	2345      	movs	r3, #69	@ 0x45
 800d4b4:	737b      	strb	r3, [r7, #13]
 800d4b6:	2322      	movs	r3, #34	@ 0x22
 800d4b8:	73bb      	strb	r3, [r7, #14]
 800d4ba:	238e      	movs	r3, #142	@ 0x8e
 800d4bc:	73fb      	strb	r3, [r7, #15]
 800d4be:	2341      	movs	r3, #65	@ 0x41
 800d4c0:	743b      	strb	r3, [r7, #16]
 800d4c2:	23fe      	movs	r3, #254	@ 0xfe
 800d4c4:	747b      	strb	r3, [r7, #17]
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	74bb      	strb	r3, [r7, #18]
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_char(CustomContext.CustomGeneralHdle,
 800d4ce:	4b69      	ldr	r3, [pc, #420]	@ (800d674 <SVCCTL_InitCustomSvc+0x294>)
 800d4d0:	8818      	ldrh	r0, [r3, #0]
 800d4d2:	4b6e      	ldr	r3, [pc, #440]	@ (800d68c <SVCCTL_InitCustomSvc+0x2ac>)
 800d4d4:	881b      	ldrh	r3, [r3, #0]
 800d4d6:	1d3a      	adds	r2, r7, #4
 800d4d8:	496d      	ldr	r1, [pc, #436]	@ (800d690 <SVCCTL_InitCustomSvc+0x2b0>)
 800d4da:	9105      	str	r1, [sp, #20]
 800d4dc:	2100      	movs	r1, #0
 800d4de:	9104      	str	r1, [sp, #16]
 800d4e0:	2110      	movs	r1, #16
 800d4e2:	9103      	str	r1, [sp, #12]
 800d4e4:	2105      	movs	r1, #5
 800d4e6:	9102      	str	r1, [sp, #8]
 800d4e8:	2100      	movs	r1, #0
 800d4ea:	9101      	str	r1, [sp, #4]
 800d4ec:	2106      	movs	r1, #6
 800d4ee:	9100      	str	r1, [sp, #0]
 800d4f0:	2102      	movs	r1, #2
 800d4f2:	f7fb ff73 	bl	80093dc <aci_gatt_add_char>
 800d4f6:	4603      	mov	r3, r0
 800d4f8:	75fb      	strb	r3, [r7, #23]
	CHAR_PROP_READ | CHAR_PROP_WRITE_WITHOUT_RESP,
	ATTR_PERMISSION_NONE,
	GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
			0x10,
			CHAR_VALUE_LEN_CONSTANT, &(CustomContext.CustomTimeHdle));
	if (ret != BLE_STATUS_SUCCESS)
 800d4fa:	7dfb      	ldrb	r3, [r7, #23]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d00f      	beq.n	800d520 <SVCCTL_InitCustomSvc+0x140>
	{
		APP_DBG_MSG("  Fail   : aci_gatt_add_char command   : TIME, error code: 0x%x \n\r", ret)
 800d500:	485d      	ldr	r0, [pc, #372]	@ (800d678 <SVCCTL_InitCustomSvc+0x298>)
 800d502:	f7fd fb3b 	bl	800ab7c <DbgTraceGetFileName>
 800d506:	4601      	mov	r1, r0
 800d508:	f240 13c3 	movw	r3, #451	@ 0x1c3
 800d50c:	4a5b      	ldr	r2, [pc, #364]	@ (800d67c <SVCCTL_InitCustomSvc+0x29c>)
 800d50e:	485c      	ldr	r0, [pc, #368]	@ (800d680 <SVCCTL_InitCustomSvc+0x2a0>)
 800d510:	f001 f8aa 	bl	800e668 <iprintf>
 800d514:	7dfb      	ldrb	r3, [r7, #23]
 800d516:	4619      	mov	r1, r3
 800d518:	485e      	ldr	r0, [pc, #376]	@ (800d694 <SVCCTL_InitCustomSvc+0x2b4>)
 800d51a:	f001 f8a5 	bl	800e668 <iprintf>
 800d51e:	e00f      	b.n	800d540 <SVCCTL_InitCustomSvc+0x160>
		;
	}
	else
	{
		APP_DBG_MSG("  Success: aci_gatt_add_char command   : TIME , handle = 0x%04x \n\r", CustomContext.CustomTimeHdle)
 800d520:	4855      	ldr	r0, [pc, #340]	@ (800d678 <SVCCTL_InitCustomSvc+0x298>)
 800d522:	f7fd fb2b 	bl	800ab7c <DbgTraceGetFileName>
 800d526:	4601      	mov	r1, r0
 800d528:	f44f 73e4 	mov.w	r3, #456	@ 0x1c8
 800d52c:	4a53      	ldr	r2, [pc, #332]	@ (800d67c <SVCCTL_InitCustomSvc+0x29c>)
 800d52e:	4854      	ldr	r0, [pc, #336]	@ (800d680 <SVCCTL_InitCustomSvc+0x2a0>)
 800d530:	f001 f89a 	bl	800e668 <iprintf>
 800d534:	4b4f      	ldr	r3, [pc, #316]	@ (800d674 <SVCCTL_InitCustomSvc+0x294>)
 800d536:	885b      	ldrh	r3, [r3, #2]
 800d538:	4619      	mov	r1, r3
 800d53a:	4857      	ldr	r0, [pc, #348]	@ (800d698 <SVCCTL_InitCustomSvc+0x2b8>)
 800d53c:	f001 f894 	bl	800e668 <iprintf>
	 *                              = 7
	 *
	 * This value doesn't take into account number of descriptors manually added
	 * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
	 */
	max_attr_record = 7;
 800d540:	2307      	movs	r3, #7
 800d542:	75bb      	strb	r3, [r7, #22]
	/* USER CODE BEGIN SVCCTL_InitService2 */
	/* max_attr_record to be updated if descriptors have been added */

	/* USER CODE END SVCCTL_InitService2 */

	COPY_PWM_UUID(uuid.Char_UUID_128);
 800d544:	238f      	movs	r3, #143	@ 0x8f
 800d546:	713b      	strb	r3, [r7, #4]
 800d548:	23e5      	movs	r3, #229	@ 0xe5
 800d54a:	717b      	strb	r3, [r7, #5]
 800d54c:	23b3      	movs	r3, #179	@ 0xb3
 800d54e:	71bb      	strb	r3, [r7, #6]
 800d550:	23d5      	movs	r3, #213	@ 0xd5
 800d552:	71fb      	strb	r3, [r7, #7]
 800d554:	232e      	movs	r3, #46	@ 0x2e
 800d556:	723b      	strb	r3, [r7, #8]
 800d558:	237f      	movs	r3, #127	@ 0x7f
 800d55a:	727b      	strb	r3, [r7, #9]
 800d55c:	234a      	movs	r3, #74	@ 0x4a
 800d55e:	72bb      	strb	r3, [r7, #10]
 800d560:	2398      	movs	r3, #152	@ 0x98
 800d562:	72fb      	strb	r3, [r7, #11]
 800d564:	232a      	movs	r3, #42	@ 0x2a
 800d566:	733b      	strb	r3, [r7, #12]
 800d568:	2348      	movs	r3, #72	@ 0x48
 800d56a:	737b      	strb	r3, [r7, #13]
 800d56c:	237a      	movs	r3, #122	@ 0x7a
 800d56e:	73bb      	strb	r3, [r7, #14]
 800d570:	23cc      	movs	r3, #204	@ 0xcc
 800d572:	73fb      	strb	r3, [r7, #15]
 800d574:	2360      	movs	r3, #96	@ 0x60
 800d576:	743b      	strb	r3, [r7, #16]
 800d578:	23fe      	movs	r3, #254	@ 0xfe
 800d57a:	747b      	strb	r3, [r7, #17]
 800d57c:	2300      	movs	r3, #0
 800d57e:	74bb      	strb	r3, [r7, #18]
 800d580:	2300      	movs	r3, #0
 800d582:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_service(UUID_TYPE_128, (Service_UUID_t*) &uuid,
 800d584:	7dbb      	ldrb	r3, [r7, #22]
 800d586:	1d39      	adds	r1, r7, #4
 800d588:	4a44      	ldr	r2, [pc, #272]	@ (800d69c <SVCCTL_InitCustomSvc+0x2bc>)
 800d58a:	9200      	str	r2, [sp, #0]
 800d58c:	2201      	movs	r2, #1
 800d58e:	2002      	movs	r0, #2
 800d590:	f7fb fe4e 	bl	8009230 <aci_gatt_add_service>
 800d594:	4603      	mov	r3, r0
 800d596:	75fb      	strb	r3, [r7, #23]
	PRIMARY_SERVICE, max_attr_record, &(CustomContext.CustomPwmHdle));
	if (ret != BLE_STATUS_SUCCESS)
 800d598:	7dfb      	ldrb	r3, [r7, #23]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d00f      	beq.n	800d5be <SVCCTL_InitCustomSvc+0x1de>
	{
		APP_DBG_MSG("  Fail   : aci_gatt_add_service command: PWM, error code: 0x%x \n\r", ret)
 800d59e:	4836      	ldr	r0, [pc, #216]	@ (800d678 <SVCCTL_InitCustomSvc+0x298>)
 800d5a0:	f7fd faec 	bl	800ab7c <DbgTraceGetFileName>
 800d5a4:	4601      	mov	r1, r0
 800d5a6:	f240 13eb 	movw	r3, #491	@ 0x1eb
 800d5aa:	4a34      	ldr	r2, [pc, #208]	@ (800d67c <SVCCTL_InitCustomSvc+0x29c>)
 800d5ac:	4834      	ldr	r0, [pc, #208]	@ (800d680 <SVCCTL_InitCustomSvc+0x2a0>)
 800d5ae:	f001 f85b 	bl	800e668 <iprintf>
 800d5b2:	7dfb      	ldrb	r3, [r7, #23]
 800d5b4:	4619      	mov	r1, r3
 800d5b6:	483a      	ldr	r0, [pc, #232]	@ (800d6a0 <SVCCTL_InitCustomSvc+0x2c0>)
 800d5b8:	f001 f856 	bl	800e668 <iprintf>
 800d5bc:	e00f      	b.n	800d5de <SVCCTL_InitCustomSvc+0x1fe>
		;
	}
	else
	{
		APP_DBG_MSG("  Success: aci_gatt_add_service command: PWM , handle = 0x%04x \n\r", CustomContext.CustomPwmHdle)
 800d5be:	482e      	ldr	r0, [pc, #184]	@ (800d678 <SVCCTL_InitCustomSvc+0x298>)
 800d5c0:	f7fd fadc 	bl	800ab7c <DbgTraceGetFileName>
 800d5c4:	4601      	mov	r1, r0
 800d5c6:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 800d5ca:	4a2c      	ldr	r2, [pc, #176]	@ (800d67c <SVCCTL_InitCustomSvc+0x29c>)
 800d5cc:	482c      	ldr	r0, [pc, #176]	@ (800d680 <SVCCTL_InitCustomSvc+0x2a0>)
 800d5ce:	f001 f84b 	bl	800e668 <iprintf>
 800d5d2:	4b28      	ldr	r3, [pc, #160]	@ (800d674 <SVCCTL_InitCustomSvc+0x294>)
 800d5d4:	889b      	ldrh	r3, [r3, #4]
 800d5d6:	4619      	mov	r1, r3
 800d5d8:	4832      	ldr	r0, [pc, #200]	@ (800d6a4 <SVCCTL_InitCustomSvc+0x2c4>)
 800d5da:	f001 f845 	bl	800e668 <iprintf>
	}

	/**
	 *  FREQUENCY
	 */
	COPY_FREQUENCY_UUID(uuid.Char_UUID_128);
 800d5de:	2319      	movs	r3, #25
 800d5e0:	713b      	strb	r3, [r7, #4]
 800d5e2:	23ed      	movs	r3, #237	@ 0xed
 800d5e4:	717b      	strb	r3, [r7, #5]
 800d5e6:	2382      	movs	r3, #130	@ 0x82
 800d5e8:	71bb      	strb	r3, [r7, #6]
 800d5ea:	23ae      	movs	r3, #174	@ 0xae
 800d5ec:	71fb      	strb	r3, [r7, #7]
 800d5ee:	23ed      	movs	r3, #237	@ 0xed
 800d5f0:	723b      	strb	r3, [r7, #8]
 800d5f2:	2321      	movs	r3, #33	@ 0x21
 800d5f4:	727b      	strb	r3, [r7, #9]
 800d5f6:	234c      	movs	r3, #76	@ 0x4c
 800d5f8:	72bb      	strb	r3, [r7, #10]
 800d5fa:	239d      	movs	r3, #157	@ 0x9d
 800d5fc:	72fb      	strb	r3, [r7, #11]
 800d5fe:	2341      	movs	r3, #65	@ 0x41
 800d600:	733b      	strb	r3, [r7, #12]
 800d602:	2345      	movs	r3, #69	@ 0x45
 800d604:	737b      	strb	r3, [r7, #13]
 800d606:	2322      	movs	r3, #34	@ 0x22
 800d608:	73bb      	strb	r3, [r7, #14]
 800d60a:	238e      	movs	r3, #142	@ 0x8e
 800d60c:	73fb      	strb	r3, [r7, #15]
 800d60e:	2361      	movs	r3, #97	@ 0x61
 800d610:	743b      	strb	r3, [r7, #16]
 800d612:	23fe      	movs	r3, #254	@ 0xfe
 800d614:	747b      	strb	r3, [r7, #17]
 800d616:	2300      	movs	r3, #0
 800d618:	74bb      	strb	r3, [r7, #18]
 800d61a:	2300      	movs	r3, #0
 800d61c:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_char(CustomContext.CustomPwmHdle,
 800d61e:	4b15      	ldr	r3, [pc, #84]	@ (800d674 <SVCCTL_InitCustomSvc+0x294>)
 800d620:	8898      	ldrh	r0, [r3, #4]
 800d622:	4b21      	ldr	r3, [pc, #132]	@ (800d6a8 <SVCCTL_InitCustomSvc+0x2c8>)
 800d624:	881b      	ldrh	r3, [r3, #0]
 800d626:	1d3a      	adds	r2, r7, #4
 800d628:	4920      	ldr	r1, [pc, #128]	@ (800d6ac <SVCCTL_InitCustomSvc+0x2cc>)
 800d62a:	9105      	str	r1, [sp, #20]
 800d62c:	2100      	movs	r1, #0
 800d62e:	9104      	str	r1, [sp, #16]
 800d630:	2110      	movs	r1, #16
 800d632:	9103      	str	r1, [sp, #12]
 800d634:	2105      	movs	r1, #5
 800d636:	9102      	str	r1, [sp, #8]
 800d638:	2100      	movs	r1, #0
 800d63a:	9101      	str	r1, [sp, #4]
 800d63c:	2112      	movs	r1, #18
 800d63e:	9100      	str	r1, [sp, #0]
 800d640:	2102      	movs	r1, #2
 800d642:	f7fb fecb 	bl	80093dc <aci_gatt_add_char>
 800d646:	4603      	mov	r3, r0
 800d648:	75fb      	strb	r3, [r7, #23]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY,
	ATTR_PERMISSION_NONE,
	GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
			0x10,
			CHAR_VALUE_LEN_CONSTANT, &(CustomContext.CustomFrequencyHdle));
	if (ret != BLE_STATUS_SUCCESS)
 800d64a:	7dfb      	ldrb	r3, [r7, #23]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d031      	beq.n	800d6b4 <SVCCTL_InitCustomSvc+0x2d4>
	{
		APP_DBG_MSG("  Fail   : aci_gatt_add_char command   : FREQUENCY, error code: 0x%x \n\r", ret)
 800d650:	4809      	ldr	r0, [pc, #36]	@ (800d678 <SVCCTL_InitCustomSvc+0x298>)
 800d652:	f7fd fa93 	bl	800ab7c <DbgTraceGetFileName>
 800d656:	4601      	mov	r1, r0
 800d658:	f240 2301 	movw	r3, #513	@ 0x201
 800d65c:	4a07      	ldr	r2, [pc, #28]	@ (800d67c <SVCCTL_InitCustomSvc+0x29c>)
 800d65e:	4808      	ldr	r0, [pc, #32]	@ (800d680 <SVCCTL_InitCustomSvc+0x2a0>)
 800d660:	f001 f802 	bl	800e668 <iprintf>
 800d664:	7dfb      	ldrb	r3, [r7, #23]
 800d666:	4619      	mov	r1, r3
 800d668:	4811      	ldr	r0, [pc, #68]	@ (800d6b0 <SVCCTL_InitCustomSvc+0x2d0>)
 800d66a:	f000 fffd 	bl	800e668 <iprintf>
 800d66e:	e031      	b.n	800d6d4 <SVCCTL_InitCustomSvc+0x2f4>
 800d670:	0800d18d 	.word	0x0800d18d
 800d674:	200019e4 	.word	0x200019e4
 800d678:	08010af8 	.word	0x08010af8
 800d67c:	080115b4 	.word	0x080115b4
 800d680:	08010b18 	.word	0x08010b18
 800d684:	08010b2c 	.word	0x08010b2c
 800d688:	08010b74 	.word	0x08010b74
 800d68c:	20000028 	.word	0x20000028
 800d690:	200019e6 	.word	0x200019e6
 800d694:	08010bbc 	.word	0x08010bbc
 800d698:	08010c00 	.word	0x08010c00
 800d69c:	200019e8 	.word	0x200019e8
 800d6a0:	08010c44 	.word	0x08010c44
 800d6a4:	08010c88 	.word	0x08010c88
 800d6a8:	2000002a 	.word	0x2000002a
 800d6ac:	200019ea 	.word	0x200019ea
 800d6b0:	08010ccc 	.word	0x08010ccc
		;
	}
	else
	{
		APP_DBG_MSG("  Success: aci_gatt_add_char command   : FREQUENCY , handle = 0x%04x \n\r", CustomContext.CustomFrequencyHdle)
 800d6b4:	4836      	ldr	r0, [pc, #216]	@ (800d790 <SVCCTL_InitCustomSvc+0x3b0>)
 800d6b6:	f7fd fa61 	bl	800ab7c <DbgTraceGetFileName>
 800d6ba:	4601      	mov	r1, r0
 800d6bc:	f240 2306 	movw	r3, #518	@ 0x206
 800d6c0:	4a34      	ldr	r2, [pc, #208]	@ (800d794 <SVCCTL_InitCustomSvc+0x3b4>)
 800d6c2:	4835      	ldr	r0, [pc, #212]	@ (800d798 <SVCCTL_InitCustomSvc+0x3b8>)
 800d6c4:	f000 ffd0 	bl	800e668 <iprintf>
 800d6c8:	4b34      	ldr	r3, [pc, #208]	@ (800d79c <SVCCTL_InitCustomSvc+0x3bc>)
 800d6ca:	88db      	ldrh	r3, [r3, #6]
 800d6cc:	4619      	mov	r1, r3
 800d6ce:	4834      	ldr	r0, [pc, #208]	@ (800d7a0 <SVCCTL_InitCustomSvc+0x3c0>)
 800d6d0:	f000 ffca 	bl	800e668 <iprintf>

	/* USER CODE END SVCCTL_Init_Service2_Char1 */
	/**
	 *  DUTY_CYCLE
	 */
	COPY_DUTY_CYCLE_UUID(uuid.Char_UUID_128);
 800d6d4:	2319      	movs	r3, #25
 800d6d6:	713b      	strb	r3, [r7, #4]
 800d6d8:	23ed      	movs	r3, #237	@ 0xed
 800d6da:	717b      	strb	r3, [r7, #5]
 800d6dc:	2382      	movs	r3, #130	@ 0x82
 800d6de:	71bb      	strb	r3, [r7, #6]
 800d6e0:	23ae      	movs	r3, #174	@ 0xae
 800d6e2:	71fb      	strb	r3, [r7, #7]
 800d6e4:	23ed      	movs	r3, #237	@ 0xed
 800d6e6:	723b      	strb	r3, [r7, #8]
 800d6e8:	2321      	movs	r3, #33	@ 0x21
 800d6ea:	727b      	strb	r3, [r7, #9]
 800d6ec:	234c      	movs	r3, #76	@ 0x4c
 800d6ee:	72bb      	strb	r3, [r7, #10]
 800d6f0:	239d      	movs	r3, #157	@ 0x9d
 800d6f2:	72fb      	strb	r3, [r7, #11]
 800d6f4:	2341      	movs	r3, #65	@ 0x41
 800d6f6:	733b      	strb	r3, [r7, #12]
 800d6f8:	2345      	movs	r3, #69	@ 0x45
 800d6fa:	737b      	strb	r3, [r7, #13]
 800d6fc:	2322      	movs	r3, #34	@ 0x22
 800d6fe:	73bb      	strb	r3, [r7, #14]
 800d700:	238e      	movs	r3, #142	@ 0x8e
 800d702:	73fb      	strb	r3, [r7, #15]
 800d704:	2362      	movs	r3, #98	@ 0x62
 800d706:	743b      	strb	r3, [r7, #16]
 800d708:	23fe      	movs	r3, #254	@ 0xfe
 800d70a:	747b      	strb	r3, [r7, #17]
 800d70c:	2300      	movs	r3, #0
 800d70e:	74bb      	strb	r3, [r7, #18]
 800d710:	2300      	movs	r3, #0
 800d712:	74fb      	strb	r3, [r7, #19]
	ret = aci_gatt_add_char(CustomContext.CustomPwmHdle,
 800d714:	4b21      	ldr	r3, [pc, #132]	@ (800d79c <SVCCTL_InitCustomSvc+0x3bc>)
 800d716:	8898      	ldrh	r0, [r3, #4]
 800d718:	4b22      	ldr	r3, [pc, #136]	@ (800d7a4 <SVCCTL_InitCustomSvc+0x3c4>)
 800d71a:	881b      	ldrh	r3, [r3, #0]
 800d71c:	1d3a      	adds	r2, r7, #4
 800d71e:	4922      	ldr	r1, [pc, #136]	@ (800d7a8 <SVCCTL_InitCustomSvc+0x3c8>)
 800d720:	9105      	str	r1, [sp, #20]
 800d722:	2100      	movs	r1, #0
 800d724:	9104      	str	r1, [sp, #16]
 800d726:	2110      	movs	r1, #16
 800d728:	9103      	str	r1, [sp, #12]
 800d72a:	2105      	movs	r1, #5
 800d72c:	9102      	str	r1, [sp, #8]
 800d72e:	2100      	movs	r1, #0
 800d730:	9101      	str	r1, [sp, #4]
 800d732:	2112      	movs	r1, #18
 800d734:	9100      	str	r1, [sp, #0]
 800d736:	2102      	movs	r1, #2
 800d738:	f7fb fe50 	bl	80093dc <aci_gatt_add_char>
 800d73c:	4603      	mov	r3, r0
 800d73e:	75fb      	strb	r3, [r7, #23]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY,
	ATTR_PERMISSION_NONE,
	GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
			0x10,
			CHAR_VALUE_LEN_CONSTANT, &(CustomContext.CustomDuty_CycleHdle));
	if (ret != BLE_STATUS_SUCCESS)
 800d740:	7dfb      	ldrb	r3, [r7, #23]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d00f      	beq.n	800d766 <SVCCTL_InitCustomSvc+0x386>
	{
		APP_DBG_MSG("  Fail   : aci_gatt_add_char command   : DUTY_CYCLE, error code: 0x%x \n\r", ret)
 800d746:	4812      	ldr	r0, [pc, #72]	@ (800d790 <SVCCTL_InitCustomSvc+0x3b0>)
 800d748:	f7fd fa18 	bl	800ab7c <DbgTraceGetFileName>
 800d74c:	4601      	mov	r1, r0
 800d74e:	f240 231b 	movw	r3, #539	@ 0x21b
 800d752:	4a10      	ldr	r2, [pc, #64]	@ (800d794 <SVCCTL_InitCustomSvc+0x3b4>)
 800d754:	4810      	ldr	r0, [pc, #64]	@ (800d798 <SVCCTL_InitCustomSvc+0x3b8>)
 800d756:	f000 ff87 	bl	800e668 <iprintf>
 800d75a:	7dfb      	ldrb	r3, [r7, #23]
 800d75c:	4619      	mov	r1, r3
 800d75e:	4813      	ldr	r0, [pc, #76]	@ (800d7ac <SVCCTL_InitCustomSvc+0x3cc>)
 800d760:	f000 ff82 	bl	800e668 <iprintf>

	/* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

	/* USER CODE END SVCCTL_InitCustomSvc_2 */

	return;
 800d764:	e010      	b.n	800d788 <SVCCTL_InitCustomSvc+0x3a8>
		APP_DBG_MSG("  Success: aci_gatt_add_char command   : DUTY_CYCLE , handle = 0x%04x \n\r", CustomContext.CustomDuty_CycleHdle)
 800d766:	480a      	ldr	r0, [pc, #40]	@ (800d790 <SVCCTL_InitCustomSvc+0x3b0>)
 800d768:	f7fd fa08 	bl	800ab7c <DbgTraceGetFileName>
 800d76c:	4601      	mov	r1, r0
 800d76e:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800d772:	4a08      	ldr	r2, [pc, #32]	@ (800d794 <SVCCTL_InitCustomSvc+0x3b4>)
 800d774:	4808      	ldr	r0, [pc, #32]	@ (800d798 <SVCCTL_InitCustomSvc+0x3b8>)
 800d776:	f000 ff77 	bl	800e668 <iprintf>
 800d77a:	4b08      	ldr	r3, [pc, #32]	@ (800d79c <SVCCTL_InitCustomSvc+0x3bc>)
 800d77c:	891b      	ldrh	r3, [r3, #8]
 800d77e:	4619      	mov	r1, r3
 800d780:	480b      	ldr	r0, [pc, #44]	@ (800d7b0 <SVCCTL_InitCustomSvc+0x3d0>)
 800d782:	f000 ff71 	bl	800e668 <iprintf>
	return;
 800d786:	bf00      	nop
}
 800d788:	3718      	adds	r7, #24
 800d78a:	46bd      	mov	sp, r7
 800d78c:	bd80      	pop	{r7, pc}
 800d78e:	bf00      	nop
 800d790:	08010af8 	.word	0x08010af8
 800d794:	080115b4 	.word	0x080115b4
 800d798:	08010b18 	.word	0x08010b18
 800d79c:	200019e4 	.word	0x200019e4
 800d7a0:	08010d14 	.word	0x08010d14
 800d7a4:	2000002c 	.word	0x2000002c
 800d7a8:	200019ec 	.word	0x200019ec
 800d7ac:	08010d5c 	.word	0x08010d5c
 800d7b0:	08010da8 	.word	0x08010da8

0800d7b4 <Custom_STM_App_Update_Char>:
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode,
		uint8_t *pPayload)
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b086      	sub	sp, #24
 800d7b8:	af02      	add	r7, sp, #8
 800d7ba:	4603      	mov	r3, r0
 800d7bc:	6039      	str	r1, [r7, #0]
 800d7be:	71fb      	strb	r3, [r7, #7]
	tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d7c0:	2392      	movs	r3, #146	@ 0x92
 800d7c2:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

	/* USER CODE END Custom_STM_App_Update_Char_1 */

	switch (CharOpcode)
 800d7c4:	79fb      	ldrb	r3, [r7, #7]
 800d7c6:	2b02      	cmp	r3, #2
 800d7c8:	d067      	beq.n	800d89a <Custom_STM_App_Update_Char+0xe6>
 800d7ca:	2b02      	cmp	r3, #2
 800d7cc:	f300 8095 	bgt.w	800d8fa <Custom_STM_App_Update_Char+0x146>
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d002      	beq.n	800d7da <Custom_STM_App_Update_Char+0x26>
 800d7d4:	2b01      	cmp	r3, #1
 800d7d6:	d030      	beq.n	800d83a <Custom_STM_App_Update_Char+0x86>

		/* USER CODE END CUSTOM_STM_App_Update_Service_2_Char_2*/
		break;

	default:
		break;
 800d7d8:	e08f      	b.n	800d8fa <Custom_STM_App_Update_Char+0x146>
		ret = aci_gatt_update_char_value(CustomContext.CustomGeneralHdle,
 800d7da:	4b4b      	ldr	r3, [pc, #300]	@ (800d908 <Custom_STM_App_Update_Char+0x154>)
 800d7dc:	8818      	ldrh	r0, [r3, #0]
 800d7de:	4b4a      	ldr	r3, [pc, #296]	@ (800d908 <Custom_STM_App_Update_Char+0x154>)
 800d7e0:	8859      	ldrh	r1, [r3, #2]
 800d7e2:	4b4a      	ldr	r3, [pc, #296]	@ (800d90c <Custom_STM_App_Update_Char+0x158>)
 800d7e4:	881b      	ldrh	r3, [r3, #0]
 800d7e6:	b2da      	uxtb	r2, r3
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	9300      	str	r3, [sp, #0]
 800d7ec:	4613      	mov	r3, r2
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	f7fb fefc 	bl	80095ec <aci_gatt_update_char_value>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	73fb      	strb	r3, [r7, #15]
		if (ret != BLE_STATUS_SUCCESS)
 800d7f8:	7bfb      	ldrb	r3, [r7, #15]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d00f      	beq.n	800d81e <Custom_STM_App_Update_Char+0x6a>
			APP_DBG_MSG("  Fail   : aci_gatt_update_char_value TIME command, result : 0x%x \n\r", ret)
 800d7fe:	4844      	ldr	r0, [pc, #272]	@ (800d910 <Custom_STM_App_Update_Char+0x15c>)
 800d800:	f7fd f9bc 	bl	800ab7c <DbgTraceGetFileName>
 800d804:	4601      	mov	r1, r0
 800d806:	f44f 7312 	mov.w	r3, #584	@ 0x248
 800d80a:	4a42      	ldr	r2, [pc, #264]	@ (800d914 <Custom_STM_App_Update_Char+0x160>)
 800d80c:	4842      	ldr	r0, [pc, #264]	@ (800d918 <Custom_STM_App_Update_Char+0x164>)
 800d80e:	f000 ff2b 	bl	800e668 <iprintf>
 800d812:	7bfb      	ldrb	r3, [r7, #15]
 800d814:	4619      	mov	r1, r3
 800d816:	4841      	ldr	r0, [pc, #260]	@ (800d91c <Custom_STM_App_Update_Char+0x168>)
 800d818:	f000 ff26 	bl	800e668 <iprintf>
		break;
 800d81c:	e06e      	b.n	800d8fc <Custom_STM_App_Update_Char+0x148>
			APP_DBG_MSG("  Success: aci_gatt_update_char_value TIME command\n\r")
 800d81e:	483c      	ldr	r0, [pc, #240]	@ (800d910 <Custom_STM_App_Update_Char+0x15c>)
 800d820:	f7fd f9ac 	bl	800ab7c <DbgTraceGetFileName>
 800d824:	4601      	mov	r1, r0
 800d826:	f240 234d 	movw	r3, #589	@ 0x24d
 800d82a:	4a3a      	ldr	r2, [pc, #232]	@ (800d914 <Custom_STM_App_Update_Char+0x160>)
 800d82c:	483a      	ldr	r0, [pc, #232]	@ (800d918 <Custom_STM_App_Update_Char+0x164>)
 800d82e:	f000 ff1b 	bl	800e668 <iprintf>
 800d832:	483b      	ldr	r0, [pc, #236]	@ (800d920 <Custom_STM_App_Update_Char+0x16c>)
 800d834:	f000 ff18 	bl	800e668 <iprintf>
		break;
 800d838:	e060      	b.n	800d8fc <Custom_STM_App_Update_Char+0x148>
		ret = aci_gatt_update_char_value(CustomContext.CustomPwmHdle,
 800d83a:	4b33      	ldr	r3, [pc, #204]	@ (800d908 <Custom_STM_App_Update_Char+0x154>)
 800d83c:	8898      	ldrh	r0, [r3, #4]
 800d83e:	4b32      	ldr	r3, [pc, #200]	@ (800d908 <Custom_STM_App_Update_Char+0x154>)
 800d840:	88d9      	ldrh	r1, [r3, #6]
 800d842:	4b38      	ldr	r3, [pc, #224]	@ (800d924 <Custom_STM_App_Update_Char+0x170>)
 800d844:	881b      	ldrh	r3, [r3, #0]
 800d846:	b2da      	uxtb	r2, r3
 800d848:	683b      	ldr	r3, [r7, #0]
 800d84a:	9300      	str	r3, [sp, #0]
 800d84c:	4613      	mov	r3, r2
 800d84e:	2200      	movs	r2, #0
 800d850:	f7fb fecc 	bl	80095ec <aci_gatt_update_char_value>
 800d854:	4603      	mov	r3, r0
 800d856:	73fb      	strb	r3, [r7, #15]
		if (ret != BLE_STATUS_SUCCESS)
 800d858:	7bfb      	ldrb	r3, [r7, #15]
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d00f      	beq.n	800d87e <Custom_STM_App_Update_Char+0xca>
			APP_DBG_MSG("  Fail   : aci_gatt_update_char_value FREQUENCY command, result : 0x%x \n\r", ret)
 800d85e:	482c      	ldr	r0, [pc, #176]	@ (800d910 <Custom_STM_App_Update_Char+0x15c>)
 800d860:	f7fd f98c 	bl	800ab7c <DbgTraceGetFileName>
 800d864:	4601      	mov	r1, r0
 800d866:	f44f 7317 	mov.w	r3, #604	@ 0x25c
 800d86a:	4a2a      	ldr	r2, [pc, #168]	@ (800d914 <Custom_STM_App_Update_Char+0x160>)
 800d86c:	482a      	ldr	r0, [pc, #168]	@ (800d918 <Custom_STM_App_Update_Char+0x164>)
 800d86e:	f000 fefb 	bl	800e668 <iprintf>
 800d872:	7bfb      	ldrb	r3, [r7, #15]
 800d874:	4619      	mov	r1, r3
 800d876:	482c      	ldr	r0, [pc, #176]	@ (800d928 <Custom_STM_App_Update_Char+0x174>)
 800d878:	f000 fef6 	bl	800e668 <iprintf>
		break;
 800d87c:	e03e      	b.n	800d8fc <Custom_STM_App_Update_Char+0x148>
			APP_DBG_MSG("  Success: aci_gatt_update_char_value FREQUENCY command\n\r")
 800d87e:	4824      	ldr	r0, [pc, #144]	@ (800d910 <Custom_STM_App_Update_Char+0x15c>)
 800d880:	f7fd f97c 	bl	800ab7c <DbgTraceGetFileName>
 800d884:	4601      	mov	r1, r0
 800d886:	f240 2361 	movw	r3, #609	@ 0x261
 800d88a:	4a22      	ldr	r2, [pc, #136]	@ (800d914 <Custom_STM_App_Update_Char+0x160>)
 800d88c:	4822      	ldr	r0, [pc, #136]	@ (800d918 <Custom_STM_App_Update_Char+0x164>)
 800d88e:	f000 feeb 	bl	800e668 <iprintf>
 800d892:	4826      	ldr	r0, [pc, #152]	@ (800d92c <Custom_STM_App_Update_Char+0x178>)
 800d894:	f000 fee8 	bl	800e668 <iprintf>
		break;
 800d898:	e030      	b.n	800d8fc <Custom_STM_App_Update_Char+0x148>
		ret = aci_gatt_update_char_value(CustomContext.CustomPwmHdle,
 800d89a:	4b1b      	ldr	r3, [pc, #108]	@ (800d908 <Custom_STM_App_Update_Char+0x154>)
 800d89c:	8898      	ldrh	r0, [r3, #4]
 800d89e:	4b1a      	ldr	r3, [pc, #104]	@ (800d908 <Custom_STM_App_Update_Char+0x154>)
 800d8a0:	8919      	ldrh	r1, [r3, #8]
 800d8a2:	4b23      	ldr	r3, [pc, #140]	@ (800d930 <Custom_STM_App_Update_Char+0x17c>)
 800d8a4:	881b      	ldrh	r3, [r3, #0]
 800d8a6:	b2da      	uxtb	r2, r3
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	9300      	str	r3, [sp, #0]
 800d8ac:	4613      	mov	r3, r2
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	f7fb fe9c 	bl	80095ec <aci_gatt_update_char_value>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	73fb      	strb	r3, [r7, #15]
		if (ret != BLE_STATUS_SUCCESS)
 800d8b8:	7bfb      	ldrb	r3, [r7, #15]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d00f      	beq.n	800d8de <Custom_STM_App_Update_Char+0x12a>
			APP_DBG_MSG("  Fail   : aci_gatt_update_char_value DUTY_CYCLE command, result : 0x%x \n\r", ret)
 800d8be:	4814      	ldr	r0, [pc, #80]	@ (800d910 <Custom_STM_App_Update_Char+0x15c>)
 800d8c0:	f7fd f95c 	bl	800ab7c <DbgTraceGetFileName>
 800d8c4:	4601      	mov	r1, r0
 800d8c6:	f44f 731c 	mov.w	r3, #624	@ 0x270
 800d8ca:	4a12      	ldr	r2, [pc, #72]	@ (800d914 <Custom_STM_App_Update_Char+0x160>)
 800d8cc:	4812      	ldr	r0, [pc, #72]	@ (800d918 <Custom_STM_App_Update_Char+0x164>)
 800d8ce:	f000 fecb 	bl	800e668 <iprintf>
 800d8d2:	7bfb      	ldrb	r3, [r7, #15]
 800d8d4:	4619      	mov	r1, r3
 800d8d6:	4817      	ldr	r0, [pc, #92]	@ (800d934 <Custom_STM_App_Update_Char+0x180>)
 800d8d8:	f000 fec6 	bl	800e668 <iprintf>
		break;
 800d8dc:	e00e      	b.n	800d8fc <Custom_STM_App_Update_Char+0x148>
			APP_DBG_MSG("  Success: aci_gatt_update_char_value DUTY_CYCLE command\n\r")
 800d8de:	480c      	ldr	r0, [pc, #48]	@ (800d910 <Custom_STM_App_Update_Char+0x15c>)
 800d8e0:	f7fd f94c 	bl	800ab7c <DbgTraceGetFileName>
 800d8e4:	4601      	mov	r1, r0
 800d8e6:	f240 2375 	movw	r3, #629	@ 0x275
 800d8ea:	4a0a      	ldr	r2, [pc, #40]	@ (800d914 <Custom_STM_App_Update_Char+0x160>)
 800d8ec:	480a      	ldr	r0, [pc, #40]	@ (800d918 <Custom_STM_App_Update_Char+0x164>)
 800d8ee:	f000 febb 	bl	800e668 <iprintf>
 800d8f2:	4811      	ldr	r0, [pc, #68]	@ (800d938 <Custom_STM_App_Update_Char+0x184>)
 800d8f4:	f000 feb8 	bl	800e668 <iprintf>
		break;
 800d8f8:	e000      	b.n	800d8fc <Custom_STM_App_Update_Char+0x148>
		break;
 800d8fa:	bf00      	nop

	/* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

	/* USER CODE END Custom_STM_App_Update_Char_2 */

	return ret;
 800d8fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8fe:	4618      	mov	r0, r3
 800d900:	3710      	adds	r7, #16
 800d902:	46bd      	mov	sp, r7
 800d904:	bd80      	pop	{r7, pc}
 800d906:	bf00      	nop
 800d908:	200019e4 	.word	0x200019e4
 800d90c:	20000028 	.word	0x20000028
 800d910:	08010af8 	.word	0x08010af8
 800d914:	080115cc 	.word	0x080115cc
 800d918:	08010b18 	.word	0x08010b18
 800d91c:	08010df4 	.word	0x08010df4
 800d920:	08010e3c 	.word	0x08010e3c
 800d924:	2000002a 	.word	0x2000002a
 800d928:	08010e74 	.word	0x08010e74
 800d92c:	08010ec0 	.word	0x08010ec0
 800d930:	2000002c 	.word	0x2000002c
 800d934:	08010efc 	.word	0x08010efc
 800d938:	08010f48 	.word	0x08010f48

0800d93c <LL_PWR_EnableBootC2>:
{
 800d93c:	b480      	push	{r7}
 800d93e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800d940:	4b05      	ldr	r3, [pc, #20]	@ (800d958 <LL_PWR_EnableBootC2+0x1c>)
 800d942:	68db      	ldr	r3, [r3, #12]
 800d944:	4a04      	ldr	r2, [pc, #16]	@ (800d958 <LL_PWR_EnableBootC2+0x1c>)
 800d946:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d94a:	60d3      	str	r3, [r2, #12]
}
 800d94c:	bf00      	nop
 800d94e:	46bd      	mov	sp, r7
 800d950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d954:	4770      	bx	lr
 800d956:	bf00      	nop
 800d958:	58000400 	.word	0x58000400

0800d95c <LL_C2_EXTI_EnableEvent_32_63>:
{
 800d95c:	b480      	push	{r7}
 800d95e:	b083      	sub	sp, #12
 800d960:	af00      	add	r7, sp, #0
 800d962:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800d964:	4b06      	ldr	r3, [pc, #24]	@ (800d980 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800d966:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800d96a:	4905      	ldr	r1, [pc, #20]	@ (800d980 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	4313      	orrs	r3, r2
 800d970:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 800d974:	bf00      	nop
 800d976:	370c      	adds	r7, #12
 800d978:	46bd      	mov	sp, r7
 800d97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97e:	4770      	bx	lr
 800d980:	58000800 	.word	0x58000800

0800d984 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800d984:	b480      	push	{r7}
 800d986:	b083      	sub	sp, #12
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800d98c:	4b05      	ldr	r3, [pc, #20]	@ (800d9a4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d98e:	6a1a      	ldr	r2, [r3, #32]
 800d990:	4904      	ldr	r1, [pc, #16]	@ (800d9a4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	4313      	orrs	r3, r2
 800d996:	620b      	str	r3, [r1, #32]
}
 800d998:	bf00      	nop
 800d99a:	370c      	adds	r7, #12
 800d99c:	46bd      	mov	sp, r7
 800d99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a2:	4770      	bx	lr
 800d9a4:	58000800 	.word	0x58000800

0800d9a8 <LL_AHB3_GRP1_EnableClock>:
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b085      	sub	sp, #20
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800d9b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d9b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d9b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	4313      	orrs	r3, r2
 800d9be:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800d9c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d9c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	4013      	ands	r3, r2
 800d9ca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
}
 800d9ce:	bf00      	nop
 800d9d0:	3714      	adds	r7, #20
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d8:	4770      	bx	lr

0800d9da <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800d9da:	b480      	push	{r7}
 800d9dc:	b085      	sub	sp, #20
 800d9de:	af00      	add	r7, sp, #0
 800d9e0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800d9e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d9e6:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800d9ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	4313      	orrs	r3, r2
 800d9f2:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800d9f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d9fa:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	4013      	ands	r3, r2
 800da02:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800da04:	68fb      	ldr	r3, [r7, #12]
}
 800da06:	bf00      	nop
 800da08:	3714      	adds	r7, #20
 800da0a:	46bd      	mov	sp, r7
 800da0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da10:	4770      	bx	lr

0800da12 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800da12:	b480      	push	{r7}
 800da14:	b083      	sub	sp, #12
 800da16:	af00      	add	r7, sp, #0
 800da18:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	601a      	str	r2, [r3, #0]
}
 800da26:	bf00      	nop
 800da28:	370c      	adds	r7, #12
 800da2a:	46bd      	mov	sp, r7
 800da2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da30:	4770      	bx	lr

0800da32 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800da32:	b480      	push	{r7}
 800da34:	b083      	sub	sp, #12
 800da36:	af00      	add	r7, sp, #0
 800da38:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	f043 0201 	orr.w	r2, r3, #1
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	601a      	str	r2, [r3, #0]
}
 800da46:	bf00      	nop
 800da48:	370c      	adds	r7, #12
 800da4a:	46bd      	mov	sp, r7
 800da4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da50:	4770      	bx	lr

0800da52 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800da52:	b480      	push	{r7}
 800da54:	b083      	sub	sp, #12
 800da56:	af00      	add	r7, sp, #0
 800da58:	6078      	str	r0, [r7, #4]
 800da5a:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	685a      	ldr	r2, [r3, #4]
 800da60:	683b      	ldr	r3, [r7, #0]
 800da62:	041b      	lsls	r3, r3, #16
 800da64:	43db      	mvns	r3, r3
 800da66:	401a      	ands	r2, r3
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	605a      	str	r2, [r3, #4]
}
 800da6c:	bf00      	nop
 800da6e:	370c      	adds	r7, #12
 800da70:	46bd      	mov	sp, r7
 800da72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da76:	4770      	bx	lr

0800da78 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800da78:	b480      	push	{r7}
 800da7a:	b083      	sub	sp, #12
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	6078      	str	r0, [r7, #4]
 800da80:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	685a      	ldr	r2, [r3, #4]
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	041b      	lsls	r3, r3, #16
 800da8a:	431a      	orrs	r2, r3
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	605a      	str	r2, [r3, #4]
}
 800da90:	bf00      	nop
 800da92:	370c      	adds	r7, #12
 800da94:	46bd      	mov	sp, r7
 800da96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9a:	4770      	bx	lr

0800da9c <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800da9c:	b480      	push	{r7}
 800da9e:	b083      	sub	sp, #12
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
 800daa4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	685a      	ldr	r2, [r3, #4]
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	43db      	mvns	r3, r3
 800daae:	401a      	ands	r2, r3
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	605a      	str	r2, [r3, #4]
}
 800dab4:	bf00      	nop
 800dab6:	370c      	adds	r7, #12
 800dab8:	46bd      	mov	sp, r7
 800daba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dabe:	4770      	bx	lr

0800dac0 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dac0:	b480      	push	{r7}
 800dac2:	b083      	sub	sp, #12
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
 800dac8:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	683a      	ldr	r2, [r7, #0]
 800dace:	609a      	str	r2, [r3, #8]
}
 800dad0:	bf00      	nop
 800dad2:	370c      	adds	r7, #12
 800dad4:	46bd      	mov	sp, r7
 800dad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dada:	4770      	bx	lr

0800dadc <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dadc:	b480      	push	{r7}
 800dade:	b083      	sub	sp, #12
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
 800dae4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800dae6:	683b      	ldr	r3, [r7, #0]
 800dae8:	041a      	lsls	r2, r3, #16
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	609a      	str	r2, [r3, #8]
}
 800daee:	bf00      	nop
 800daf0:	370c      	adds	r7, #12
 800daf2:	46bd      	mov	sp, r7
 800daf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf8:	4770      	bx	lr

0800dafa <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800dafa:	b480      	push	{r7}
 800dafc:	b083      	sub	sp, #12
 800dafe:	af00      	add	r7, sp, #0
 800db00:	6078      	str	r0, [r7, #4]
 800db02:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	68da      	ldr	r2, [r3, #12]
 800db08:	683b      	ldr	r3, [r7, #0]
 800db0a:	4013      	ands	r3, r2
 800db0c:	683a      	ldr	r2, [r7, #0]
 800db0e:	429a      	cmp	r2, r3
 800db10:	d101      	bne.n	800db16 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800db12:	2301      	movs	r3, #1
 800db14:	e000      	b.n	800db18 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800db16:	2300      	movs	r3, #0
}
 800db18:	4618      	mov	r0, r3
 800db1a:	370c      	adds	r7, #12
 800db1c:	46bd      	mov	sp, r7
 800db1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db22:	4770      	bx	lr

0800db24 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800db24:	b480      	push	{r7}
 800db26:	b083      	sub	sp, #12
 800db28:	af00      	add	r7, sp, #0
 800db2a:	6078      	str	r0, [r7, #4]
 800db2c:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	69da      	ldr	r2, [r3, #28]
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	4013      	ands	r3, r2
 800db36:	683a      	ldr	r2, [r7, #0]
 800db38:	429a      	cmp	r2, r3
 800db3a:	d101      	bne.n	800db40 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800db3c:	2301      	movs	r3, #1
 800db3e:	e000      	b.n	800db42 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800db40:	2300      	movs	r3, #0
}
 800db42:	4618      	mov	r0, r3
 800db44:	370c      	adds	r7, #12
 800db46:	46bd      	mov	sp, r7
 800db48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db4c:	4770      	bx	lr
	...

0800db50 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800db50:	b580      	push	{r7, lr}
 800db52:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800db54:	2102      	movs	r1, #2
 800db56:	4818      	ldr	r0, [pc, #96]	@ (800dbb8 <HW_IPCC_Rx_Handler+0x68>)
 800db58:	f7ff ffe4 	bl	800db24 <LL_C2_IPCC_IsActiveFlag_CHx>
 800db5c:	4603      	mov	r3, r0
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d008      	beq.n	800db74 <HW_IPCC_Rx_Handler+0x24>
 800db62:	4b15      	ldr	r3, [pc, #84]	@ (800dbb8 <HW_IPCC_Rx_Handler+0x68>)
 800db64:	685b      	ldr	r3, [r3, #4]
 800db66:	f003 0302 	and.w	r3, r3, #2
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d102      	bne.n	800db74 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800db6e:	f000 f925 	bl	800ddbc <HW_IPCC_SYS_EvtHandler>
 800db72:	e01e      	b.n	800dbb2 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800db74:	2101      	movs	r1, #1
 800db76:	4810      	ldr	r0, [pc, #64]	@ (800dbb8 <HW_IPCC_Rx_Handler+0x68>)
 800db78:	f7ff ffd4 	bl	800db24 <LL_C2_IPCC_IsActiveFlag_CHx>
 800db7c:	4603      	mov	r3, r0
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d008      	beq.n	800db94 <HW_IPCC_Rx_Handler+0x44>
 800db82:	4b0d      	ldr	r3, [pc, #52]	@ (800dbb8 <HW_IPCC_Rx_Handler+0x68>)
 800db84:	685b      	ldr	r3, [r3, #4]
 800db86:	f003 0301 	and.w	r3, r3, #1
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d102      	bne.n	800db94 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800db8e:	f000 f899 	bl	800dcc4 <HW_IPCC_BLE_EvtHandler>
 800db92:	e00e      	b.n	800dbb2 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800db94:	2108      	movs	r1, #8
 800db96:	4808      	ldr	r0, [pc, #32]	@ (800dbb8 <HW_IPCC_Rx_Handler+0x68>)
 800db98:	f7ff ffc4 	bl	800db24 <LL_C2_IPCC_IsActiveFlag_CHx>
 800db9c:	4603      	mov	r3, r0
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d008      	beq.n	800dbb4 <HW_IPCC_Rx_Handler+0x64>
 800dba2:	4b05      	ldr	r3, [pc, #20]	@ (800dbb8 <HW_IPCC_Rx_Handler+0x68>)
 800dba4:	685b      	ldr	r3, [r3, #4]
 800dba6:	f003 0308 	and.w	r3, r3, #8
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d102      	bne.n	800dbb4 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800dbae:	f000 f97d 	bl	800deac <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800dbb2:	bf00      	nop
 800dbb4:	bf00      	nop
}
 800dbb6:	bd80      	pop	{r7, pc}
 800dbb8:	58000c00 	.word	0x58000c00

0800dbbc <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800dbc0:	2102      	movs	r1, #2
 800dbc2:	4818      	ldr	r0, [pc, #96]	@ (800dc24 <HW_IPCC_Tx_Handler+0x68>)
 800dbc4:	f7ff ff99 	bl	800dafa <LL_C1_IPCC_IsActiveFlag_CHx>
 800dbc8:	4603      	mov	r3, r0
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d108      	bne.n	800dbe0 <HW_IPCC_Tx_Handler+0x24>
 800dbce:	4b15      	ldr	r3, [pc, #84]	@ (800dc24 <HW_IPCC_Tx_Handler+0x68>)
 800dbd0:	685b      	ldr	r3, [r3, #4]
 800dbd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d102      	bne.n	800dbe0 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800dbda:	f000 f8d3 	bl	800dd84 <HW_IPCC_SYS_CmdEvtHandler>
 800dbde:	e01e      	b.n	800dc1e <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800dbe0:	2108      	movs	r1, #8
 800dbe2:	4810      	ldr	r0, [pc, #64]	@ (800dc24 <HW_IPCC_Tx_Handler+0x68>)
 800dbe4:	f7ff ff89 	bl	800dafa <LL_C1_IPCC_IsActiveFlag_CHx>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d108      	bne.n	800dc00 <HW_IPCC_Tx_Handler+0x44>
 800dbee:	4b0d      	ldr	r3, [pc, #52]	@ (800dc24 <HW_IPCC_Tx_Handler+0x68>)
 800dbf0:	685b      	ldr	r3, [r3, #4]
 800dbf2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d102      	bne.n	800dc00 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800dbfa:	f000 f919 	bl	800de30 <HW_IPCC_MM_FreeBufHandler>
 800dbfe:	e00e      	b.n	800dc1e <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800dc00:	2120      	movs	r1, #32
 800dc02:	4808      	ldr	r0, [pc, #32]	@ (800dc24 <HW_IPCC_Tx_Handler+0x68>)
 800dc04:	f7ff ff79 	bl	800dafa <LL_C1_IPCC_IsActiveFlag_CHx>
 800dc08:	4603      	mov	r3, r0
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d108      	bne.n	800dc20 <HW_IPCC_Tx_Handler+0x64>
 800dc0e:	4b05      	ldr	r3, [pc, #20]	@ (800dc24 <HW_IPCC_Tx_Handler+0x68>)
 800dc10:	685b      	ldr	r3, [r3, #4]
 800dc12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d102      	bne.n	800dc20 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800dc1a:	f000 f85f 	bl	800dcdc <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800dc1e:	bf00      	nop
 800dc20:	bf00      	nop
}
 800dc22:	bd80      	pop	{r7, pc}
 800dc24:	58000c00 	.word	0x58000c00

0800dc28 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800dc2c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800dc30:	f7ff fed3 	bl	800d9da <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800dc34:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800dc38:	f7ff fea4 	bl	800d984 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800dc3c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800dc40:	f7ff fe8c 	bl	800d95c <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800dc44:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800dc46:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800dc48:	f7ff fe78 	bl	800d93c <LL_PWR_EnableBootC2>

  return;
 800dc4c:	bf00      	nop
}
 800dc4e:	bd80      	pop	{r7, pc}

0800dc50 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800dc50:	b580      	push	{r7, lr}
 800dc52:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800dc54:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800dc58:	f7ff fea6 	bl	800d9a8 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800dc5c:	4806      	ldr	r0, [pc, #24]	@ (800dc78 <HW_IPCC_Init+0x28>)
 800dc5e:	f7ff fee8 	bl	800da32 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800dc62:	4805      	ldr	r0, [pc, #20]	@ (800dc78 <HW_IPCC_Init+0x28>)
 800dc64:	f7ff fed5 	bl	800da12 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800dc68:	202c      	movs	r0, #44	@ 0x2c
 800dc6a:	f7f5 fb80 	bl	800336e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800dc6e:	202d      	movs	r0, #45	@ 0x2d
 800dc70:	f7f5 fb7d 	bl	800336e <HAL_NVIC_EnableIRQ>

  return;
 800dc74:	bf00      	nop
}
 800dc76:	bd80      	pop	{r7, pc}
 800dc78:	58000c00 	.word	0x58000c00

0800dc7c <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b084      	sub	sp, #16
 800dc80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc82:	f3ef 8310 	mrs	r3, PRIMASK
 800dc86:	607b      	str	r3, [r7, #4]
  return(result);
 800dc88:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800dc8a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dc8c:	b672      	cpsid	i
}
 800dc8e:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800dc90:	2101      	movs	r1, #1
 800dc92:	4806      	ldr	r0, [pc, #24]	@ (800dcac <HW_IPCC_BLE_Init+0x30>)
 800dc94:	f7ff ff02 	bl	800da9c <LL_C1_IPCC_EnableReceiveChannel>
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc9c:	68bb      	ldr	r3, [r7, #8]
 800dc9e:	f383 8810 	msr	PRIMASK, r3
}
 800dca2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800dca4:	bf00      	nop
}
 800dca6:	3710      	adds	r7, #16
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	bd80      	pop	{r7, pc}
 800dcac:	58000c00 	.word	0x58000c00

0800dcb0 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800dcb4:	2101      	movs	r1, #1
 800dcb6:	4802      	ldr	r0, [pc, #8]	@ (800dcc0 <HW_IPCC_BLE_SendCmd+0x10>)
 800dcb8:	f7ff ff10 	bl	800dadc <LL_C1_IPCC_SetFlag_CHx>

  return;
 800dcbc:	bf00      	nop
}
 800dcbe:	bd80      	pop	{r7, pc}
 800dcc0:	58000c00 	.word	0x58000c00

0800dcc4 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800dcc8:	f7fc fd94 	bl	800a7f4 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800dccc:	2101      	movs	r1, #1
 800dcce:	4802      	ldr	r0, [pc, #8]	@ (800dcd8 <HW_IPCC_BLE_EvtHandler+0x14>)
 800dcd0:	f7ff fef6 	bl	800dac0 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800dcd4:	bf00      	nop
}
 800dcd6:	bd80      	pop	{r7, pc}
 800dcd8:	58000c00 	.word	0x58000c00

0800dcdc <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b084      	sub	sp, #16
 800dce0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dce2:	f3ef 8310 	mrs	r3, PRIMASK
 800dce6:	607b      	str	r3, [r7, #4]
  return(result);
 800dce8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800dcea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dcec:	b672      	cpsid	i
}
 800dcee:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800dcf0:	2120      	movs	r1, #32
 800dcf2:	4807      	ldr	r0, [pc, #28]	@ (800dd10 <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 800dcf4:	f7ff fec0 	bl	800da78 <LL_C1_IPCC_DisableTransmitChannel>
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dcfc:	68bb      	ldr	r3, [r7, #8]
 800dcfe:	f383 8810 	msr	PRIMASK, r3
}
 800dd02:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 800dd04:	f7fc fda6 	bl	800a854 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800dd08:	bf00      	nop
}
 800dd0a:	3710      	adds	r7, #16
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	bd80      	pop	{r7, pc}
 800dd10:	58000c00 	.word	0x58000c00

0800dd14 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800dd14:	b580      	push	{r7, lr}
 800dd16:	b084      	sub	sp, #16
 800dd18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd1a:	f3ef 8310 	mrs	r3, PRIMASK
 800dd1e:	607b      	str	r3, [r7, #4]
  return(result);
 800dd20:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800dd22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd24:	b672      	cpsid	i
}
 800dd26:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800dd28:	2102      	movs	r1, #2
 800dd2a:	4806      	ldr	r0, [pc, #24]	@ (800dd44 <HW_IPCC_SYS_Init+0x30>)
 800dd2c:	f7ff feb6 	bl	800da9c <LL_C1_IPCC_EnableReceiveChannel>
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	f383 8810 	msr	PRIMASK, r3
}
 800dd3a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800dd3c:	bf00      	nop
}
 800dd3e:	3710      	adds	r7, #16
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}
 800dd44:	58000c00 	.word	0x58000c00

0800dd48 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b084      	sub	sp, #16
 800dd4c:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800dd4e:	2102      	movs	r1, #2
 800dd50:	480b      	ldr	r0, [pc, #44]	@ (800dd80 <HW_IPCC_SYS_SendCmd+0x38>)
 800dd52:	f7ff fec3 	bl	800dadc <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd56:	f3ef 8310 	mrs	r3, PRIMASK
 800dd5a:	607b      	str	r3, [r7, #4]
  return(result);
 800dd5c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800dd5e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd60:	b672      	cpsid	i
}
 800dd62:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800dd64:	2102      	movs	r1, #2
 800dd66:	4806      	ldr	r0, [pc, #24]	@ (800dd80 <HW_IPCC_SYS_SendCmd+0x38>)
 800dd68:	f7ff fe73 	bl	800da52 <LL_C1_IPCC_EnableTransmitChannel>
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd70:	68bb      	ldr	r3, [r7, #8]
 800dd72:	f383 8810 	msr	PRIMASK, r3
}
 800dd76:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800dd78:	bf00      	nop
}
 800dd7a:	3710      	adds	r7, #16
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	bd80      	pop	{r7, pc}
 800dd80:	58000c00 	.word	0x58000c00

0800dd84 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b084      	sub	sp, #16
 800dd88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd8a:	f3ef 8310 	mrs	r3, PRIMASK
 800dd8e:	607b      	str	r3, [r7, #4]
  return(result);
 800dd90:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800dd92:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800dd94:	b672      	cpsid	i
}
 800dd96:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800dd98:	2102      	movs	r1, #2
 800dd9a:	4807      	ldr	r0, [pc, #28]	@ (800ddb8 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 800dd9c:	f7ff fe6c 	bl	800da78 <LL_C1_IPCC_DisableTransmitChannel>
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dda4:	68bb      	ldr	r3, [r7, #8]
 800dda6:	f383 8810 	msr	PRIMASK, r3
}
 800ddaa:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 800ddac:	f7fc fda6 	bl	800a8fc <HW_IPCC_SYS_CmdEvtNot>

  return;
 800ddb0:	bf00      	nop
}
 800ddb2:	3710      	adds	r7, #16
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	bd80      	pop	{r7, pc}
 800ddb8:	58000c00 	.word	0x58000c00

0800ddbc <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800ddc0:	f7fc fdb2 	bl	800a928 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800ddc4:	2102      	movs	r1, #2
 800ddc6:	4802      	ldr	r0, [pc, #8]	@ (800ddd0 <HW_IPCC_SYS_EvtHandler+0x14>)
 800ddc8:	f7ff fe7a 	bl	800dac0 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800ddcc:	bf00      	nop
}
 800ddce:	bd80      	pop	{r7, pc}
 800ddd0:	58000c00 	.word	0x58000c00

0800ddd4 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b086      	sub	sp, #24
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800dddc:	2108      	movs	r1, #8
 800ddde:	4812      	ldr	r0, [pc, #72]	@ (800de28 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800dde0:	f7ff fe8b 	bl	800dafa <LL_C1_IPCC_IsActiveFlag_CHx>
 800dde4:	4603      	mov	r3, r0
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d013      	beq.n	800de12 <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 800ddea:	4a10      	ldr	r2, [pc, #64]	@ (800de2c <HW_IPCC_MM_SendFreeBuf+0x58>)
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ddf0:	f3ef 8310 	mrs	r3, PRIMASK
 800ddf4:	60fb      	str	r3, [r7, #12]
  return(result);
 800ddf6:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 800ddf8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ddfa:	b672      	cpsid	i
}
 800ddfc:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800ddfe:	2108      	movs	r1, #8
 800de00:	4809      	ldr	r0, [pc, #36]	@ (800de28 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800de02:	f7ff fe26 	bl	800da52 <LL_C1_IPCC_EnableTransmitChannel>
 800de06:	697b      	ldr	r3, [r7, #20]
 800de08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de0a:	693b      	ldr	r3, [r7, #16]
 800de0c:	f383 8810 	msr	PRIMASK, r3
}
 800de10:	e005      	b.n	800de1e <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800de16:	2108      	movs	r1, #8
 800de18:	4803      	ldr	r0, [pc, #12]	@ (800de28 <HW_IPCC_MM_SendFreeBuf+0x54>)
 800de1a:	f7ff fe5f 	bl	800dadc <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 800de1e:	bf00      	nop
}
 800de20:	3718      	adds	r7, #24
 800de22:	46bd      	mov	sp, r7
 800de24:	bd80      	pop	{r7, pc}
 800de26:	bf00      	nop
 800de28:	58000c00 	.word	0x58000c00
 800de2c:	200019f0 	.word	0x200019f0

0800de30 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800de30:	b580      	push	{r7, lr}
 800de32:	b084      	sub	sp, #16
 800de34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de36:	f3ef 8310 	mrs	r3, PRIMASK
 800de3a:	607b      	str	r3, [r7, #4]
  return(result);
 800de3c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800de3e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800de40:	b672      	cpsid	i
}
 800de42:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800de44:	2108      	movs	r1, #8
 800de46:	480a      	ldr	r0, [pc, #40]	@ (800de70 <HW_IPCC_MM_FreeBufHandler+0x40>)
 800de48:	f7ff fe16 	bl	800da78 <LL_C1_IPCC_DisableTransmitChannel>
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de50:	68bb      	ldr	r3, [r7, #8]
 800de52:	f383 8810 	msr	PRIMASK, r3
}
 800de56:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 800de58:	4b06      	ldr	r3, [pc, #24]	@ (800de74 <HW_IPCC_MM_FreeBufHandler+0x44>)
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800de5e:	2108      	movs	r1, #8
 800de60:	4803      	ldr	r0, [pc, #12]	@ (800de70 <HW_IPCC_MM_FreeBufHandler+0x40>)
 800de62:	f7ff fe3b 	bl	800dadc <LL_C1_IPCC_SetFlag_CHx>

  return;
 800de66:	bf00      	nop
}
 800de68:	3710      	adds	r7, #16
 800de6a:	46bd      	mov	sp, r7
 800de6c:	bd80      	pop	{r7, pc}
 800de6e:	bf00      	nop
 800de70:	58000c00 	.word	0x58000c00
 800de74:	200019f0 	.word	0x200019f0

0800de78 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b084      	sub	sp, #16
 800de7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de7e:	f3ef 8310 	mrs	r3, PRIMASK
 800de82:	607b      	str	r3, [r7, #4]
  return(result);
 800de84:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800de86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800de88:	b672      	cpsid	i
}
 800de8a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800de8c:	2108      	movs	r1, #8
 800de8e:	4806      	ldr	r0, [pc, #24]	@ (800dea8 <HW_IPCC_TRACES_Init+0x30>)
 800de90:	f7ff fe04 	bl	800da9c <LL_C1_IPCC_EnableReceiveChannel>
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de98:	68bb      	ldr	r3, [r7, #8]
 800de9a:	f383 8810 	msr	PRIMASK, r3
}
 800de9e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800dea0:	bf00      	nop
}
 800dea2:	3710      	adds	r7, #16
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bd80      	pop	{r7, pc}
 800dea8:	58000c00 	.word	0x58000c00

0800deac <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800deac:	b580      	push	{r7, lr}
 800deae:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800deb0:	f7fc fde2 	bl	800aa78 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800deb4:	2108      	movs	r1, #8
 800deb6:	4802      	ldr	r0, [pc, #8]	@ (800dec0 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800deb8:	f7ff fe02 	bl	800dac0 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800debc:	bf00      	nop
}
 800debe:	bd80      	pop	{r7, pc}
 800dec0:	58000c00 	.word	0x58000c00

0800dec4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800dec4:	b480      	push	{r7}
 800dec6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800dec8:	4b05      	ldr	r3, [pc, #20]	@ (800dee0 <UTIL_LPM_Init+0x1c>)
 800deca:	2200      	movs	r2, #0
 800decc:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800dece:	4b05      	ldr	r3, [pc, #20]	@ (800dee4 <UTIL_LPM_Init+0x20>)
 800ded0:	2200      	movs	r2, #0
 800ded2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800ded4:	bf00      	nop
 800ded6:	46bd      	mov	sp, r7
 800ded8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dedc:	4770      	bx	lr
 800dede:	bf00      	nop
 800dee0:	200019f4 	.word	0x200019f4
 800dee4:	200019f8 	.word	0x200019f8

0800dee8 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800dee8:	b480      	push	{r7}
 800deea:	b087      	sub	sp, #28
 800deec:	af00      	add	r7, sp, #0
 800deee:	6078      	str	r0, [r7, #4]
 800def0:	460b      	mov	r3, r1
 800def2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800def4:	f3ef 8310 	mrs	r3, PRIMASK
 800def8:	613b      	str	r3, [r7, #16]
  return(result);
 800defa:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800defc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800defe:	b672      	cpsid	i
}
 800df00:	bf00      	nop
  
  switch(state)
 800df02:	78fb      	ldrb	r3, [r7, #3]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d008      	beq.n	800df1a <UTIL_LPM_SetOffMode+0x32>
 800df08:	2b01      	cmp	r3, #1
 800df0a:	d10e      	bne.n	800df2a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800df0c:	4b0d      	ldr	r3, [pc, #52]	@ (800df44 <UTIL_LPM_SetOffMode+0x5c>)
 800df0e:	681a      	ldr	r2, [r3, #0]
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	4313      	orrs	r3, r2
 800df14:	4a0b      	ldr	r2, [pc, #44]	@ (800df44 <UTIL_LPM_SetOffMode+0x5c>)
 800df16:	6013      	str	r3, [r2, #0]
      break;
 800df18:	e008      	b.n	800df2c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	43da      	mvns	r2, r3
 800df1e:	4b09      	ldr	r3, [pc, #36]	@ (800df44 <UTIL_LPM_SetOffMode+0x5c>)
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	4013      	ands	r3, r2
 800df24:	4a07      	ldr	r2, [pc, #28]	@ (800df44 <UTIL_LPM_SetOffMode+0x5c>)
 800df26:	6013      	str	r3, [r2, #0]
      break;
 800df28:	e000      	b.n	800df2c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800df2a:	bf00      	nop
 800df2c:	697b      	ldr	r3, [r7, #20]
 800df2e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	f383 8810 	msr	PRIMASK, r3
}
 800df36:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800df38:	bf00      	nop
 800df3a:	371c      	adds	r7, #28
 800df3c:	46bd      	mov	sp, r7
 800df3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df42:	4770      	bx	lr
 800df44:	200019f8 	.word	0x200019f8

0800df48 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b094      	sub	sp, #80	@ 0x50
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 800df50:	4b89      	ldr	r3, [pc, #548]	@ (800e178 <UTIL_SEQ_Run+0x230>)
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 800df56:	4b88      	ldr	r3, [pc, #544]	@ (800e178 <UTIL_SEQ_Run+0x230>)
 800df58:	681a      	ldr	r2, [r3, #0]
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	4013      	ands	r3, r2
 800df5e:	4a86      	ldr	r2, [pc, #536]	@ (800e178 <UTIL_SEQ_Run+0x230>)
 800df60:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 800df62:	4b86      	ldr	r3, [pc, #536]	@ (800e17c <UTIL_SEQ_Run+0x234>)
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 800df68:	4b85      	ldr	r3, [pc, #532]	@ (800e180 <UTIL_SEQ_Run+0x238>)
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 800df6e:	4b85      	ldr	r3, [pc, #532]	@ (800e184 <UTIL_SEQ_Run+0x23c>)
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 800df74:	4b84      	ldr	r3, [pc, #528]	@ (800e188 <UTIL_SEQ_Run+0x240>)
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800df7a:	e112      	b.n	800e1a2 <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 800df7c:	2300      	movs	r3, #0
 800df7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800df80:	e002      	b.n	800df88 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 800df82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df84:	3301      	adds	r3, #1
 800df86:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800df88:	4a80      	ldr	r2, [pc, #512]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800df8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df8c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800df90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df92:	401a      	ands	r2, r3
 800df94:	4b78      	ldr	r3, [pc, #480]	@ (800e178 <UTIL_SEQ_Run+0x230>)
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	4013      	ands	r3, r2
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d0f1      	beq.n	800df82 <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800df9e:	4a7b      	ldr	r2, [pc, #492]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800dfa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfa2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800dfa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfa8:	401a      	ands	r2, r3
 800dfaa:	4b73      	ldr	r3, [pc, #460]	@ (800e178 <UTIL_SEQ_Run+0x230>)
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	4013      	ands	r3, r2
 800dfb0:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800dfb2:	4a76      	ldr	r2, [pc, #472]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800dfb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfb6:	00db      	lsls	r3, r3, #3
 800dfb8:	4413      	add	r3, r2
 800dfba:	685a      	ldr	r2, [r3, #4]
 800dfbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfbe:	4013      	ands	r3, r2
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d106      	bne.n	800dfd2 <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800dfc4:	4a71      	ldr	r2, [pc, #452]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800dfc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfc8:	00db      	lsls	r3, r3, #3
 800dfca:	4413      	add	r3, r2
 800dfcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dfd0:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 800dfd2:	4b6a      	ldr	r3, [pc, #424]	@ (800e17c <UTIL_SEQ_Run+0x234>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 800dfd8:	4a6c      	ldr	r2, [pc, #432]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800dfda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfdc:	00db      	lsls	r3, r3, #3
 800dfde:	4413      	add	r3, r2
 800dfe0:	685b      	ldr	r3, [r3, #4]
 800dfe2:	43da      	mvns	r2, r3
 800dfe4:	4b6a      	ldr	r3, [pc, #424]	@ (800e190 <UTIL_SEQ_Run+0x248>)
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	4313      	orrs	r3, r2
 800dfea:	4a69      	ldr	r2, [pc, #420]	@ (800e190 <UTIL_SEQ_Run+0x248>)
 800dfec:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 800dfee:	4b68      	ldr	r3, [pc, #416]	@ (800e190 <UTIL_SEQ_Run+0x248>)
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	43db      	mvns	r3, r3
 800dff4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dff6:	4013      	ands	r3, r2
 800dff8:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 800dffa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dffc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dffe:	4013      	ands	r3, r2
 800e000:	2b00      	cmp	r3, #0
 800e002:	d003      	beq.n	800e00c <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 800e004:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e008:	4013      	ands	r3, r2
 800e00a:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 800e00c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d102      	bne.n	800e018 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 800e012:	4b5f      	ldr	r3, [pc, #380]	@ (800e190 <UTIL_SEQ_Run+0x248>)
 800e014:	2200      	movs	r2, #0
 800e016:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800e018:	4a5c      	ldr	r2, [pc, #368]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800e01a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e01c:	00db      	lsls	r3, r3, #3
 800e01e:	4413      	add	r3, r2
 800e020:	685a      	ldr	r2, [r3, #4]
 800e022:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e024:	4013      	ands	r3, r2
 800e026:	4618      	mov	r0, r3
 800e028:	f000 fa43 	bl	800e4b2 <SEQ_BitPosition>
 800e02c:	4603      	mov	r3, r0
 800e02e:	461a      	mov	r2, r3
 800e030:	4b58      	ldr	r3, [pc, #352]	@ (800e194 <UTIL_SEQ_Run+0x24c>)
 800e032:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e034:	f3ef 8310 	mrs	r3, PRIMASK
 800e038:	61fb      	str	r3, [r7, #28]
  return(result);
 800e03a:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e03c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800e03e:	b672      	cpsid	i
}
 800e040:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 800e042:	4b54      	ldr	r3, [pc, #336]	@ (800e194 <UTIL_SEQ_Run+0x24c>)
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	2201      	movs	r2, #1
 800e048:	fa02 f303 	lsl.w	r3, r2, r3
 800e04c:	43da      	mvns	r2, r3
 800e04e:	4b4b      	ldr	r3, [pc, #300]	@ (800e17c <UTIL_SEQ_Run+0x234>)
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	4013      	ands	r3, r2
 800e054:	4a49      	ldr	r2, [pc, #292]	@ (800e17c <UTIL_SEQ_Run+0x234>)
 800e056:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800e058:	2301      	movs	r3, #1
 800e05a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e05c:	e013      	b.n	800e086 <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 800e05e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e060:	3b01      	subs	r3, #1
 800e062:	4a4a      	ldr	r2, [pc, #296]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800e064:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800e068:	4b4a      	ldr	r3, [pc, #296]	@ (800e194 <UTIL_SEQ_Run+0x24c>)
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	2201      	movs	r2, #1
 800e06e:	fa02 f303 	lsl.w	r3, r2, r3
 800e072:	43da      	mvns	r2, r3
 800e074:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e076:	3b01      	subs	r3, #1
 800e078:	400a      	ands	r2, r1
 800e07a:	4944      	ldr	r1, [pc, #272]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800e07c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800e080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e082:	3b01      	subs	r3, #1
 800e084:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e086:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d1e8      	bne.n	800e05e <UTIL_SEQ_Run+0x116>
 800e08c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e08e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e090:	69bb      	ldr	r3, [r7, #24]
 800e092:	f383 8810 	msr	PRIMASK, r3
}
 800e096:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 800e098:	4b3e      	ldr	r3, [pc, #248]	@ (800e194 <UTIL_SEQ_Run+0x24c>)
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	4618      	mov	r0, r3
 800e09e:	f000 f9e9 	bl	800e474 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 800e0a2:	4b3c      	ldr	r3, [pc, #240]	@ (800e194 <UTIL_SEQ_Run+0x24c>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	2b1f      	cmp	r3, #31
 800e0a8:	d878      	bhi.n	800e19c <UTIL_SEQ_Run+0x254>
 800e0aa:	4b3a      	ldr	r3, [pc, #232]	@ (800e194 <UTIL_SEQ_Run+0x24c>)
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	4a3a      	ldr	r2, [pc, #232]	@ (800e198 <UTIL_SEQ_Run+0x250>)
 800e0b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d071      	beq.n	800e19c <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800e0bc:	e01e      	b.n	800e0fc <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 800e0be:	4a33      	ldr	r2, [pc, #204]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800e0c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0c2:	00db      	lsls	r3, r3, #3
 800e0c4:	4413      	add	r3, r2
 800e0c6:	685a      	ldr	r2, [r3, #4]
 800e0c8:	4b32      	ldr	r3, [pc, #200]	@ (800e194 <UTIL_SEQ_Run+0x24c>)
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	2101      	movs	r1, #1
 800e0ce:	fa01 f303 	lsl.w	r3, r1, r3
 800e0d2:	43db      	mvns	r3, r3
 800e0d4:	401a      	ands	r2, r3
 800e0d6:	492d      	ldr	r1, [pc, #180]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800e0d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0da:	00db      	lsls	r3, r3, #3
 800e0dc:	440b      	add	r3, r1
 800e0de:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 800e0e0:	4a2a      	ldr	r2, [pc, #168]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800e0e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0e4:	00db      	lsls	r3, r3, #3
 800e0e6:	4413      	add	r3, r2
 800e0e8:	685a      	ldr	r2, [r3, #4]
 800e0ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0ec:	009b      	lsls	r3, r3, #2
 800e0ee:	3350      	adds	r3, #80	@ 0x50
 800e0f0:	443b      	add	r3, r7
 800e0f2:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800e0f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0f8:	3301      	adds	r3, #1
 800e0fa:	637b      	str	r3, [r7, #52]	@ 0x34
 800e0fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d0dd      	beq.n	800e0be <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 800e102:	4b24      	ldr	r3, [pc, #144]	@ (800e194 <UTIL_SEQ_Run+0x24c>)
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	4a24      	ldr	r2, [pc, #144]	@ (800e198 <UTIL_SEQ_Run+0x250>)
 800e108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e10c:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800e10e:	2300      	movs	r3, #0
 800e110:	633b      	str	r3, [r7, #48]	@ 0x30
 800e112:	e013      	b.n	800e13c <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 800e114:	4a1d      	ldr	r2, [pc, #116]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800e116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e118:	00db      	lsls	r3, r3, #3
 800e11a:	4413      	add	r3, r2
 800e11c:	685a      	ldr	r2, [r3, #4]
 800e11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e120:	009b      	lsls	r3, r3, #2
 800e122:	3350      	adds	r3, #80	@ 0x50
 800e124:	443b      	add	r3, r7
 800e126:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e12a:	401a      	ands	r2, r3
 800e12c:	4917      	ldr	r1, [pc, #92]	@ (800e18c <UTIL_SEQ_Run+0x244>)
 800e12e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e130:	00db      	lsls	r3, r3, #3
 800e132:	440b      	add	r3, r1
 800e134:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 800e136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e138:	3301      	adds	r3, #1
 800e13a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e13c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d0e8      	beq.n	800e114 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 800e142:	4b14      	ldr	r3, [pc, #80]	@ (800e194 <UTIL_SEQ_Run+0x24c>)
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	4618      	mov	r0, r3
 800e148:	f000 f99e 	bl	800e488 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 800e14c:	4b0b      	ldr	r3, [pc, #44]	@ (800e17c <UTIL_SEQ_Run+0x234>)
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 800e152:	4b0b      	ldr	r3, [pc, #44]	@ (800e180 <UTIL_SEQ_Run+0x238>)
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 800e158:	4b0a      	ldr	r3, [pc, #40]	@ (800e184 <UTIL_SEQ_Run+0x23c>)
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 800e15e:	4b0a      	ldr	r3, [pc, #40]	@ (800e188 <UTIL_SEQ_Run+0x240>)
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 800e164:	4b0b      	ldr	r3, [pc, #44]	@ (800e194 <UTIL_SEQ_Run+0x24c>)
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	2201      	movs	r2, #1
 800e16a:	409a      	lsls	r2, r3
 800e16c:	4b08      	ldr	r3, [pc, #32]	@ (800e190 <UTIL_SEQ_Run+0x248>)
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	4313      	orrs	r3, r2
 800e172:	4a07      	ldr	r2, [pc, #28]	@ (800e190 <UTIL_SEQ_Run+0x248>)
 800e174:	6013      	str	r3, [r2, #0]
 800e176:	e014      	b.n	800e1a2 <UTIL_SEQ_Run+0x25a>
 800e178:	20000034 	.word	0x20000034
 800e17c:	200019fc 	.word	0x200019fc
 800e180:	20001a00 	.word	0x20001a00
 800e184:	20000030 	.word	0x20000030
 800e188:	20001a04 	.word	0x20001a04
 800e18c:	20001a8c 	.word	0x20001a8c
 800e190:	20001a94 	.word	0x20001a94
 800e194:	20001a08 	.word	0x20001a08
 800e198:	20001a0c 	.word	0x20001a0c
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 800e19c:	2000      	movs	r0, #0
 800e19e:	f000 f97d 	bl	800e49c <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800e1a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e1a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1a6:	401a      	ands	r2, r3
 800e1a8:	4b22      	ldr	r3, [pc, #136]	@ (800e234 <UTIL_SEQ_Run+0x2ec>)
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	4013      	ands	r3, r2
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d005      	beq.n	800e1be <UTIL_SEQ_Run+0x276>
 800e1b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e1b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1b6:	4013      	ands	r3, r2
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	f43f aedf 	beq.w	800df7c <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800e1be:	4b1e      	ldr	r3, [pc, #120]	@ (800e238 <UTIL_SEQ_Run+0x2f0>)
 800e1c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e1c4:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 800e1c6:	4b1d      	ldr	r3, [pc, #116]	@ (800e23c <UTIL_SEQ_Run+0x2f4>)
 800e1c8:	681a      	ldr	r2, [r3, #0]
 800e1ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e1cc:	4013      	ands	r3, r2
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d129      	bne.n	800e226 <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 800e1d2:	f000 f941 	bl	800e458 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1d6:	f3ef 8310 	mrs	r3, PRIMASK
 800e1da:	617b      	str	r3, [r7, #20]
  return(result);
 800e1dc:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800e1de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800e1e0:	b672      	cpsid	i
}
 800e1e2:	bf00      	nop
        local_taskset = TaskSet;
 800e1e4:	4b16      	ldr	r3, [pc, #88]	@ (800e240 <UTIL_SEQ_Run+0x2f8>)
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 800e1ea:	4b16      	ldr	r3, [pc, #88]	@ (800e244 <UTIL_SEQ_Run+0x2fc>)
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 800e1f0:	4b15      	ldr	r3, [pc, #84]	@ (800e248 <UTIL_SEQ_Run+0x300>)
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800e1f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e1f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1fa:	401a      	ands	r2, r3
 800e1fc:	4b0d      	ldr	r3, [pc, #52]	@ (800e234 <UTIL_SEQ_Run+0x2ec>)
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	4013      	ands	r3, r2
 800e202:	2b00      	cmp	r3, #0
 800e204:	d107      	bne.n	800e216 <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 800e206:	4b0d      	ldr	r3, [pc, #52]	@ (800e23c <UTIL_SEQ_Run+0x2f4>)
 800e208:	681a      	ldr	r2, [r3, #0]
 800e20a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e20c:	4013      	ands	r3, r2
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d101      	bne.n	800e216 <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 800e212:	f7f3 f95e 	bl	80014d2 <UTIL_SEQ_Idle>
 800e216:	6a3b      	ldr	r3, [r7, #32]
 800e218:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e21a:	693b      	ldr	r3, [r7, #16]
 800e21c:	f383 8810 	msr	PRIMASK, r3
}
 800e220:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 800e222:	f000 f920 	bl	800e466 <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 800e226:	4a03      	ldr	r2, [pc, #12]	@ (800e234 <UTIL_SEQ_Run+0x2ec>)
 800e228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e22a:	6013      	str	r3, [r2, #0]

    return;
 800e22c:	bf00      	nop
}
 800e22e:	3750      	adds	r7, #80	@ 0x50
 800e230:	46bd      	mov	sp, r7
 800e232:	bd80      	pop	{r7, pc}
 800e234:	20000034 	.word	0x20000034
 800e238:	20001a08 	.word	0x20001a08
 800e23c:	20001a04 	.word	0x20001a04
 800e240:	200019fc 	.word	0x200019fc
 800e244:	20001a00 	.word	0x20001a00
 800e248:	20000030 	.word	0x20000030

0800e24c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800e24c:	b580      	push	{r7, lr}
 800e24e:	b088      	sub	sp, #32
 800e250:	af00      	add	r7, sp, #0
 800e252:	60f8      	str	r0, [r7, #12]
 800e254:	60b9      	str	r1, [r7, #8]
 800e256:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e258:	f3ef 8310 	mrs	r3, PRIMASK
 800e25c:	617b      	str	r3, [r7, #20]
  return(result);
 800e25e:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800e260:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800e262:	b672      	cpsid	i
}
 800e264:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800e266:	68f8      	ldr	r0, [r7, #12]
 800e268:	f000 f923 	bl	800e4b2 <SEQ_BitPosition>
 800e26c:	4603      	mov	r3, r0
 800e26e:	4619      	mov	r1, r3
 800e270:	4a06      	ldr	r2, [pc, #24]	@ (800e28c <UTIL_SEQ_RegTask+0x40>)
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e278:	69fb      	ldr	r3, [r7, #28]
 800e27a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e27c:	69bb      	ldr	r3, [r7, #24]
 800e27e:	f383 8810 	msr	PRIMASK, r3
}
 800e282:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 800e284:	bf00      	nop
}
 800e286:	3720      	adds	r7, #32
 800e288:	46bd      	mov	sp, r7
 800e28a:	bd80      	pop	{r7, pc}
 800e28c:	20001a0c 	.word	0x20001a0c

0800e290 <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 800e290:	b480      	push	{r7}
 800e292:	b087      	sub	sp, #28
 800e294:	af00      	add	r7, sp, #0
 800e296:	6078      	str	r0, [r7, #4]
 800e298:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e29a:	f3ef 8310 	mrs	r3, PRIMASK
 800e29e:	60fb      	str	r3, [r7, #12]
  return(result);
 800e2a0:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e2a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e2a4:	b672      	cpsid	i
}
 800e2a6:	bf00      	nop

    TaskSet |= TaskId_bm;
 800e2a8:	4b0d      	ldr	r3, [pc, #52]	@ (800e2e0 <UTIL_SEQ_SetTask+0x50>)
 800e2aa:	681a      	ldr	r2, [r3, #0]
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	4313      	orrs	r3, r2
 800e2b0:	4a0b      	ldr	r2, [pc, #44]	@ (800e2e0 <UTIL_SEQ_SetTask+0x50>)
 800e2b2:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 800e2b4:	4a0b      	ldr	r2, [pc, #44]	@ (800e2e4 <UTIL_SEQ_SetTask+0x54>)
 800e2b6:	683b      	ldr	r3, [r7, #0]
 800e2b8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	431a      	orrs	r2, r3
 800e2c0:	4908      	ldr	r1, [pc, #32]	@ (800e2e4 <UTIL_SEQ_SetTask+0x54>)
 800e2c2:	683b      	ldr	r3, [r7, #0]
 800e2c4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800e2c8:	697b      	ldr	r3, [r7, #20]
 800e2ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e2cc:	693b      	ldr	r3, [r7, #16]
 800e2ce:	f383 8810 	msr	PRIMASK, r3
}
 800e2d2:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800e2d4:	bf00      	nop
}
 800e2d6:	371c      	adds	r7, #28
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2de:	4770      	bx	lr
 800e2e0:	200019fc 	.word	0x200019fc
 800e2e4:	20001a8c 	.word	0x20001a8c

0800e2e8 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800e2e8:	b480      	push	{r7}
 800e2ea:	b087      	sub	sp, #28
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e2f0:	f3ef 8310 	mrs	r3, PRIMASK
 800e2f4:	60fb      	str	r3, [r7, #12]
  return(result);
 800e2f6:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e2f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e2fa:	b672      	cpsid	i
}
 800e2fc:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	43da      	mvns	r2, r3
 800e302:	4b08      	ldr	r3, [pc, #32]	@ (800e324 <UTIL_SEQ_PauseTask+0x3c>)
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	4013      	ands	r3, r2
 800e308:	4a06      	ldr	r2, [pc, #24]	@ (800e324 <UTIL_SEQ_PauseTask+0x3c>)
 800e30a:	6013      	str	r3, [r2, #0]
 800e30c:	697b      	ldr	r3, [r7, #20]
 800e30e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e310:	693b      	ldr	r3, [r7, #16]
 800e312:	f383 8810 	msr	PRIMASK, r3
}
 800e316:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800e318:	bf00      	nop
}
 800e31a:	371c      	adds	r7, #28
 800e31c:	46bd      	mov	sp, r7
 800e31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e322:	4770      	bx	lr
 800e324:	20000030 	.word	0x20000030

0800e328 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800e328:	b480      	push	{r7}
 800e32a:	b087      	sub	sp, #28
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e330:	f3ef 8310 	mrs	r3, PRIMASK
 800e334:	60fb      	str	r3, [r7, #12]
  return(result);
 800e336:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e338:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e33a:	b672      	cpsid	i
}
 800e33c:	bf00      	nop

    TaskMask |= TaskId_bm;
 800e33e:	4b09      	ldr	r3, [pc, #36]	@ (800e364 <UTIL_SEQ_ResumeTask+0x3c>)
 800e340:	681a      	ldr	r2, [r3, #0]
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	4313      	orrs	r3, r2
 800e346:	4a07      	ldr	r2, [pc, #28]	@ (800e364 <UTIL_SEQ_ResumeTask+0x3c>)
 800e348:	6013      	str	r3, [r2, #0]
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e34e:	693b      	ldr	r3, [r7, #16]
 800e350:	f383 8810 	msr	PRIMASK, r3
}
 800e354:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800e356:	bf00      	nop
}
 800e358:	371c      	adds	r7, #28
 800e35a:	46bd      	mov	sp, r7
 800e35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e360:	4770      	bx	lr
 800e362:	bf00      	nop
 800e364:	20000030 	.word	0x20000030

0800e368 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800e368:	b480      	push	{r7}
 800e36a:	b087      	sub	sp, #28
 800e36c:	af00      	add	r7, sp, #0
 800e36e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e370:	f3ef 8310 	mrs	r3, PRIMASK
 800e374:	60fb      	str	r3, [r7, #12]
  return(result);
 800e376:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e378:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e37a:	b672      	cpsid	i
}
 800e37c:	bf00      	nop

    EvtSet |= EvtId_bm;
 800e37e:	4b09      	ldr	r3, [pc, #36]	@ (800e3a4 <UTIL_SEQ_SetEvt+0x3c>)
 800e380:	681a      	ldr	r2, [r3, #0]
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	4313      	orrs	r3, r2
 800e386:	4a07      	ldr	r2, [pc, #28]	@ (800e3a4 <UTIL_SEQ_SetEvt+0x3c>)
 800e388:	6013      	str	r3, [r2, #0]
 800e38a:	697b      	ldr	r3, [r7, #20]
 800e38c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e38e:	693b      	ldr	r3, [r7, #16]
 800e390:	f383 8810 	msr	PRIMASK, r3
}
 800e394:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 800e396:	bf00      	nop
}
 800e398:	371c      	adds	r7, #28
 800e39a:	46bd      	mov	sp, r7
 800e39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a0:	4770      	bx	lr
 800e3a2:	bf00      	nop
 800e3a4:	20001a00 	.word	0x20001a00

0800e3a8 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800e3a8:	b580      	push	{r7, lr}
 800e3aa:	b088      	sub	sp, #32
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 800e3b0:	4b1f      	ldr	r3, [pc, #124]	@ (800e430 <UTIL_SEQ_WaitEvt+0x88>)
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800e3b6:	4b1e      	ldr	r3, [pc, #120]	@ (800e430 <UTIL_SEQ_WaitEvt+0x88>)
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e3be:	d102      	bne.n	800e3c6 <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	61fb      	str	r3, [r7, #28]
 800e3c4:	e005      	b.n	800e3d2 <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800e3c6:	4b1a      	ldr	r3, [pc, #104]	@ (800e430 <UTIL_SEQ_WaitEvt+0x88>)
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	2201      	movs	r2, #1
 800e3cc:	fa02 f303 	lsl.w	r3, r2, r3
 800e3d0:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 800e3d2:	4b18      	ldr	r3, [pc, #96]	@ (800e434 <UTIL_SEQ_WaitEvt+0x8c>)
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 800e3d8:	4a16      	ldr	r2, [pc, #88]	@ (800e434 <UTIL_SEQ_WaitEvt+0x8c>)
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 800e3de:	e003      	b.n	800e3e8 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800e3e0:	6879      	ldr	r1, [r7, #4]
 800e3e2:	69f8      	ldr	r0, [r7, #28]
 800e3e4:	f000 f82a 	bl	800e43c <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 800e3e8:	4b13      	ldr	r3, [pc, #76]	@ (800e438 <UTIL_SEQ_WaitEvt+0x90>)
 800e3ea:	681a      	ldr	r2, [r3, #0]
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	4013      	ands	r3, r2
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d0f5      	beq.n	800e3e0 <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 800e3f4:	4a0e      	ldr	r2, [pc, #56]	@ (800e430 <UTIL_SEQ_WaitEvt+0x88>)
 800e3f6:	69bb      	ldr	r3, [r7, #24]
 800e3f8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e3fa:	f3ef 8310 	mrs	r3, PRIMASK
 800e3fe:	60bb      	str	r3, [r7, #8]
  return(result);
 800e400:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e402:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800e404:	b672      	cpsid	i
}
 800e406:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	43da      	mvns	r2, r3
 800e40c:	4b0a      	ldr	r3, [pc, #40]	@ (800e438 <UTIL_SEQ_WaitEvt+0x90>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	4013      	ands	r3, r2
 800e412:	4a09      	ldr	r2, [pc, #36]	@ (800e438 <UTIL_SEQ_WaitEvt+0x90>)
 800e414:	6013      	str	r3, [r2, #0]
 800e416:	693b      	ldr	r3, [r7, #16]
 800e418:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	f383 8810 	msr	PRIMASK, r3
}
 800e420:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 800e422:	4a04      	ldr	r2, [pc, #16]	@ (800e434 <UTIL_SEQ_WaitEvt+0x8c>)
 800e424:	697b      	ldr	r3, [r7, #20]
 800e426:	6013      	str	r3, [r2, #0]
    return;
 800e428:	bf00      	nop
}
 800e42a:	3720      	adds	r7, #32
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	20001a08 	.word	0x20001a08
 800e434:	20001a04 	.word	0x20001a04
 800e438:	20001a00 	.word	0x20001a00

0800e43c <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b082      	sub	sp, #8
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
 800e444:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	43db      	mvns	r3, r3
 800e44a:	4618      	mov	r0, r3
 800e44c:	f7ff fd7c 	bl	800df48 <UTIL_SEQ_Run>
    return;
 800e450:	bf00      	nop
}
 800e452:	3708      	adds	r7, #8
 800e454:	46bd      	mov	sp, r7
 800e456:	bd80      	pop	{r7, pc}

0800e458 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800e458:	b480      	push	{r7}
 800e45a:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 800e45c:	bf00      	nop
}
 800e45e:	46bd      	mov	sp, r7
 800e460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e464:	4770      	bx	lr

0800e466 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800e466:	b480      	push	{r7}
 800e468:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 800e46a:	bf00      	nop
}
 800e46c:	46bd      	mov	sp, r7
 800e46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e472:	4770      	bx	lr

0800e474 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 800e474:	b480      	push	{r7}
 800e476:	b083      	sub	sp, #12
 800e478:	af00      	add	r7, sp, #0
 800e47a:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 800e47c:	bf00      	nop
}
 800e47e:	370c      	adds	r7, #12
 800e480:	46bd      	mov	sp, r7
 800e482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e486:	4770      	bx	lr

0800e488 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 800e488:	b480      	push	{r7}
 800e48a:	b083      	sub	sp, #12
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 800e490:	bf00      	nop
}
 800e492:	370c      	adds	r7, #12
 800e494:	46bd      	mov	sp, r7
 800e496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e49a:	4770      	bx	lr

0800e49c <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 800e49c:	b480      	push	{r7}
 800e49e:	b083      	sub	sp, #12
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 800e4a6:	bf00      	nop
}
 800e4a8:	370c      	adds	r7, #12
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b0:	4770      	bx	lr

0800e4b2 <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800e4b2:	b480      	push	{r7}
 800e4b4:	b085      	sub	sp, #20
 800e4b6:	af00      	add	r7, sp, #0
 800e4b8:	6078      	str	r0, [r7, #4]
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d101      	bne.n	800e4c8 <SEQ_BitPosition+0x16>
    return 32U;
 800e4c4:	2320      	movs	r3, #32
 800e4c6:	e003      	b.n	800e4d0 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	fab3 f383 	clz	r3, r3
 800e4ce:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 800e4d0:	f1c3 031f 	rsb	r3, r3, #31
 800e4d4:	b2db      	uxtb	r3, r3
}
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	3714      	adds	r7, #20
 800e4da:	46bd      	mov	sp, r7
 800e4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e0:	4770      	bx	lr
	...

0800e4e4 <std>:
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	b510      	push	{r4, lr}
 800e4e8:	4604      	mov	r4, r0
 800e4ea:	e9c0 3300 	strd	r3, r3, [r0]
 800e4ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e4f2:	6083      	str	r3, [r0, #8]
 800e4f4:	8181      	strh	r1, [r0, #12]
 800e4f6:	6643      	str	r3, [r0, #100]	@ 0x64
 800e4f8:	81c2      	strh	r2, [r0, #14]
 800e4fa:	6183      	str	r3, [r0, #24]
 800e4fc:	4619      	mov	r1, r3
 800e4fe:	2208      	movs	r2, #8
 800e500:	305c      	adds	r0, #92	@ 0x5c
 800e502:	f000 fa23 	bl	800e94c <memset>
 800e506:	4b0d      	ldr	r3, [pc, #52]	@ (800e53c <std+0x58>)
 800e508:	6263      	str	r3, [r4, #36]	@ 0x24
 800e50a:	4b0d      	ldr	r3, [pc, #52]	@ (800e540 <std+0x5c>)
 800e50c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e50e:	4b0d      	ldr	r3, [pc, #52]	@ (800e544 <std+0x60>)
 800e510:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e512:	4b0d      	ldr	r3, [pc, #52]	@ (800e548 <std+0x64>)
 800e514:	6323      	str	r3, [r4, #48]	@ 0x30
 800e516:	4b0d      	ldr	r3, [pc, #52]	@ (800e54c <std+0x68>)
 800e518:	6224      	str	r4, [r4, #32]
 800e51a:	429c      	cmp	r4, r3
 800e51c:	d006      	beq.n	800e52c <std+0x48>
 800e51e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e522:	4294      	cmp	r4, r2
 800e524:	d002      	beq.n	800e52c <std+0x48>
 800e526:	33d0      	adds	r3, #208	@ 0xd0
 800e528:	429c      	cmp	r4, r3
 800e52a:	d105      	bne.n	800e538 <std+0x54>
 800e52c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e534:	f000 ba98 	b.w	800ea68 <__retarget_lock_init_recursive>
 800e538:	bd10      	pop	{r4, pc}
 800e53a:	bf00      	nop
 800e53c:	0800e79d 	.word	0x0800e79d
 800e540:	0800e7bf 	.word	0x0800e7bf
 800e544:	0800e7f7 	.word	0x0800e7f7
 800e548:	0800e81b 	.word	0x0800e81b
 800e54c:	20001a98 	.word	0x20001a98

0800e550 <stdio_exit_handler>:
 800e550:	4a02      	ldr	r2, [pc, #8]	@ (800e55c <stdio_exit_handler+0xc>)
 800e552:	4903      	ldr	r1, [pc, #12]	@ (800e560 <stdio_exit_handler+0x10>)
 800e554:	4803      	ldr	r0, [pc, #12]	@ (800e564 <stdio_exit_handler+0x14>)
 800e556:	f000 b869 	b.w	800e62c <_fwalk_sglue>
 800e55a:	bf00      	nop
 800e55c:	20000038 	.word	0x20000038
 800e560:	0800f5d1 	.word	0x0800f5d1
 800e564:	20000048 	.word	0x20000048

0800e568 <cleanup_stdio>:
 800e568:	6841      	ldr	r1, [r0, #4]
 800e56a:	4b0c      	ldr	r3, [pc, #48]	@ (800e59c <cleanup_stdio+0x34>)
 800e56c:	4299      	cmp	r1, r3
 800e56e:	b510      	push	{r4, lr}
 800e570:	4604      	mov	r4, r0
 800e572:	d001      	beq.n	800e578 <cleanup_stdio+0x10>
 800e574:	f001 f82c 	bl	800f5d0 <_fflush_r>
 800e578:	68a1      	ldr	r1, [r4, #8]
 800e57a:	4b09      	ldr	r3, [pc, #36]	@ (800e5a0 <cleanup_stdio+0x38>)
 800e57c:	4299      	cmp	r1, r3
 800e57e:	d002      	beq.n	800e586 <cleanup_stdio+0x1e>
 800e580:	4620      	mov	r0, r4
 800e582:	f001 f825 	bl	800f5d0 <_fflush_r>
 800e586:	68e1      	ldr	r1, [r4, #12]
 800e588:	4b06      	ldr	r3, [pc, #24]	@ (800e5a4 <cleanup_stdio+0x3c>)
 800e58a:	4299      	cmp	r1, r3
 800e58c:	d004      	beq.n	800e598 <cleanup_stdio+0x30>
 800e58e:	4620      	mov	r0, r4
 800e590:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e594:	f001 b81c 	b.w	800f5d0 <_fflush_r>
 800e598:	bd10      	pop	{r4, pc}
 800e59a:	bf00      	nop
 800e59c:	20001a98 	.word	0x20001a98
 800e5a0:	20001b00 	.word	0x20001b00
 800e5a4:	20001b68 	.word	0x20001b68

0800e5a8 <global_stdio_init.part.0>:
 800e5a8:	b510      	push	{r4, lr}
 800e5aa:	4b0b      	ldr	r3, [pc, #44]	@ (800e5d8 <global_stdio_init.part.0+0x30>)
 800e5ac:	4c0b      	ldr	r4, [pc, #44]	@ (800e5dc <global_stdio_init.part.0+0x34>)
 800e5ae:	4a0c      	ldr	r2, [pc, #48]	@ (800e5e0 <global_stdio_init.part.0+0x38>)
 800e5b0:	601a      	str	r2, [r3, #0]
 800e5b2:	4620      	mov	r0, r4
 800e5b4:	2200      	movs	r2, #0
 800e5b6:	2104      	movs	r1, #4
 800e5b8:	f7ff ff94 	bl	800e4e4 <std>
 800e5bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e5c0:	2201      	movs	r2, #1
 800e5c2:	2109      	movs	r1, #9
 800e5c4:	f7ff ff8e 	bl	800e4e4 <std>
 800e5c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e5cc:	2202      	movs	r2, #2
 800e5ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5d2:	2112      	movs	r1, #18
 800e5d4:	f7ff bf86 	b.w	800e4e4 <std>
 800e5d8:	20001bd0 	.word	0x20001bd0
 800e5dc:	20001a98 	.word	0x20001a98
 800e5e0:	0800e551 	.word	0x0800e551

0800e5e4 <__sfp_lock_acquire>:
 800e5e4:	4801      	ldr	r0, [pc, #4]	@ (800e5ec <__sfp_lock_acquire+0x8>)
 800e5e6:	f000 ba40 	b.w	800ea6a <__retarget_lock_acquire_recursive>
 800e5ea:	bf00      	nop
 800e5ec:	20001bd9 	.word	0x20001bd9

0800e5f0 <__sfp_lock_release>:
 800e5f0:	4801      	ldr	r0, [pc, #4]	@ (800e5f8 <__sfp_lock_release+0x8>)
 800e5f2:	f000 ba3b 	b.w	800ea6c <__retarget_lock_release_recursive>
 800e5f6:	bf00      	nop
 800e5f8:	20001bd9 	.word	0x20001bd9

0800e5fc <__sinit>:
 800e5fc:	b510      	push	{r4, lr}
 800e5fe:	4604      	mov	r4, r0
 800e600:	f7ff fff0 	bl	800e5e4 <__sfp_lock_acquire>
 800e604:	6a23      	ldr	r3, [r4, #32]
 800e606:	b11b      	cbz	r3, 800e610 <__sinit+0x14>
 800e608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e60c:	f7ff bff0 	b.w	800e5f0 <__sfp_lock_release>
 800e610:	4b04      	ldr	r3, [pc, #16]	@ (800e624 <__sinit+0x28>)
 800e612:	6223      	str	r3, [r4, #32]
 800e614:	4b04      	ldr	r3, [pc, #16]	@ (800e628 <__sinit+0x2c>)
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d1f5      	bne.n	800e608 <__sinit+0xc>
 800e61c:	f7ff ffc4 	bl	800e5a8 <global_stdio_init.part.0>
 800e620:	e7f2      	b.n	800e608 <__sinit+0xc>
 800e622:	bf00      	nop
 800e624:	0800e569 	.word	0x0800e569
 800e628:	20001bd0 	.word	0x20001bd0

0800e62c <_fwalk_sglue>:
 800e62c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e630:	4607      	mov	r7, r0
 800e632:	4688      	mov	r8, r1
 800e634:	4614      	mov	r4, r2
 800e636:	2600      	movs	r6, #0
 800e638:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e63c:	f1b9 0901 	subs.w	r9, r9, #1
 800e640:	d505      	bpl.n	800e64e <_fwalk_sglue+0x22>
 800e642:	6824      	ldr	r4, [r4, #0]
 800e644:	2c00      	cmp	r4, #0
 800e646:	d1f7      	bne.n	800e638 <_fwalk_sglue+0xc>
 800e648:	4630      	mov	r0, r6
 800e64a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e64e:	89ab      	ldrh	r3, [r5, #12]
 800e650:	2b01      	cmp	r3, #1
 800e652:	d907      	bls.n	800e664 <_fwalk_sglue+0x38>
 800e654:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e658:	3301      	adds	r3, #1
 800e65a:	d003      	beq.n	800e664 <_fwalk_sglue+0x38>
 800e65c:	4629      	mov	r1, r5
 800e65e:	4638      	mov	r0, r7
 800e660:	47c0      	blx	r8
 800e662:	4306      	orrs	r6, r0
 800e664:	3568      	adds	r5, #104	@ 0x68
 800e666:	e7e9      	b.n	800e63c <_fwalk_sglue+0x10>

0800e668 <iprintf>:
 800e668:	b40f      	push	{r0, r1, r2, r3}
 800e66a:	b507      	push	{r0, r1, r2, lr}
 800e66c:	4906      	ldr	r1, [pc, #24]	@ (800e688 <iprintf+0x20>)
 800e66e:	ab04      	add	r3, sp, #16
 800e670:	6808      	ldr	r0, [r1, #0]
 800e672:	f853 2b04 	ldr.w	r2, [r3], #4
 800e676:	6881      	ldr	r1, [r0, #8]
 800e678:	9301      	str	r3, [sp, #4]
 800e67a:	f000 fc81 	bl	800ef80 <_vfiprintf_r>
 800e67e:	b003      	add	sp, #12
 800e680:	f85d eb04 	ldr.w	lr, [sp], #4
 800e684:	b004      	add	sp, #16
 800e686:	4770      	bx	lr
 800e688:	20000044 	.word	0x20000044

0800e68c <putchar>:
 800e68c:	4b02      	ldr	r3, [pc, #8]	@ (800e698 <putchar+0xc>)
 800e68e:	4601      	mov	r1, r0
 800e690:	6818      	ldr	r0, [r3, #0]
 800e692:	6882      	ldr	r2, [r0, #8]
 800e694:	f001 b826 	b.w	800f6e4 <_putc_r>
 800e698:	20000044 	.word	0x20000044

0800e69c <_puts_r>:
 800e69c:	6a03      	ldr	r3, [r0, #32]
 800e69e:	b570      	push	{r4, r5, r6, lr}
 800e6a0:	6884      	ldr	r4, [r0, #8]
 800e6a2:	4605      	mov	r5, r0
 800e6a4:	460e      	mov	r6, r1
 800e6a6:	b90b      	cbnz	r3, 800e6ac <_puts_r+0x10>
 800e6a8:	f7ff ffa8 	bl	800e5fc <__sinit>
 800e6ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e6ae:	07db      	lsls	r3, r3, #31
 800e6b0:	d405      	bmi.n	800e6be <_puts_r+0x22>
 800e6b2:	89a3      	ldrh	r3, [r4, #12]
 800e6b4:	0598      	lsls	r0, r3, #22
 800e6b6:	d402      	bmi.n	800e6be <_puts_r+0x22>
 800e6b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e6ba:	f000 f9d6 	bl	800ea6a <__retarget_lock_acquire_recursive>
 800e6be:	89a3      	ldrh	r3, [r4, #12]
 800e6c0:	0719      	lsls	r1, r3, #28
 800e6c2:	d502      	bpl.n	800e6ca <_puts_r+0x2e>
 800e6c4:	6923      	ldr	r3, [r4, #16]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d135      	bne.n	800e736 <_puts_r+0x9a>
 800e6ca:	4621      	mov	r1, r4
 800e6cc:	4628      	mov	r0, r5
 800e6ce:	f000 f8e7 	bl	800e8a0 <__swsetup_r>
 800e6d2:	b380      	cbz	r0, 800e736 <_puts_r+0x9a>
 800e6d4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800e6d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e6da:	07da      	lsls	r2, r3, #31
 800e6dc:	d405      	bmi.n	800e6ea <_puts_r+0x4e>
 800e6de:	89a3      	ldrh	r3, [r4, #12]
 800e6e0:	059b      	lsls	r3, r3, #22
 800e6e2:	d402      	bmi.n	800e6ea <_puts_r+0x4e>
 800e6e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e6e6:	f000 f9c1 	bl	800ea6c <__retarget_lock_release_recursive>
 800e6ea:	4628      	mov	r0, r5
 800e6ec:	bd70      	pop	{r4, r5, r6, pc}
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	da04      	bge.n	800e6fc <_puts_r+0x60>
 800e6f2:	69a2      	ldr	r2, [r4, #24]
 800e6f4:	429a      	cmp	r2, r3
 800e6f6:	dc17      	bgt.n	800e728 <_puts_r+0x8c>
 800e6f8:	290a      	cmp	r1, #10
 800e6fa:	d015      	beq.n	800e728 <_puts_r+0x8c>
 800e6fc:	6823      	ldr	r3, [r4, #0]
 800e6fe:	1c5a      	adds	r2, r3, #1
 800e700:	6022      	str	r2, [r4, #0]
 800e702:	7019      	strb	r1, [r3, #0]
 800e704:	68a3      	ldr	r3, [r4, #8]
 800e706:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e70a:	3b01      	subs	r3, #1
 800e70c:	60a3      	str	r3, [r4, #8]
 800e70e:	2900      	cmp	r1, #0
 800e710:	d1ed      	bne.n	800e6ee <_puts_r+0x52>
 800e712:	2b00      	cmp	r3, #0
 800e714:	da11      	bge.n	800e73a <_puts_r+0x9e>
 800e716:	4622      	mov	r2, r4
 800e718:	210a      	movs	r1, #10
 800e71a:	4628      	mov	r0, r5
 800e71c:	f000 f881 	bl	800e822 <__swbuf_r>
 800e720:	3001      	adds	r0, #1
 800e722:	d0d7      	beq.n	800e6d4 <_puts_r+0x38>
 800e724:	250a      	movs	r5, #10
 800e726:	e7d7      	b.n	800e6d8 <_puts_r+0x3c>
 800e728:	4622      	mov	r2, r4
 800e72a:	4628      	mov	r0, r5
 800e72c:	f000 f879 	bl	800e822 <__swbuf_r>
 800e730:	3001      	adds	r0, #1
 800e732:	d1e7      	bne.n	800e704 <_puts_r+0x68>
 800e734:	e7ce      	b.n	800e6d4 <_puts_r+0x38>
 800e736:	3e01      	subs	r6, #1
 800e738:	e7e4      	b.n	800e704 <_puts_r+0x68>
 800e73a:	6823      	ldr	r3, [r4, #0]
 800e73c:	1c5a      	adds	r2, r3, #1
 800e73e:	6022      	str	r2, [r4, #0]
 800e740:	220a      	movs	r2, #10
 800e742:	701a      	strb	r2, [r3, #0]
 800e744:	e7ee      	b.n	800e724 <_puts_r+0x88>
	...

0800e748 <puts>:
 800e748:	4b02      	ldr	r3, [pc, #8]	@ (800e754 <puts+0xc>)
 800e74a:	4601      	mov	r1, r0
 800e74c:	6818      	ldr	r0, [r3, #0]
 800e74e:	f7ff bfa5 	b.w	800e69c <_puts_r>
 800e752:	bf00      	nop
 800e754:	20000044 	.word	0x20000044

0800e758 <siprintf>:
 800e758:	b40e      	push	{r1, r2, r3}
 800e75a:	b510      	push	{r4, lr}
 800e75c:	b09d      	sub	sp, #116	@ 0x74
 800e75e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e760:	9002      	str	r0, [sp, #8]
 800e762:	9006      	str	r0, [sp, #24]
 800e764:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e768:	480a      	ldr	r0, [pc, #40]	@ (800e794 <siprintf+0x3c>)
 800e76a:	9107      	str	r1, [sp, #28]
 800e76c:	9104      	str	r1, [sp, #16]
 800e76e:	490a      	ldr	r1, [pc, #40]	@ (800e798 <siprintf+0x40>)
 800e770:	f853 2b04 	ldr.w	r2, [r3], #4
 800e774:	9105      	str	r1, [sp, #20]
 800e776:	2400      	movs	r4, #0
 800e778:	a902      	add	r1, sp, #8
 800e77a:	6800      	ldr	r0, [r0, #0]
 800e77c:	9301      	str	r3, [sp, #4]
 800e77e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e780:	f000 fad8 	bl	800ed34 <_svfiprintf_r>
 800e784:	9b02      	ldr	r3, [sp, #8]
 800e786:	701c      	strb	r4, [r3, #0]
 800e788:	b01d      	add	sp, #116	@ 0x74
 800e78a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e78e:	b003      	add	sp, #12
 800e790:	4770      	bx	lr
 800e792:	bf00      	nop
 800e794:	20000044 	.word	0x20000044
 800e798:	ffff0208 	.word	0xffff0208

0800e79c <__sread>:
 800e79c:	b510      	push	{r4, lr}
 800e79e:	460c      	mov	r4, r1
 800e7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7a4:	f000 f912 	bl	800e9cc <_read_r>
 800e7a8:	2800      	cmp	r0, #0
 800e7aa:	bfab      	itete	ge
 800e7ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e7ae:	89a3      	ldrhlt	r3, [r4, #12]
 800e7b0:	181b      	addge	r3, r3, r0
 800e7b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e7b6:	bfac      	ite	ge
 800e7b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e7ba:	81a3      	strhlt	r3, [r4, #12]
 800e7bc:	bd10      	pop	{r4, pc}

0800e7be <__swrite>:
 800e7be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7c2:	461f      	mov	r7, r3
 800e7c4:	898b      	ldrh	r3, [r1, #12]
 800e7c6:	05db      	lsls	r3, r3, #23
 800e7c8:	4605      	mov	r5, r0
 800e7ca:	460c      	mov	r4, r1
 800e7cc:	4616      	mov	r6, r2
 800e7ce:	d505      	bpl.n	800e7dc <__swrite+0x1e>
 800e7d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7d4:	2302      	movs	r3, #2
 800e7d6:	2200      	movs	r2, #0
 800e7d8:	f000 f8e6 	bl	800e9a8 <_lseek_r>
 800e7dc:	89a3      	ldrh	r3, [r4, #12]
 800e7de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e7e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e7e6:	81a3      	strh	r3, [r4, #12]
 800e7e8:	4632      	mov	r2, r6
 800e7ea:	463b      	mov	r3, r7
 800e7ec:	4628      	mov	r0, r5
 800e7ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7f2:	f000 b8fd 	b.w	800e9f0 <_write_r>

0800e7f6 <__sseek>:
 800e7f6:	b510      	push	{r4, lr}
 800e7f8:	460c      	mov	r4, r1
 800e7fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7fe:	f000 f8d3 	bl	800e9a8 <_lseek_r>
 800e802:	1c43      	adds	r3, r0, #1
 800e804:	89a3      	ldrh	r3, [r4, #12]
 800e806:	bf15      	itete	ne
 800e808:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e80a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e80e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e812:	81a3      	strheq	r3, [r4, #12]
 800e814:	bf18      	it	ne
 800e816:	81a3      	strhne	r3, [r4, #12]
 800e818:	bd10      	pop	{r4, pc}

0800e81a <__sclose>:
 800e81a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e81e:	f000 b8b3 	b.w	800e988 <_close_r>

0800e822 <__swbuf_r>:
 800e822:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e824:	460e      	mov	r6, r1
 800e826:	4614      	mov	r4, r2
 800e828:	4605      	mov	r5, r0
 800e82a:	b118      	cbz	r0, 800e834 <__swbuf_r+0x12>
 800e82c:	6a03      	ldr	r3, [r0, #32]
 800e82e:	b90b      	cbnz	r3, 800e834 <__swbuf_r+0x12>
 800e830:	f7ff fee4 	bl	800e5fc <__sinit>
 800e834:	69a3      	ldr	r3, [r4, #24]
 800e836:	60a3      	str	r3, [r4, #8]
 800e838:	89a3      	ldrh	r3, [r4, #12]
 800e83a:	071a      	lsls	r2, r3, #28
 800e83c:	d501      	bpl.n	800e842 <__swbuf_r+0x20>
 800e83e:	6923      	ldr	r3, [r4, #16]
 800e840:	b943      	cbnz	r3, 800e854 <__swbuf_r+0x32>
 800e842:	4621      	mov	r1, r4
 800e844:	4628      	mov	r0, r5
 800e846:	f000 f82b 	bl	800e8a0 <__swsetup_r>
 800e84a:	b118      	cbz	r0, 800e854 <__swbuf_r+0x32>
 800e84c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e850:	4638      	mov	r0, r7
 800e852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e854:	6823      	ldr	r3, [r4, #0]
 800e856:	6922      	ldr	r2, [r4, #16]
 800e858:	1a98      	subs	r0, r3, r2
 800e85a:	6963      	ldr	r3, [r4, #20]
 800e85c:	b2f6      	uxtb	r6, r6
 800e85e:	4283      	cmp	r3, r0
 800e860:	4637      	mov	r7, r6
 800e862:	dc05      	bgt.n	800e870 <__swbuf_r+0x4e>
 800e864:	4621      	mov	r1, r4
 800e866:	4628      	mov	r0, r5
 800e868:	f000 feb2 	bl	800f5d0 <_fflush_r>
 800e86c:	2800      	cmp	r0, #0
 800e86e:	d1ed      	bne.n	800e84c <__swbuf_r+0x2a>
 800e870:	68a3      	ldr	r3, [r4, #8]
 800e872:	3b01      	subs	r3, #1
 800e874:	60a3      	str	r3, [r4, #8]
 800e876:	6823      	ldr	r3, [r4, #0]
 800e878:	1c5a      	adds	r2, r3, #1
 800e87a:	6022      	str	r2, [r4, #0]
 800e87c:	701e      	strb	r6, [r3, #0]
 800e87e:	6962      	ldr	r2, [r4, #20]
 800e880:	1c43      	adds	r3, r0, #1
 800e882:	429a      	cmp	r2, r3
 800e884:	d004      	beq.n	800e890 <__swbuf_r+0x6e>
 800e886:	89a3      	ldrh	r3, [r4, #12]
 800e888:	07db      	lsls	r3, r3, #31
 800e88a:	d5e1      	bpl.n	800e850 <__swbuf_r+0x2e>
 800e88c:	2e0a      	cmp	r6, #10
 800e88e:	d1df      	bne.n	800e850 <__swbuf_r+0x2e>
 800e890:	4621      	mov	r1, r4
 800e892:	4628      	mov	r0, r5
 800e894:	f000 fe9c 	bl	800f5d0 <_fflush_r>
 800e898:	2800      	cmp	r0, #0
 800e89a:	d0d9      	beq.n	800e850 <__swbuf_r+0x2e>
 800e89c:	e7d6      	b.n	800e84c <__swbuf_r+0x2a>
	...

0800e8a0 <__swsetup_r>:
 800e8a0:	b538      	push	{r3, r4, r5, lr}
 800e8a2:	4b29      	ldr	r3, [pc, #164]	@ (800e948 <__swsetup_r+0xa8>)
 800e8a4:	4605      	mov	r5, r0
 800e8a6:	6818      	ldr	r0, [r3, #0]
 800e8a8:	460c      	mov	r4, r1
 800e8aa:	b118      	cbz	r0, 800e8b4 <__swsetup_r+0x14>
 800e8ac:	6a03      	ldr	r3, [r0, #32]
 800e8ae:	b90b      	cbnz	r3, 800e8b4 <__swsetup_r+0x14>
 800e8b0:	f7ff fea4 	bl	800e5fc <__sinit>
 800e8b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8b8:	0719      	lsls	r1, r3, #28
 800e8ba:	d422      	bmi.n	800e902 <__swsetup_r+0x62>
 800e8bc:	06da      	lsls	r2, r3, #27
 800e8be:	d407      	bmi.n	800e8d0 <__swsetup_r+0x30>
 800e8c0:	2209      	movs	r2, #9
 800e8c2:	602a      	str	r2, [r5, #0]
 800e8c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8c8:	81a3      	strh	r3, [r4, #12]
 800e8ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e8ce:	e033      	b.n	800e938 <__swsetup_r+0x98>
 800e8d0:	0758      	lsls	r0, r3, #29
 800e8d2:	d512      	bpl.n	800e8fa <__swsetup_r+0x5a>
 800e8d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e8d6:	b141      	cbz	r1, 800e8ea <__swsetup_r+0x4a>
 800e8d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e8dc:	4299      	cmp	r1, r3
 800e8de:	d002      	beq.n	800e8e6 <__swsetup_r+0x46>
 800e8e0:	4628      	mov	r0, r5
 800e8e2:	f000 f8d3 	bl	800ea8c <_free_r>
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800e8ea:	89a3      	ldrh	r3, [r4, #12]
 800e8ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e8f0:	81a3      	strh	r3, [r4, #12]
 800e8f2:	2300      	movs	r3, #0
 800e8f4:	6063      	str	r3, [r4, #4]
 800e8f6:	6923      	ldr	r3, [r4, #16]
 800e8f8:	6023      	str	r3, [r4, #0]
 800e8fa:	89a3      	ldrh	r3, [r4, #12]
 800e8fc:	f043 0308 	orr.w	r3, r3, #8
 800e900:	81a3      	strh	r3, [r4, #12]
 800e902:	6923      	ldr	r3, [r4, #16]
 800e904:	b94b      	cbnz	r3, 800e91a <__swsetup_r+0x7a>
 800e906:	89a3      	ldrh	r3, [r4, #12]
 800e908:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e90c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e910:	d003      	beq.n	800e91a <__swsetup_r+0x7a>
 800e912:	4621      	mov	r1, r4
 800e914:	4628      	mov	r0, r5
 800e916:	f000 fea9 	bl	800f66c <__smakebuf_r>
 800e91a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e91e:	f013 0201 	ands.w	r2, r3, #1
 800e922:	d00a      	beq.n	800e93a <__swsetup_r+0x9a>
 800e924:	2200      	movs	r2, #0
 800e926:	60a2      	str	r2, [r4, #8]
 800e928:	6962      	ldr	r2, [r4, #20]
 800e92a:	4252      	negs	r2, r2
 800e92c:	61a2      	str	r2, [r4, #24]
 800e92e:	6922      	ldr	r2, [r4, #16]
 800e930:	b942      	cbnz	r2, 800e944 <__swsetup_r+0xa4>
 800e932:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e936:	d1c5      	bne.n	800e8c4 <__swsetup_r+0x24>
 800e938:	bd38      	pop	{r3, r4, r5, pc}
 800e93a:	0799      	lsls	r1, r3, #30
 800e93c:	bf58      	it	pl
 800e93e:	6962      	ldrpl	r2, [r4, #20]
 800e940:	60a2      	str	r2, [r4, #8]
 800e942:	e7f4      	b.n	800e92e <__swsetup_r+0x8e>
 800e944:	2000      	movs	r0, #0
 800e946:	e7f7      	b.n	800e938 <__swsetup_r+0x98>
 800e948:	20000044 	.word	0x20000044

0800e94c <memset>:
 800e94c:	4402      	add	r2, r0
 800e94e:	4603      	mov	r3, r0
 800e950:	4293      	cmp	r3, r2
 800e952:	d100      	bne.n	800e956 <memset+0xa>
 800e954:	4770      	bx	lr
 800e956:	f803 1b01 	strb.w	r1, [r3], #1
 800e95a:	e7f9      	b.n	800e950 <memset+0x4>

0800e95c <strrchr>:
 800e95c:	b538      	push	{r3, r4, r5, lr}
 800e95e:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800e962:	4603      	mov	r3, r0
 800e964:	d10e      	bne.n	800e984 <strrchr+0x28>
 800e966:	4621      	mov	r1, r4
 800e968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e96c:	f000 bf08 	b.w	800f780 <strchr>
 800e970:	1c43      	adds	r3, r0, #1
 800e972:	4605      	mov	r5, r0
 800e974:	4621      	mov	r1, r4
 800e976:	4618      	mov	r0, r3
 800e978:	f000 ff02 	bl	800f780 <strchr>
 800e97c:	2800      	cmp	r0, #0
 800e97e:	d1f7      	bne.n	800e970 <strrchr+0x14>
 800e980:	4628      	mov	r0, r5
 800e982:	bd38      	pop	{r3, r4, r5, pc}
 800e984:	2500      	movs	r5, #0
 800e986:	e7f5      	b.n	800e974 <strrchr+0x18>

0800e988 <_close_r>:
 800e988:	b538      	push	{r3, r4, r5, lr}
 800e98a:	4d06      	ldr	r5, [pc, #24]	@ (800e9a4 <_close_r+0x1c>)
 800e98c:	2300      	movs	r3, #0
 800e98e:	4604      	mov	r4, r0
 800e990:	4608      	mov	r0, r1
 800e992:	602b      	str	r3, [r5, #0]
 800e994:	f7f4 f9e1 	bl	8002d5a <_close>
 800e998:	1c43      	adds	r3, r0, #1
 800e99a:	d102      	bne.n	800e9a2 <_close_r+0x1a>
 800e99c:	682b      	ldr	r3, [r5, #0]
 800e99e:	b103      	cbz	r3, 800e9a2 <_close_r+0x1a>
 800e9a0:	6023      	str	r3, [r4, #0]
 800e9a2:	bd38      	pop	{r3, r4, r5, pc}
 800e9a4:	20001bd4 	.word	0x20001bd4

0800e9a8 <_lseek_r>:
 800e9a8:	b538      	push	{r3, r4, r5, lr}
 800e9aa:	4d07      	ldr	r5, [pc, #28]	@ (800e9c8 <_lseek_r+0x20>)
 800e9ac:	4604      	mov	r4, r0
 800e9ae:	4608      	mov	r0, r1
 800e9b0:	4611      	mov	r1, r2
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	602a      	str	r2, [r5, #0]
 800e9b6:	461a      	mov	r2, r3
 800e9b8:	f7f4 f9f6 	bl	8002da8 <_lseek>
 800e9bc:	1c43      	adds	r3, r0, #1
 800e9be:	d102      	bne.n	800e9c6 <_lseek_r+0x1e>
 800e9c0:	682b      	ldr	r3, [r5, #0]
 800e9c2:	b103      	cbz	r3, 800e9c6 <_lseek_r+0x1e>
 800e9c4:	6023      	str	r3, [r4, #0]
 800e9c6:	bd38      	pop	{r3, r4, r5, pc}
 800e9c8:	20001bd4 	.word	0x20001bd4

0800e9cc <_read_r>:
 800e9cc:	b538      	push	{r3, r4, r5, lr}
 800e9ce:	4d07      	ldr	r5, [pc, #28]	@ (800e9ec <_read_r+0x20>)
 800e9d0:	4604      	mov	r4, r0
 800e9d2:	4608      	mov	r0, r1
 800e9d4:	4611      	mov	r1, r2
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	602a      	str	r2, [r5, #0]
 800e9da:	461a      	mov	r2, r3
 800e9dc:	f7f4 f9a0 	bl	8002d20 <_read>
 800e9e0:	1c43      	adds	r3, r0, #1
 800e9e2:	d102      	bne.n	800e9ea <_read_r+0x1e>
 800e9e4:	682b      	ldr	r3, [r5, #0]
 800e9e6:	b103      	cbz	r3, 800e9ea <_read_r+0x1e>
 800e9e8:	6023      	str	r3, [r4, #0]
 800e9ea:	bd38      	pop	{r3, r4, r5, pc}
 800e9ec:	20001bd4 	.word	0x20001bd4

0800e9f0 <_write_r>:
 800e9f0:	b538      	push	{r3, r4, r5, lr}
 800e9f2:	4d07      	ldr	r5, [pc, #28]	@ (800ea10 <_write_r+0x20>)
 800e9f4:	4604      	mov	r4, r0
 800e9f6:	4608      	mov	r0, r1
 800e9f8:	4611      	mov	r1, r2
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	602a      	str	r2, [r5, #0]
 800e9fe:	461a      	mov	r2, r3
 800ea00:	f7fc f932 	bl	800ac68 <_write>
 800ea04:	1c43      	adds	r3, r0, #1
 800ea06:	d102      	bne.n	800ea0e <_write_r+0x1e>
 800ea08:	682b      	ldr	r3, [r5, #0]
 800ea0a:	b103      	cbz	r3, 800ea0e <_write_r+0x1e>
 800ea0c:	6023      	str	r3, [r4, #0]
 800ea0e:	bd38      	pop	{r3, r4, r5, pc}
 800ea10:	20001bd4 	.word	0x20001bd4

0800ea14 <__errno>:
 800ea14:	4b01      	ldr	r3, [pc, #4]	@ (800ea1c <__errno+0x8>)
 800ea16:	6818      	ldr	r0, [r3, #0]
 800ea18:	4770      	bx	lr
 800ea1a:	bf00      	nop
 800ea1c:	20000044 	.word	0x20000044

0800ea20 <__libc_init_array>:
 800ea20:	b570      	push	{r4, r5, r6, lr}
 800ea22:	4d0d      	ldr	r5, [pc, #52]	@ (800ea58 <__libc_init_array+0x38>)
 800ea24:	4c0d      	ldr	r4, [pc, #52]	@ (800ea5c <__libc_init_array+0x3c>)
 800ea26:	1b64      	subs	r4, r4, r5
 800ea28:	10a4      	asrs	r4, r4, #2
 800ea2a:	2600      	movs	r6, #0
 800ea2c:	42a6      	cmp	r6, r4
 800ea2e:	d109      	bne.n	800ea44 <__libc_init_array+0x24>
 800ea30:	4d0b      	ldr	r5, [pc, #44]	@ (800ea60 <__libc_init_array+0x40>)
 800ea32:	4c0c      	ldr	r4, [pc, #48]	@ (800ea64 <__libc_init_array+0x44>)
 800ea34:	f000 ff1a 	bl	800f86c <_init>
 800ea38:	1b64      	subs	r4, r4, r5
 800ea3a:	10a4      	asrs	r4, r4, #2
 800ea3c:	2600      	movs	r6, #0
 800ea3e:	42a6      	cmp	r6, r4
 800ea40:	d105      	bne.n	800ea4e <__libc_init_array+0x2e>
 800ea42:	bd70      	pop	{r4, r5, r6, pc}
 800ea44:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea48:	4798      	blx	r3
 800ea4a:	3601      	adds	r6, #1
 800ea4c:	e7ee      	b.n	800ea2c <__libc_init_array+0xc>
 800ea4e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea52:	4798      	blx	r3
 800ea54:	3601      	adds	r6, #1
 800ea56:	e7f2      	b.n	800ea3e <__libc_init_array+0x1e>
 800ea58:	08011624 	.word	0x08011624
 800ea5c:	08011624 	.word	0x08011624
 800ea60:	08011624 	.word	0x08011624
 800ea64:	08011628 	.word	0x08011628

0800ea68 <__retarget_lock_init_recursive>:
 800ea68:	4770      	bx	lr

0800ea6a <__retarget_lock_acquire_recursive>:
 800ea6a:	4770      	bx	lr

0800ea6c <__retarget_lock_release_recursive>:
 800ea6c:	4770      	bx	lr

0800ea6e <memcpy>:
 800ea6e:	440a      	add	r2, r1
 800ea70:	4291      	cmp	r1, r2
 800ea72:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ea76:	d100      	bne.n	800ea7a <memcpy+0xc>
 800ea78:	4770      	bx	lr
 800ea7a:	b510      	push	{r4, lr}
 800ea7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea80:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea84:	4291      	cmp	r1, r2
 800ea86:	d1f9      	bne.n	800ea7c <memcpy+0xe>
 800ea88:	bd10      	pop	{r4, pc}
	...

0800ea8c <_free_r>:
 800ea8c:	b538      	push	{r3, r4, r5, lr}
 800ea8e:	4605      	mov	r5, r0
 800ea90:	2900      	cmp	r1, #0
 800ea92:	d041      	beq.n	800eb18 <_free_r+0x8c>
 800ea94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea98:	1f0c      	subs	r4, r1, #4
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	bfb8      	it	lt
 800ea9e:	18e4      	addlt	r4, r4, r3
 800eaa0:	f000 f8e0 	bl	800ec64 <__malloc_lock>
 800eaa4:	4a1d      	ldr	r2, [pc, #116]	@ (800eb1c <_free_r+0x90>)
 800eaa6:	6813      	ldr	r3, [r2, #0]
 800eaa8:	b933      	cbnz	r3, 800eab8 <_free_r+0x2c>
 800eaaa:	6063      	str	r3, [r4, #4]
 800eaac:	6014      	str	r4, [r2, #0]
 800eaae:	4628      	mov	r0, r5
 800eab0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eab4:	f000 b8dc 	b.w	800ec70 <__malloc_unlock>
 800eab8:	42a3      	cmp	r3, r4
 800eaba:	d908      	bls.n	800eace <_free_r+0x42>
 800eabc:	6820      	ldr	r0, [r4, #0]
 800eabe:	1821      	adds	r1, r4, r0
 800eac0:	428b      	cmp	r3, r1
 800eac2:	bf01      	itttt	eq
 800eac4:	6819      	ldreq	r1, [r3, #0]
 800eac6:	685b      	ldreq	r3, [r3, #4]
 800eac8:	1809      	addeq	r1, r1, r0
 800eaca:	6021      	streq	r1, [r4, #0]
 800eacc:	e7ed      	b.n	800eaaa <_free_r+0x1e>
 800eace:	461a      	mov	r2, r3
 800ead0:	685b      	ldr	r3, [r3, #4]
 800ead2:	b10b      	cbz	r3, 800ead8 <_free_r+0x4c>
 800ead4:	42a3      	cmp	r3, r4
 800ead6:	d9fa      	bls.n	800eace <_free_r+0x42>
 800ead8:	6811      	ldr	r1, [r2, #0]
 800eada:	1850      	adds	r0, r2, r1
 800eadc:	42a0      	cmp	r0, r4
 800eade:	d10b      	bne.n	800eaf8 <_free_r+0x6c>
 800eae0:	6820      	ldr	r0, [r4, #0]
 800eae2:	4401      	add	r1, r0
 800eae4:	1850      	adds	r0, r2, r1
 800eae6:	4283      	cmp	r3, r0
 800eae8:	6011      	str	r1, [r2, #0]
 800eaea:	d1e0      	bne.n	800eaae <_free_r+0x22>
 800eaec:	6818      	ldr	r0, [r3, #0]
 800eaee:	685b      	ldr	r3, [r3, #4]
 800eaf0:	6053      	str	r3, [r2, #4]
 800eaf2:	4408      	add	r0, r1
 800eaf4:	6010      	str	r0, [r2, #0]
 800eaf6:	e7da      	b.n	800eaae <_free_r+0x22>
 800eaf8:	d902      	bls.n	800eb00 <_free_r+0x74>
 800eafa:	230c      	movs	r3, #12
 800eafc:	602b      	str	r3, [r5, #0]
 800eafe:	e7d6      	b.n	800eaae <_free_r+0x22>
 800eb00:	6820      	ldr	r0, [r4, #0]
 800eb02:	1821      	adds	r1, r4, r0
 800eb04:	428b      	cmp	r3, r1
 800eb06:	bf04      	itt	eq
 800eb08:	6819      	ldreq	r1, [r3, #0]
 800eb0a:	685b      	ldreq	r3, [r3, #4]
 800eb0c:	6063      	str	r3, [r4, #4]
 800eb0e:	bf04      	itt	eq
 800eb10:	1809      	addeq	r1, r1, r0
 800eb12:	6021      	streq	r1, [r4, #0]
 800eb14:	6054      	str	r4, [r2, #4]
 800eb16:	e7ca      	b.n	800eaae <_free_r+0x22>
 800eb18:	bd38      	pop	{r3, r4, r5, pc}
 800eb1a:	bf00      	nop
 800eb1c:	20001be0 	.word	0x20001be0

0800eb20 <sbrk_aligned>:
 800eb20:	b570      	push	{r4, r5, r6, lr}
 800eb22:	4e0f      	ldr	r6, [pc, #60]	@ (800eb60 <sbrk_aligned+0x40>)
 800eb24:	460c      	mov	r4, r1
 800eb26:	6831      	ldr	r1, [r6, #0]
 800eb28:	4605      	mov	r5, r0
 800eb2a:	b911      	cbnz	r1, 800eb32 <sbrk_aligned+0x12>
 800eb2c:	f000 fe58 	bl	800f7e0 <_sbrk_r>
 800eb30:	6030      	str	r0, [r6, #0]
 800eb32:	4621      	mov	r1, r4
 800eb34:	4628      	mov	r0, r5
 800eb36:	f000 fe53 	bl	800f7e0 <_sbrk_r>
 800eb3a:	1c43      	adds	r3, r0, #1
 800eb3c:	d103      	bne.n	800eb46 <sbrk_aligned+0x26>
 800eb3e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800eb42:	4620      	mov	r0, r4
 800eb44:	bd70      	pop	{r4, r5, r6, pc}
 800eb46:	1cc4      	adds	r4, r0, #3
 800eb48:	f024 0403 	bic.w	r4, r4, #3
 800eb4c:	42a0      	cmp	r0, r4
 800eb4e:	d0f8      	beq.n	800eb42 <sbrk_aligned+0x22>
 800eb50:	1a21      	subs	r1, r4, r0
 800eb52:	4628      	mov	r0, r5
 800eb54:	f000 fe44 	bl	800f7e0 <_sbrk_r>
 800eb58:	3001      	adds	r0, #1
 800eb5a:	d1f2      	bne.n	800eb42 <sbrk_aligned+0x22>
 800eb5c:	e7ef      	b.n	800eb3e <sbrk_aligned+0x1e>
 800eb5e:	bf00      	nop
 800eb60:	20001bdc 	.word	0x20001bdc

0800eb64 <_malloc_r>:
 800eb64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb68:	1ccd      	adds	r5, r1, #3
 800eb6a:	f025 0503 	bic.w	r5, r5, #3
 800eb6e:	3508      	adds	r5, #8
 800eb70:	2d0c      	cmp	r5, #12
 800eb72:	bf38      	it	cc
 800eb74:	250c      	movcc	r5, #12
 800eb76:	2d00      	cmp	r5, #0
 800eb78:	4606      	mov	r6, r0
 800eb7a:	db01      	blt.n	800eb80 <_malloc_r+0x1c>
 800eb7c:	42a9      	cmp	r1, r5
 800eb7e:	d904      	bls.n	800eb8a <_malloc_r+0x26>
 800eb80:	230c      	movs	r3, #12
 800eb82:	6033      	str	r3, [r6, #0]
 800eb84:	2000      	movs	r0, #0
 800eb86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ec60 <_malloc_r+0xfc>
 800eb8e:	f000 f869 	bl	800ec64 <__malloc_lock>
 800eb92:	f8d8 3000 	ldr.w	r3, [r8]
 800eb96:	461c      	mov	r4, r3
 800eb98:	bb44      	cbnz	r4, 800ebec <_malloc_r+0x88>
 800eb9a:	4629      	mov	r1, r5
 800eb9c:	4630      	mov	r0, r6
 800eb9e:	f7ff ffbf 	bl	800eb20 <sbrk_aligned>
 800eba2:	1c43      	adds	r3, r0, #1
 800eba4:	4604      	mov	r4, r0
 800eba6:	d158      	bne.n	800ec5a <_malloc_r+0xf6>
 800eba8:	f8d8 4000 	ldr.w	r4, [r8]
 800ebac:	4627      	mov	r7, r4
 800ebae:	2f00      	cmp	r7, #0
 800ebb0:	d143      	bne.n	800ec3a <_malloc_r+0xd6>
 800ebb2:	2c00      	cmp	r4, #0
 800ebb4:	d04b      	beq.n	800ec4e <_malloc_r+0xea>
 800ebb6:	6823      	ldr	r3, [r4, #0]
 800ebb8:	4639      	mov	r1, r7
 800ebba:	4630      	mov	r0, r6
 800ebbc:	eb04 0903 	add.w	r9, r4, r3
 800ebc0:	f000 fe0e 	bl	800f7e0 <_sbrk_r>
 800ebc4:	4581      	cmp	r9, r0
 800ebc6:	d142      	bne.n	800ec4e <_malloc_r+0xea>
 800ebc8:	6821      	ldr	r1, [r4, #0]
 800ebca:	1a6d      	subs	r5, r5, r1
 800ebcc:	4629      	mov	r1, r5
 800ebce:	4630      	mov	r0, r6
 800ebd0:	f7ff ffa6 	bl	800eb20 <sbrk_aligned>
 800ebd4:	3001      	adds	r0, #1
 800ebd6:	d03a      	beq.n	800ec4e <_malloc_r+0xea>
 800ebd8:	6823      	ldr	r3, [r4, #0]
 800ebda:	442b      	add	r3, r5
 800ebdc:	6023      	str	r3, [r4, #0]
 800ebde:	f8d8 3000 	ldr.w	r3, [r8]
 800ebe2:	685a      	ldr	r2, [r3, #4]
 800ebe4:	bb62      	cbnz	r2, 800ec40 <_malloc_r+0xdc>
 800ebe6:	f8c8 7000 	str.w	r7, [r8]
 800ebea:	e00f      	b.n	800ec0c <_malloc_r+0xa8>
 800ebec:	6822      	ldr	r2, [r4, #0]
 800ebee:	1b52      	subs	r2, r2, r5
 800ebf0:	d420      	bmi.n	800ec34 <_malloc_r+0xd0>
 800ebf2:	2a0b      	cmp	r2, #11
 800ebf4:	d917      	bls.n	800ec26 <_malloc_r+0xc2>
 800ebf6:	1961      	adds	r1, r4, r5
 800ebf8:	42a3      	cmp	r3, r4
 800ebfa:	6025      	str	r5, [r4, #0]
 800ebfc:	bf18      	it	ne
 800ebfe:	6059      	strne	r1, [r3, #4]
 800ec00:	6863      	ldr	r3, [r4, #4]
 800ec02:	bf08      	it	eq
 800ec04:	f8c8 1000 	streq.w	r1, [r8]
 800ec08:	5162      	str	r2, [r4, r5]
 800ec0a:	604b      	str	r3, [r1, #4]
 800ec0c:	4630      	mov	r0, r6
 800ec0e:	f000 f82f 	bl	800ec70 <__malloc_unlock>
 800ec12:	f104 000b 	add.w	r0, r4, #11
 800ec16:	1d23      	adds	r3, r4, #4
 800ec18:	f020 0007 	bic.w	r0, r0, #7
 800ec1c:	1ac2      	subs	r2, r0, r3
 800ec1e:	bf1c      	itt	ne
 800ec20:	1a1b      	subne	r3, r3, r0
 800ec22:	50a3      	strne	r3, [r4, r2]
 800ec24:	e7af      	b.n	800eb86 <_malloc_r+0x22>
 800ec26:	6862      	ldr	r2, [r4, #4]
 800ec28:	42a3      	cmp	r3, r4
 800ec2a:	bf0c      	ite	eq
 800ec2c:	f8c8 2000 	streq.w	r2, [r8]
 800ec30:	605a      	strne	r2, [r3, #4]
 800ec32:	e7eb      	b.n	800ec0c <_malloc_r+0xa8>
 800ec34:	4623      	mov	r3, r4
 800ec36:	6864      	ldr	r4, [r4, #4]
 800ec38:	e7ae      	b.n	800eb98 <_malloc_r+0x34>
 800ec3a:	463c      	mov	r4, r7
 800ec3c:	687f      	ldr	r7, [r7, #4]
 800ec3e:	e7b6      	b.n	800ebae <_malloc_r+0x4a>
 800ec40:	461a      	mov	r2, r3
 800ec42:	685b      	ldr	r3, [r3, #4]
 800ec44:	42a3      	cmp	r3, r4
 800ec46:	d1fb      	bne.n	800ec40 <_malloc_r+0xdc>
 800ec48:	2300      	movs	r3, #0
 800ec4a:	6053      	str	r3, [r2, #4]
 800ec4c:	e7de      	b.n	800ec0c <_malloc_r+0xa8>
 800ec4e:	230c      	movs	r3, #12
 800ec50:	6033      	str	r3, [r6, #0]
 800ec52:	4630      	mov	r0, r6
 800ec54:	f000 f80c 	bl	800ec70 <__malloc_unlock>
 800ec58:	e794      	b.n	800eb84 <_malloc_r+0x20>
 800ec5a:	6005      	str	r5, [r0, #0]
 800ec5c:	e7d6      	b.n	800ec0c <_malloc_r+0xa8>
 800ec5e:	bf00      	nop
 800ec60:	20001be0 	.word	0x20001be0

0800ec64 <__malloc_lock>:
 800ec64:	4801      	ldr	r0, [pc, #4]	@ (800ec6c <__malloc_lock+0x8>)
 800ec66:	f7ff bf00 	b.w	800ea6a <__retarget_lock_acquire_recursive>
 800ec6a:	bf00      	nop
 800ec6c:	20001bd8 	.word	0x20001bd8

0800ec70 <__malloc_unlock>:
 800ec70:	4801      	ldr	r0, [pc, #4]	@ (800ec78 <__malloc_unlock+0x8>)
 800ec72:	f7ff befb 	b.w	800ea6c <__retarget_lock_release_recursive>
 800ec76:	bf00      	nop
 800ec78:	20001bd8 	.word	0x20001bd8

0800ec7c <__ssputs_r>:
 800ec7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec80:	688e      	ldr	r6, [r1, #8]
 800ec82:	461f      	mov	r7, r3
 800ec84:	42be      	cmp	r6, r7
 800ec86:	680b      	ldr	r3, [r1, #0]
 800ec88:	4682      	mov	sl, r0
 800ec8a:	460c      	mov	r4, r1
 800ec8c:	4690      	mov	r8, r2
 800ec8e:	d82d      	bhi.n	800ecec <__ssputs_r+0x70>
 800ec90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ec98:	d026      	beq.n	800ece8 <__ssputs_r+0x6c>
 800ec9a:	6965      	ldr	r5, [r4, #20]
 800ec9c:	6909      	ldr	r1, [r1, #16]
 800ec9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eca2:	eba3 0901 	sub.w	r9, r3, r1
 800eca6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ecaa:	1c7b      	adds	r3, r7, #1
 800ecac:	444b      	add	r3, r9
 800ecae:	106d      	asrs	r5, r5, #1
 800ecb0:	429d      	cmp	r5, r3
 800ecb2:	bf38      	it	cc
 800ecb4:	461d      	movcc	r5, r3
 800ecb6:	0553      	lsls	r3, r2, #21
 800ecb8:	d527      	bpl.n	800ed0a <__ssputs_r+0x8e>
 800ecba:	4629      	mov	r1, r5
 800ecbc:	f7ff ff52 	bl	800eb64 <_malloc_r>
 800ecc0:	4606      	mov	r6, r0
 800ecc2:	b360      	cbz	r0, 800ed1e <__ssputs_r+0xa2>
 800ecc4:	6921      	ldr	r1, [r4, #16]
 800ecc6:	464a      	mov	r2, r9
 800ecc8:	f7ff fed1 	bl	800ea6e <memcpy>
 800eccc:	89a3      	ldrh	r3, [r4, #12]
 800ecce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ecd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecd6:	81a3      	strh	r3, [r4, #12]
 800ecd8:	6126      	str	r6, [r4, #16]
 800ecda:	6165      	str	r5, [r4, #20]
 800ecdc:	444e      	add	r6, r9
 800ecde:	eba5 0509 	sub.w	r5, r5, r9
 800ece2:	6026      	str	r6, [r4, #0]
 800ece4:	60a5      	str	r5, [r4, #8]
 800ece6:	463e      	mov	r6, r7
 800ece8:	42be      	cmp	r6, r7
 800ecea:	d900      	bls.n	800ecee <__ssputs_r+0x72>
 800ecec:	463e      	mov	r6, r7
 800ecee:	6820      	ldr	r0, [r4, #0]
 800ecf0:	4632      	mov	r2, r6
 800ecf2:	4641      	mov	r1, r8
 800ecf4:	f000 fd2a 	bl	800f74c <memmove>
 800ecf8:	68a3      	ldr	r3, [r4, #8]
 800ecfa:	1b9b      	subs	r3, r3, r6
 800ecfc:	60a3      	str	r3, [r4, #8]
 800ecfe:	6823      	ldr	r3, [r4, #0]
 800ed00:	4433      	add	r3, r6
 800ed02:	6023      	str	r3, [r4, #0]
 800ed04:	2000      	movs	r0, #0
 800ed06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed0a:	462a      	mov	r2, r5
 800ed0c:	f000 fd78 	bl	800f800 <_realloc_r>
 800ed10:	4606      	mov	r6, r0
 800ed12:	2800      	cmp	r0, #0
 800ed14:	d1e0      	bne.n	800ecd8 <__ssputs_r+0x5c>
 800ed16:	6921      	ldr	r1, [r4, #16]
 800ed18:	4650      	mov	r0, sl
 800ed1a:	f7ff feb7 	bl	800ea8c <_free_r>
 800ed1e:	230c      	movs	r3, #12
 800ed20:	f8ca 3000 	str.w	r3, [sl]
 800ed24:	89a3      	ldrh	r3, [r4, #12]
 800ed26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed2a:	81a3      	strh	r3, [r4, #12]
 800ed2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ed30:	e7e9      	b.n	800ed06 <__ssputs_r+0x8a>
	...

0800ed34 <_svfiprintf_r>:
 800ed34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed38:	4698      	mov	r8, r3
 800ed3a:	898b      	ldrh	r3, [r1, #12]
 800ed3c:	061b      	lsls	r3, r3, #24
 800ed3e:	b09d      	sub	sp, #116	@ 0x74
 800ed40:	4607      	mov	r7, r0
 800ed42:	460d      	mov	r5, r1
 800ed44:	4614      	mov	r4, r2
 800ed46:	d510      	bpl.n	800ed6a <_svfiprintf_r+0x36>
 800ed48:	690b      	ldr	r3, [r1, #16]
 800ed4a:	b973      	cbnz	r3, 800ed6a <_svfiprintf_r+0x36>
 800ed4c:	2140      	movs	r1, #64	@ 0x40
 800ed4e:	f7ff ff09 	bl	800eb64 <_malloc_r>
 800ed52:	6028      	str	r0, [r5, #0]
 800ed54:	6128      	str	r0, [r5, #16]
 800ed56:	b930      	cbnz	r0, 800ed66 <_svfiprintf_r+0x32>
 800ed58:	230c      	movs	r3, #12
 800ed5a:	603b      	str	r3, [r7, #0]
 800ed5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ed60:	b01d      	add	sp, #116	@ 0x74
 800ed62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed66:	2340      	movs	r3, #64	@ 0x40
 800ed68:	616b      	str	r3, [r5, #20]
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed6e:	2320      	movs	r3, #32
 800ed70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ed74:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed78:	2330      	movs	r3, #48	@ 0x30
 800ed7a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ef18 <_svfiprintf_r+0x1e4>
 800ed7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed82:	f04f 0901 	mov.w	r9, #1
 800ed86:	4623      	mov	r3, r4
 800ed88:	469a      	mov	sl, r3
 800ed8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed8e:	b10a      	cbz	r2, 800ed94 <_svfiprintf_r+0x60>
 800ed90:	2a25      	cmp	r2, #37	@ 0x25
 800ed92:	d1f9      	bne.n	800ed88 <_svfiprintf_r+0x54>
 800ed94:	ebba 0b04 	subs.w	fp, sl, r4
 800ed98:	d00b      	beq.n	800edb2 <_svfiprintf_r+0x7e>
 800ed9a:	465b      	mov	r3, fp
 800ed9c:	4622      	mov	r2, r4
 800ed9e:	4629      	mov	r1, r5
 800eda0:	4638      	mov	r0, r7
 800eda2:	f7ff ff6b 	bl	800ec7c <__ssputs_r>
 800eda6:	3001      	adds	r0, #1
 800eda8:	f000 80a7 	beq.w	800eefa <_svfiprintf_r+0x1c6>
 800edac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800edae:	445a      	add	r2, fp
 800edb0:	9209      	str	r2, [sp, #36]	@ 0x24
 800edb2:	f89a 3000 	ldrb.w	r3, [sl]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	f000 809f 	beq.w	800eefa <_svfiprintf_r+0x1c6>
 800edbc:	2300      	movs	r3, #0
 800edbe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800edc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800edc6:	f10a 0a01 	add.w	sl, sl, #1
 800edca:	9304      	str	r3, [sp, #16]
 800edcc:	9307      	str	r3, [sp, #28]
 800edce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800edd2:	931a      	str	r3, [sp, #104]	@ 0x68
 800edd4:	4654      	mov	r4, sl
 800edd6:	2205      	movs	r2, #5
 800edd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eddc:	484e      	ldr	r0, [pc, #312]	@ (800ef18 <_svfiprintf_r+0x1e4>)
 800edde:	f7f1 f9d7 	bl	8000190 <memchr>
 800ede2:	9a04      	ldr	r2, [sp, #16]
 800ede4:	b9d8      	cbnz	r0, 800ee1e <_svfiprintf_r+0xea>
 800ede6:	06d0      	lsls	r0, r2, #27
 800ede8:	bf44      	itt	mi
 800edea:	2320      	movmi	r3, #32
 800edec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800edf0:	0711      	lsls	r1, r2, #28
 800edf2:	bf44      	itt	mi
 800edf4:	232b      	movmi	r3, #43	@ 0x2b
 800edf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800edfa:	f89a 3000 	ldrb.w	r3, [sl]
 800edfe:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee00:	d015      	beq.n	800ee2e <_svfiprintf_r+0xfa>
 800ee02:	9a07      	ldr	r2, [sp, #28]
 800ee04:	4654      	mov	r4, sl
 800ee06:	2000      	movs	r0, #0
 800ee08:	f04f 0c0a 	mov.w	ip, #10
 800ee0c:	4621      	mov	r1, r4
 800ee0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee12:	3b30      	subs	r3, #48	@ 0x30
 800ee14:	2b09      	cmp	r3, #9
 800ee16:	d94b      	bls.n	800eeb0 <_svfiprintf_r+0x17c>
 800ee18:	b1b0      	cbz	r0, 800ee48 <_svfiprintf_r+0x114>
 800ee1a:	9207      	str	r2, [sp, #28]
 800ee1c:	e014      	b.n	800ee48 <_svfiprintf_r+0x114>
 800ee1e:	eba0 0308 	sub.w	r3, r0, r8
 800ee22:	fa09 f303 	lsl.w	r3, r9, r3
 800ee26:	4313      	orrs	r3, r2
 800ee28:	9304      	str	r3, [sp, #16]
 800ee2a:	46a2      	mov	sl, r4
 800ee2c:	e7d2      	b.n	800edd4 <_svfiprintf_r+0xa0>
 800ee2e:	9b03      	ldr	r3, [sp, #12]
 800ee30:	1d19      	adds	r1, r3, #4
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	9103      	str	r1, [sp, #12]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	bfbb      	ittet	lt
 800ee3a:	425b      	neglt	r3, r3
 800ee3c:	f042 0202 	orrlt.w	r2, r2, #2
 800ee40:	9307      	strge	r3, [sp, #28]
 800ee42:	9307      	strlt	r3, [sp, #28]
 800ee44:	bfb8      	it	lt
 800ee46:	9204      	strlt	r2, [sp, #16]
 800ee48:	7823      	ldrb	r3, [r4, #0]
 800ee4a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ee4c:	d10a      	bne.n	800ee64 <_svfiprintf_r+0x130>
 800ee4e:	7863      	ldrb	r3, [r4, #1]
 800ee50:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee52:	d132      	bne.n	800eeba <_svfiprintf_r+0x186>
 800ee54:	9b03      	ldr	r3, [sp, #12]
 800ee56:	1d1a      	adds	r2, r3, #4
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	9203      	str	r2, [sp, #12]
 800ee5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ee60:	3402      	adds	r4, #2
 800ee62:	9305      	str	r3, [sp, #20]
 800ee64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ef28 <_svfiprintf_r+0x1f4>
 800ee68:	7821      	ldrb	r1, [r4, #0]
 800ee6a:	2203      	movs	r2, #3
 800ee6c:	4650      	mov	r0, sl
 800ee6e:	f7f1 f98f 	bl	8000190 <memchr>
 800ee72:	b138      	cbz	r0, 800ee84 <_svfiprintf_r+0x150>
 800ee74:	9b04      	ldr	r3, [sp, #16]
 800ee76:	eba0 000a 	sub.w	r0, r0, sl
 800ee7a:	2240      	movs	r2, #64	@ 0x40
 800ee7c:	4082      	lsls	r2, r0
 800ee7e:	4313      	orrs	r3, r2
 800ee80:	3401      	adds	r4, #1
 800ee82:	9304      	str	r3, [sp, #16]
 800ee84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee88:	4824      	ldr	r0, [pc, #144]	@ (800ef1c <_svfiprintf_r+0x1e8>)
 800ee8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee8e:	2206      	movs	r2, #6
 800ee90:	f7f1 f97e 	bl	8000190 <memchr>
 800ee94:	2800      	cmp	r0, #0
 800ee96:	d036      	beq.n	800ef06 <_svfiprintf_r+0x1d2>
 800ee98:	4b21      	ldr	r3, [pc, #132]	@ (800ef20 <_svfiprintf_r+0x1ec>)
 800ee9a:	bb1b      	cbnz	r3, 800eee4 <_svfiprintf_r+0x1b0>
 800ee9c:	9b03      	ldr	r3, [sp, #12]
 800ee9e:	3307      	adds	r3, #7
 800eea0:	f023 0307 	bic.w	r3, r3, #7
 800eea4:	3308      	adds	r3, #8
 800eea6:	9303      	str	r3, [sp, #12]
 800eea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eeaa:	4433      	add	r3, r6
 800eeac:	9309      	str	r3, [sp, #36]	@ 0x24
 800eeae:	e76a      	b.n	800ed86 <_svfiprintf_r+0x52>
 800eeb0:	fb0c 3202 	mla	r2, ip, r2, r3
 800eeb4:	460c      	mov	r4, r1
 800eeb6:	2001      	movs	r0, #1
 800eeb8:	e7a8      	b.n	800ee0c <_svfiprintf_r+0xd8>
 800eeba:	2300      	movs	r3, #0
 800eebc:	3401      	adds	r4, #1
 800eebe:	9305      	str	r3, [sp, #20]
 800eec0:	4619      	mov	r1, r3
 800eec2:	f04f 0c0a 	mov.w	ip, #10
 800eec6:	4620      	mov	r0, r4
 800eec8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eecc:	3a30      	subs	r2, #48	@ 0x30
 800eece:	2a09      	cmp	r2, #9
 800eed0:	d903      	bls.n	800eeda <_svfiprintf_r+0x1a6>
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d0c6      	beq.n	800ee64 <_svfiprintf_r+0x130>
 800eed6:	9105      	str	r1, [sp, #20]
 800eed8:	e7c4      	b.n	800ee64 <_svfiprintf_r+0x130>
 800eeda:	fb0c 2101 	mla	r1, ip, r1, r2
 800eede:	4604      	mov	r4, r0
 800eee0:	2301      	movs	r3, #1
 800eee2:	e7f0      	b.n	800eec6 <_svfiprintf_r+0x192>
 800eee4:	ab03      	add	r3, sp, #12
 800eee6:	9300      	str	r3, [sp, #0]
 800eee8:	462a      	mov	r2, r5
 800eeea:	4b0e      	ldr	r3, [pc, #56]	@ (800ef24 <_svfiprintf_r+0x1f0>)
 800eeec:	a904      	add	r1, sp, #16
 800eeee:	4638      	mov	r0, r7
 800eef0:	f3af 8000 	nop.w
 800eef4:	1c42      	adds	r2, r0, #1
 800eef6:	4606      	mov	r6, r0
 800eef8:	d1d6      	bne.n	800eea8 <_svfiprintf_r+0x174>
 800eefa:	89ab      	ldrh	r3, [r5, #12]
 800eefc:	065b      	lsls	r3, r3, #25
 800eefe:	f53f af2d 	bmi.w	800ed5c <_svfiprintf_r+0x28>
 800ef02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ef04:	e72c      	b.n	800ed60 <_svfiprintf_r+0x2c>
 800ef06:	ab03      	add	r3, sp, #12
 800ef08:	9300      	str	r3, [sp, #0]
 800ef0a:	462a      	mov	r2, r5
 800ef0c:	4b05      	ldr	r3, [pc, #20]	@ (800ef24 <_svfiprintf_r+0x1f0>)
 800ef0e:	a904      	add	r1, sp, #16
 800ef10:	4638      	mov	r0, r7
 800ef12:	f000 f9bb 	bl	800f28c <_printf_i>
 800ef16:	e7ed      	b.n	800eef4 <_svfiprintf_r+0x1c0>
 800ef18:	080115e7 	.word	0x080115e7
 800ef1c:	080115f1 	.word	0x080115f1
 800ef20:	00000000 	.word	0x00000000
 800ef24:	0800ec7d 	.word	0x0800ec7d
 800ef28:	080115ed 	.word	0x080115ed

0800ef2c <__sfputc_r>:
 800ef2c:	6893      	ldr	r3, [r2, #8]
 800ef2e:	3b01      	subs	r3, #1
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	b410      	push	{r4}
 800ef34:	6093      	str	r3, [r2, #8]
 800ef36:	da08      	bge.n	800ef4a <__sfputc_r+0x1e>
 800ef38:	6994      	ldr	r4, [r2, #24]
 800ef3a:	42a3      	cmp	r3, r4
 800ef3c:	db01      	blt.n	800ef42 <__sfputc_r+0x16>
 800ef3e:	290a      	cmp	r1, #10
 800ef40:	d103      	bne.n	800ef4a <__sfputc_r+0x1e>
 800ef42:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef46:	f7ff bc6c 	b.w	800e822 <__swbuf_r>
 800ef4a:	6813      	ldr	r3, [r2, #0]
 800ef4c:	1c58      	adds	r0, r3, #1
 800ef4e:	6010      	str	r0, [r2, #0]
 800ef50:	7019      	strb	r1, [r3, #0]
 800ef52:	4608      	mov	r0, r1
 800ef54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef58:	4770      	bx	lr

0800ef5a <__sfputs_r>:
 800ef5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef5c:	4606      	mov	r6, r0
 800ef5e:	460f      	mov	r7, r1
 800ef60:	4614      	mov	r4, r2
 800ef62:	18d5      	adds	r5, r2, r3
 800ef64:	42ac      	cmp	r4, r5
 800ef66:	d101      	bne.n	800ef6c <__sfputs_r+0x12>
 800ef68:	2000      	movs	r0, #0
 800ef6a:	e007      	b.n	800ef7c <__sfputs_r+0x22>
 800ef6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef70:	463a      	mov	r2, r7
 800ef72:	4630      	mov	r0, r6
 800ef74:	f7ff ffda 	bl	800ef2c <__sfputc_r>
 800ef78:	1c43      	adds	r3, r0, #1
 800ef7a:	d1f3      	bne.n	800ef64 <__sfputs_r+0xa>
 800ef7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ef80 <_vfiprintf_r>:
 800ef80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef84:	460d      	mov	r5, r1
 800ef86:	b09d      	sub	sp, #116	@ 0x74
 800ef88:	4614      	mov	r4, r2
 800ef8a:	4698      	mov	r8, r3
 800ef8c:	4606      	mov	r6, r0
 800ef8e:	b118      	cbz	r0, 800ef98 <_vfiprintf_r+0x18>
 800ef90:	6a03      	ldr	r3, [r0, #32]
 800ef92:	b90b      	cbnz	r3, 800ef98 <_vfiprintf_r+0x18>
 800ef94:	f7ff fb32 	bl	800e5fc <__sinit>
 800ef98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef9a:	07d9      	lsls	r1, r3, #31
 800ef9c:	d405      	bmi.n	800efaa <_vfiprintf_r+0x2a>
 800ef9e:	89ab      	ldrh	r3, [r5, #12]
 800efa0:	059a      	lsls	r2, r3, #22
 800efa2:	d402      	bmi.n	800efaa <_vfiprintf_r+0x2a>
 800efa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800efa6:	f7ff fd60 	bl	800ea6a <__retarget_lock_acquire_recursive>
 800efaa:	89ab      	ldrh	r3, [r5, #12]
 800efac:	071b      	lsls	r3, r3, #28
 800efae:	d501      	bpl.n	800efb4 <_vfiprintf_r+0x34>
 800efb0:	692b      	ldr	r3, [r5, #16]
 800efb2:	b99b      	cbnz	r3, 800efdc <_vfiprintf_r+0x5c>
 800efb4:	4629      	mov	r1, r5
 800efb6:	4630      	mov	r0, r6
 800efb8:	f7ff fc72 	bl	800e8a0 <__swsetup_r>
 800efbc:	b170      	cbz	r0, 800efdc <_vfiprintf_r+0x5c>
 800efbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800efc0:	07dc      	lsls	r4, r3, #31
 800efc2:	d504      	bpl.n	800efce <_vfiprintf_r+0x4e>
 800efc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800efc8:	b01d      	add	sp, #116	@ 0x74
 800efca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efce:	89ab      	ldrh	r3, [r5, #12]
 800efd0:	0598      	lsls	r0, r3, #22
 800efd2:	d4f7      	bmi.n	800efc4 <_vfiprintf_r+0x44>
 800efd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800efd6:	f7ff fd49 	bl	800ea6c <__retarget_lock_release_recursive>
 800efda:	e7f3      	b.n	800efc4 <_vfiprintf_r+0x44>
 800efdc:	2300      	movs	r3, #0
 800efde:	9309      	str	r3, [sp, #36]	@ 0x24
 800efe0:	2320      	movs	r3, #32
 800efe2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800efe6:	f8cd 800c 	str.w	r8, [sp, #12]
 800efea:	2330      	movs	r3, #48	@ 0x30
 800efec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f19c <_vfiprintf_r+0x21c>
 800eff0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eff4:	f04f 0901 	mov.w	r9, #1
 800eff8:	4623      	mov	r3, r4
 800effa:	469a      	mov	sl, r3
 800effc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f000:	b10a      	cbz	r2, 800f006 <_vfiprintf_r+0x86>
 800f002:	2a25      	cmp	r2, #37	@ 0x25
 800f004:	d1f9      	bne.n	800effa <_vfiprintf_r+0x7a>
 800f006:	ebba 0b04 	subs.w	fp, sl, r4
 800f00a:	d00b      	beq.n	800f024 <_vfiprintf_r+0xa4>
 800f00c:	465b      	mov	r3, fp
 800f00e:	4622      	mov	r2, r4
 800f010:	4629      	mov	r1, r5
 800f012:	4630      	mov	r0, r6
 800f014:	f7ff ffa1 	bl	800ef5a <__sfputs_r>
 800f018:	3001      	adds	r0, #1
 800f01a:	f000 80a7 	beq.w	800f16c <_vfiprintf_r+0x1ec>
 800f01e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f020:	445a      	add	r2, fp
 800f022:	9209      	str	r2, [sp, #36]	@ 0x24
 800f024:	f89a 3000 	ldrb.w	r3, [sl]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	f000 809f 	beq.w	800f16c <_vfiprintf_r+0x1ec>
 800f02e:	2300      	movs	r3, #0
 800f030:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f034:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f038:	f10a 0a01 	add.w	sl, sl, #1
 800f03c:	9304      	str	r3, [sp, #16]
 800f03e:	9307      	str	r3, [sp, #28]
 800f040:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f044:	931a      	str	r3, [sp, #104]	@ 0x68
 800f046:	4654      	mov	r4, sl
 800f048:	2205      	movs	r2, #5
 800f04a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f04e:	4853      	ldr	r0, [pc, #332]	@ (800f19c <_vfiprintf_r+0x21c>)
 800f050:	f7f1 f89e 	bl	8000190 <memchr>
 800f054:	9a04      	ldr	r2, [sp, #16]
 800f056:	b9d8      	cbnz	r0, 800f090 <_vfiprintf_r+0x110>
 800f058:	06d1      	lsls	r1, r2, #27
 800f05a:	bf44      	itt	mi
 800f05c:	2320      	movmi	r3, #32
 800f05e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f062:	0713      	lsls	r3, r2, #28
 800f064:	bf44      	itt	mi
 800f066:	232b      	movmi	r3, #43	@ 0x2b
 800f068:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f06c:	f89a 3000 	ldrb.w	r3, [sl]
 800f070:	2b2a      	cmp	r3, #42	@ 0x2a
 800f072:	d015      	beq.n	800f0a0 <_vfiprintf_r+0x120>
 800f074:	9a07      	ldr	r2, [sp, #28]
 800f076:	4654      	mov	r4, sl
 800f078:	2000      	movs	r0, #0
 800f07a:	f04f 0c0a 	mov.w	ip, #10
 800f07e:	4621      	mov	r1, r4
 800f080:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f084:	3b30      	subs	r3, #48	@ 0x30
 800f086:	2b09      	cmp	r3, #9
 800f088:	d94b      	bls.n	800f122 <_vfiprintf_r+0x1a2>
 800f08a:	b1b0      	cbz	r0, 800f0ba <_vfiprintf_r+0x13a>
 800f08c:	9207      	str	r2, [sp, #28]
 800f08e:	e014      	b.n	800f0ba <_vfiprintf_r+0x13a>
 800f090:	eba0 0308 	sub.w	r3, r0, r8
 800f094:	fa09 f303 	lsl.w	r3, r9, r3
 800f098:	4313      	orrs	r3, r2
 800f09a:	9304      	str	r3, [sp, #16]
 800f09c:	46a2      	mov	sl, r4
 800f09e:	e7d2      	b.n	800f046 <_vfiprintf_r+0xc6>
 800f0a0:	9b03      	ldr	r3, [sp, #12]
 800f0a2:	1d19      	adds	r1, r3, #4
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	9103      	str	r1, [sp, #12]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	bfbb      	ittet	lt
 800f0ac:	425b      	neglt	r3, r3
 800f0ae:	f042 0202 	orrlt.w	r2, r2, #2
 800f0b2:	9307      	strge	r3, [sp, #28]
 800f0b4:	9307      	strlt	r3, [sp, #28]
 800f0b6:	bfb8      	it	lt
 800f0b8:	9204      	strlt	r2, [sp, #16]
 800f0ba:	7823      	ldrb	r3, [r4, #0]
 800f0bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800f0be:	d10a      	bne.n	800f0d6 <_vfiprintf_r+0x156>
 800f0c0:	7863      	ldrb	r3, [r4, #1]
 800f0c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800f0c4:	d132      	bne.n	800f12c <_vfiprintf_r+0x1ac>
 800f0c6:	9b03      	ldr	r3, [sp, #12]
 800f0c8:	1d1a      	adds	r2, r3, #4
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	9203      	str	r2, [sp, #12]
 800f0ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f0d2:	3402      	adds	r4, #2
 800f0d4:	9305      	str	r3, [sp, #20]
 800f0d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f1ac <_vfiprintf_r+0x22c>
 800f0da:	7821      	ldrb	r1, [r4, #0]
 800f0dc:	2203      	movs	r2, #3
 800f0de:	4650      	mov	r0, sl
 800f0e0:	f7f1 f856 	bl	8000190 <memchr>
 800f0e4:	b138      	cbz	r0, 800f0f6 <_vfiprintf_r+0x176>
 800f0e6:	9b04      	ldr	r3, [sp, #16]
 800f0e8:	eba0 000a 	sub.w	r0, r0, sl
 800f0ec:	2240      	movs	r2, #64	@ 0x40
 800f0ee:	4082      	lsls	r2, r0
 800f0f0:	4313      	orrs	r3, r2
 800f0f2:	3401      	adds	r4, #1
 800f0f4:	9304      	str	r3, [sp, #16]
 800f0f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0fa:	4829      	ldr	r0, [pc, #164]	@ (800f1a0 <_vfiprintf_r+0x220>)
 800f0fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f100:	2206      	movs	r2, #6
 800f102:	f7f1 f845 	bl	8000190 <memchr>
 800f106:	2800      	cmp	r0, #0
 800f108:	d03f      	beq.n	800f18a <_vfiprintf_r+0x20a>
 800f10a:	4b26      	ldr	r3, [pc, #152]	@ (800f1a4 <_vfiprintf_r+0x224>)
 800f10c:	bb1b      	cbnz	r3, 800f156 <_vfiprintf_r+0x1d6>
 800f10e:	9b03      	ldr	r3, [sp, #12]
 800f110:	3307      	adds	r3, #7
 800f112:	f023 0307 	bic.w	r3, r3, #7
 800f116:	3308      	adds	r3, #8
 800f118:	9303      	str	r3, [sp, #12]
 800f11a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f11c:	443b      	add	r3, r7
 800f11e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f120:	e76a      	b.n	800eff8 <_vfiprintf_r+0x78>
 800f122:	fb0c 3202 	mla	r2, ip, r2, r3
 800f126:	460c      	mov	r4, r1
 800f128:	2001      	movs	r0, #1
 800f12a:	e7a8      	b.n	800f07e <_vfiprintf_r+0xfe>
 800f12c:	2300      	movs	r3, #0
 800f12e:	3401      	adds	r4, #1
 800f130:	9305      	str	r3, [sp, #20]
 800f132:	4619      	mov	r1, r3
 800f134:	f04f 0c0a 	mov.w	ip, #10
 800f138:	4620      	mov	r0, r4
 800f13a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f13e:	3a30      	subs	r2, #48	@ 0x30
 800f140:	2a09      	cmp	r2, #9
 800f142:	d903      	bls.n	800f14c <_vfiprintf_r+0x1cc>
 800f144:	2b00      	cmp	r3, #0
 800f146:	d0c6      	beq.n	800f0d6 <_vfiprintf_r+0x156>
 800f148:	9105      	str	r1, [sp, #20]
 800f14a:	e7c4      	b.n	800f0d6 <_vfiprintf_r+0x156>
 800f14c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f150:	4604      	mov	r4, r0
 800f152:	2301      	movs	r3, #1
 800f154:	e7f0      	b.n	800f138 <_vfiprintf_r+0x1b8>
 800f156:	ab03      	add	r3, sp, #12
 800f158:	9300      	str	r3, [sp, #0]
 800f15a:	462a      	mov	r2, r5
 800f15c:	4b12      	ldr	r3, [pc, #72]	@ (800f1a8 <_vfiprintf_r+0x228>)
 800f15e:	a904      	add	r1, sp, #16
 800f160:	4630      	mov	r0, r6
 800f162:	f3af 8000 	nop.w
 800f166:	4607      	mov	r7, r0
 800f168:	1c78      	adds	r0, r7, #1
 800f16a:	d1d6      	bne.n	800f11a <_vfiprintf_r+0x19a>
 800f16c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f16e:	07d9      	lsls	r1, r3, #31
 800f170:	d405      	bmi.n	800f17e <_vfiprintf_r+0x1fe>
 800f172:	89ab      	ldrh	r3, [r5, #12]
 800f174:	059a      	lsls	r2, r3, #22
 800f176:	d402      	bmi.n	800f17e <_vfiprintf_r+0x1fe>
 800f178:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f17a:	f7ff fc77 	bl	800ea6c <__retarget_lock_release_recursive>
 800f17e:	89ab      	ldrh	r3, [r5, #12]
 800f180:	065b      	lsls	r3, r3, #25
 800f182:	f53f af1f 	bmi.w	800efc4 <_vfiprintf_r+0x44>
 800f186:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f188:	e71e      	b.n	800efc8 <_vfiprintf_r+0x48>
 800f18a:	ab03      	add	r3, sp, #12
 800f18c:	9300      	str	r3, [sp, #0]
 800f18e:	462a      	mov	r2, r5
 800f190:	4b05      	ldr	r3, [pc, #20]	@ (800f1a8 <_vfiprintf_r+0x228>)
 800f192:	a904      	add	r1, sp, #16
 800f194:	4630      	mov	r0, r6
 800f196:	f000 f879 	bl	800f28c <_printf_i>
 800f19a:	e7e4      	b.n	800f166 <_vfiprintf_r+0x1e6>
 800f19c:	080115e7 	.word	0x080115e7
 800f1a0:	080115f1 	.word	0x080115f1
 800f1a4:	00000000 	.word	0x00000000
 800f1a8:	0800ef5b 	.word	0x0800ef5b
 800f1ac:	080115ed 	.word	0x080115ed

0800f1b0 <_printf_common>:
 800f1b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1b4:	4616      	mov	r6, r2
 800f1b6:	4698      	mov	r8, r3
 800f1b8:	688a      	ldr	r2, [r1, #8]
 800f1ba:	690b      	ldr	r3, [r1, #16]
 800f1bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f1c0:	4293      	cmp	r3, r2
 800f1c2:	bfb8      	it	lt
 800f1c4:	4613      	movlt	r3, r2
 800f1c6:	6033      	str	r3, [r6, #0]
 800f1c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f1cc:	4607      	mov	r7, r0
 800f1ce:	460c      	mov	r4, r1
 800f1d0:	b10a      	cbz	r2, 800f1d6 <_printf_common+0x26>
 800f1d2:	3301      	adds	r3, #1
 800f1d4:	6033      	str	r3, [r6, #0]
 800f1d6:	6823      	ldr	r3, [r4, #0]
 800f1d8:	0699      	lsls	r1, r3, #26
 800f1da:	bf42      	ittt	mi
 800f1dc:	6833      	ldrmi	r3, [r6, #0]
 800f1de:	3302      	addmi	r3, #2
 800f1e0:	6033      	strmi	r3, [r6, #0]
 800f1e2:	6825      	ldr	r5, [r4, #0]
 800f1e4:	f015 0506 	ands.w	r5, r5, #6
 800f1e8:	d106      	bne.n	800f1f8 <_printf_common+0x48>
 800f1ea:	f104 0a19 	add.w	sl, r4, #25
 800f1ee:	68e3      	ldr	r3, [r4, #12]
 800f1f0:	6832      	ldr	r2, [r6, #0]
 800f1f2:	1a9b      	subs	r3, r3, r2
 800f1f4:	42ab      	cmp	r3, r5
 800f1f6:	dc26      	bgt.n	800f246 <_printf_common+0x96>
 800f1f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f1fc:	6822      	ldr	r2, [r4, #0]
 800f1fe:	3b00      	subs	r3, #0
 800f200:	bf18      	it	ne
 800f202:	2301      	movne	r3, #1
 800f204:	0692      	lsls	r2, r2, #26
 800f206:	d42b      	bmi.n	800f260 <_printf_common+0xb0>
 800f208:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f20c:	4641      	mov	r1, r8
 800f20e:	4638      	mov	r0, r7
 800f210:	47c8      	blx	r9
 800f212:	3001      	adds	r0, #1
 800f214:	d01e      	beq.n	800f254 <_printf_common+0xa4>
 800f216:	6823      	ldr	r3, [r4, #0]
 800f218:	6922      	ldr	r2, [r4, #16]
 800f21a:	f003 0306 	and.w	r3, r3, #6
 800f21e:	2b04      	cmp	r3, #4
 800f220:	bf02      	ittt	eq
 800f222:	68e5      	ldreq	r5, [r4, #12]
 800f224:	6833      	ldreq	r3, [r6, #0]
 800f226:	1aed      	subeq	r5, r5, r3
 800f228:	68a3      	ldr	r3, [r4, #8]
 800f22a:	bf0c      	ite	eq
 800f22c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f230:	2500      	movne	r5, #0
 800f232:	4293      	cmp	r3, r2
 800f234:	bfc4      	itt	gt
 800f236:	1a9b      	subgt	r3, r3, r2
 800f238:	18ed      	addgt	r5, r5, r3
 800f23a:	2600      	movs	r6, #0
 800f23c:	341a      	adds	r4, #26
 800f23e:	42b5      	cmp	r5, r6
 800f240:	d11a      	bne.n	800f278 <_printf_common+0xc8>
 800f242:	2000      	movs	r0, #0
 800f244:	e008      	b.n	800f258 <_printf_common+0xa8>
 800f246:	2301      	movs	r3, #1
 800f248:	4652      	mov	r2, sl
 800f24a:	4641      	mov	r1, r8
 800f24c:	4638      	mov	r0, r7
 800f24e:	47c8      	blx	r9
 800f250:	3001      	adds	r0, #1
 800f252:	d103      	bne.n	800f25c <_printf_common+0xac>
 800f254:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f25c:	3501      	adds	r5, #1
 800f25e:	e7c6      	b.n	800f1ee <_printf_common+0x3e>
 800f260:	18e1      	adds	r1, r4, r3
 800f262:	1c5a      	adds	r2, r3, #1
 800f264:	2030      	movs	r0, #48	@ 0x30
 800f266:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f26a:	4422      	add	r2, r4
 800f26c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f270:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f274:	3302      	adds	r3, #2
 800f276:	e7c7      	b.n	800f208 <_printf_common+0x58>
 800f278:	2301      	movs	r3, #1
 800f27a:	4622      	mov	r2, r4
 800f27c:	4641      	mov	r1, r8
 800f27e:	4638      	mov	r0, r7
 800f280:	47c8      	blx	r9
 800f282:	3001      	adds	r0, #1
 800f284:	d0e6      	beq.n	800f254 <_printf_common+0xa4>
 800f286:	3601      	adds	r6, #1
 800f288:	e7d9      	b.n	800f23e <_printf_common+0x8e>
	...

0800f28c <_printf_i>:
 800f28c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f290:	7e0f      	ldrb	r7, [r1, #24]
 800f292:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f294:	2f78      	cmp	r7, #120	@ 0x78
 800f296:	4691      	mov	r9, r2
 800f298:	4680      	mov	r8, r0
 800f29a:	460c      	mov	r4, r1
 800f29c:	469a      	mov	sl, r3
 800f29e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f2a2:	d807      	bhi.n	800f2b4 <_printf_i+0x28>
 800f2a4:	2f62      	cmp	r7, #98	@ 0x62
 800f2a6:	d80a      	bhi.n	800f2be <_printf_i+0x32>
 800f2a8:	2f00      	cmp	r7, #0
 800f2aa:	f000 80d1 	beq.w	800f450 <_printf_i+0x1c4>
 800f2ae:	2f58      	cmp	r7, #88	@ 0x58
 800f2b0:	f000 80b8 	beq.w	800f424 <_printf_i+0x198>
 800f2b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f2b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f2bc:	e03a      	b.n	800f334 <_printf_i+0xa8>
 800f2be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f2c2:	2b15      	cmp	r3, #21
 800f2c4:	d8f6      	bhi.n	800f2b4 <_printf_i+0x28>
 800f2c6:	a101      	add	r1, pc, #4	@ (adr r1, 800f2cc <_printf_i+0x40>)
 800f2c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f2cc:	0800f325 	.word	0x0800f325
 800f2d0:	0800f339 	.word	0x0800f339
 800f2d4:	0800f2b5 	.word	0x0800f2b5
 800f2d8:	0800f2b5 	.word	0x0800f2b5
 800f2dc:	0800f2b5 	.word	0x0800f2b5
 800f2e0:	0800f2b5 	.word	0x0800f2b5
 800f2e4:	0800f339 	.word	0x0800f339
 800f2e8:	0800f2b5 	.word	0x0800f2b5
 800f2ec:	0800f2b5 	.word	0x0800f2b5
 800f2f0:	0800f2b5 	.word	0x0800f2b5
 800f2f4:	0800f2b5 	.word	0x0800f2b5
 800f2f8:	0800f437 	.word	0x0800f437
 800f2fc:	0800f363 	.word	0x0800f363
 800f300:	0800f3f1 	.word	0x0800f3f1
 800f304:	0800f2b5 	.word	0x0800f2b5
 800f308:	0800f2b5 	.word	0x0800f2b5
 800f30c:	0800f459 	.word	0x0800f459
 800f310:	0800f2b5 	.word	0x0800f2b5
 800f314:	0800f363 	.word	0x0800f363
 800f318:	0800f2b5 	.word	0x0800f2b5
 800f31c:	0800f2b5 	.word	0x0800f2b5
 800f320:	0800f3f9 	.word	0x0800f3f9
 800f324:	6833      	ldr	r3, [r6, #0]
 800f326:	1d1a      	adds	r2, r3, #4
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	6032      	str	r2, [r6, #0]
 800f32c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f330:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f334:	2301      	movs	r3, #1
 800f336:	e09c      	b.n	800f472 <_printf_i+0x1e6>
 800f338:	6833      	ldr	r3, [r6, #0]
 800f33a:	6820      	ldr	r0, [r4, #0]
 800f33c:	1d19      	adds	r1, r3, #4
 800f33e:	6031      	str	r1, [r6, #0]
 800f340:	0606      	lsls	r6, r0, #24
 800f342:	d501      	bpl.n	800f348 <_printf_i+0xbc>
 800f344:	681d      	ldr	r5, [r3, #0]
 800f346:	e003      	b.n	800f350 <_printf_i+0xc4>
 800f348:	0645      	lsls	r5, r0, #25
 800f34a:	d5fb      	bpl.n	800f344 <_printf_i+0xb8>
 800f34c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f350:	2d00      	cmp	r5, #0
 800f352:	da03      	bge.n	800f35c <_printf_i+0xd0>
 800f354:	232d      	movs	r3, #45	@ 0x2d
 800f356:	426d      	negs	r5, r5
 800f358:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f35c:	4858      	ldr	r0, [pc, #352]	@ (800f4c0 <_printf_i+0x234>)
 800f35e:	230a      	movs	r3, #10
 800f360:	e011      	b.n	800f386 <_printf_i+0xfa>
 800f362:	6821      	ldr	r1, [r4, #0]
 800f364:	6833      	ldr	r3, [r6, #0]
 800f366:	0608      	lsls	r0, r1, #24
 800f368:	f853 5b04 	ldr.w	r5, [r3], #4
 800f36c:	d402      	bmi.n	800f374 <_printf_i+0xe8>
 800f36e:	0649      	lsls	r1, r1, #25
 800f370:	bf48      	it	mi
 800f372:	b2ad      	uxthmi	r5, r5
 800f374:	2f6f      	cmp	r7, #111	@ 0x6f
 800f376:	4852      	ldr	r0, [pc, #328]	@ (800f4c0 <_printf_i+0x234>)
 800f378:	6033      	str	r3, [r6, #0]
 800f37a:	bf14      	ite	ne
 800f37c:	230a      	movne	r3, #10
 800f37e:	2308      	moveq	r3, #8
 800f380:	2100      	movs	r1, #0
 800f382:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f386:	6866      	ldr	r6, [r4, #4]
 800f388:	60a6      	str	r6, [r4, #8]
 800f38a:	2e00      	cmp	r6, #0
 800f38c:	db05      	blt.n	800f39a <_printf_i+0x10e>
 800f38e:	6821      	ldr	r1, [r4, #0]
 800f390:	432e      	orrs	r6, r5
 800f392:	f021 0104 	bic.w	r1, r1, #4
 800f396:	6021      	str	r1, [r4, #0]
 800f398:	d04b      	beq.n	800f432 <_printf_i+0x1a6>
 800f39a:	4616      	mov	r6, r2
 800f39c:	fbb5 f1f3 	udiv	r1, r5, r3
 800f3a0:	fb03 5711 	mls	r7, r3, r1, r5
 800f3a4:	5dc7      	ldrb	r7, [r0, r7]
 800f3a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f3aa:	462f      	mov	r7, r5
 800f3ac:	42bb      	cmp	r3, r7
 800f3ae:	460d      	mov	r5, r1
 800f3b0:	d9f4      	bls.n	800f39c <_printf_i+0x110>
 800f3b2:	2b08      	cmp	r3, #8
 800f3b4:	d10b      	bne.n	800f3ce <_printf_i+0x142>
 800f3b6:	6823      	ldr	r3, [r4, #0]
 800f3b8:	07df      	lsls	r7, r3, #31
 800f3ba:	d508      	bpl.n	800f3ce <_printf_i+0x142>
 800f3bc:	6923      	ldr	r3, [r4, #16]
 800f3be:	6861      	ldr	r1, [r4, #4]
 800f3c0:	4299      	cmp	r1, r3
 800f3c2:	bfde      	ittt	le
 800f3c4:	2330      	movle	r3, #48	@ 0x30
 800f3c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f3ca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f3ce:	1b92      	subs	r2, r2, r6
 800f3d0:	6122      	str	r2, [r4, #16]
 800f3d2:	f8cd a000 	str.w	sl, [sp]
 800f3d6:	464b      	mov	r3, r9
 800f3d8:	aa03      	add	r2, sp, #12
 800f3da:	4621      	mov	r1, r4
 800f3dc:	4640      	mov	r0, r8
 800f3de:	f7ff fee7 	bl	800f1b0 <_printf_common>
 800f3e2:	3001      	adds	r0, #1
 800f3e4:	d14a      	bne.n	800f47c <_printf_i+0x1f0>
 800f3e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f3ea:	b004      	add	sp, #16
 800f3ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3f0:	6823      	ldr	r3, [r4, #0]
 800f3f2:	f043 0320 	orr.w	r3, r3, #32
 800f3f6:	6023      	str	r3, [r4, #0]
 800f3f8:	4832      	ldr	r0, [pc, #200]	@ (800f4c4 <_printf_i+0x238>)
 800f3fa:	2778      	movs	r7, #120	@ 0x78
 800f3fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f400:	6823      	ldr	r3, [r4, #0]
 800f402:	6831      	ldr	r1, [r6, #0]
 800f404:	061f      	lsls	r7, r3, #24
 800f406:	f851 5b04 	ldr.w	r5, [r1], #4
 800f40a:	d402      	bmi.n	800f412 <_printf_i+0x186>
 800f40c:	065f      	lsls	r7, r3, #25
 800f40e:	bf48      	it	mi
 800f410:	b2ad      	uxthmi	r5, r5
 800f412:	6031      	str	r1, [r6, #0]
 800f414:	07d9      	lsls	r1, r3, #31
 800f416:	bf44      	itt	mi
 800f418:	f043 0320 	orrmi.w	r3, r3, #32
 800f41c:	6023      	strmi	r3, [r4, #0]
 800f41e:	b11d      	cbz	r5, 800f428 <_printf_i+0x19c>
 800f420:	2310      	movs	r3, #16
 800f422:	e7ad      	b.n	800f380 <_printf_i+0xf4>
 800f424:	4826      	ldr	r0, [pc, #152]	@ (800f4c0 <_printf_i+0x234>)
 800f426:	e7e9      	b.n	800f3fc <_printf_i+0x170>
 800f428:	6823      	ldr	r3, [r4, #0]
 800f42a:	f023 0320 	bic.w	r3, r3, #32
 800f42e:	6023      	str	r3, [r4, #0]
 800f430:	e7f6      	b.n	800f420 <_printf_i+0x194>
 800f432:	4616      	mov	r6, r2
 800f434:	e7bd      	b.n	800f3b2 <_printf_i+0x126>
 800f436:	6833      	ldr	r3, [r6, #0]
 800f438:	6825      	ldr	r5, [r4, #0]
 800f43a:	6961      	ldr	r1, [r4, #20]
 800f43c:	1d18      	adds	r0, r3, #4
 800f43e:	6030      	str	r0, [r6, #0]
 800f440:	062e      	lsls	r6, r5, #24
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	d501      	bpl.n	800f44a <_printf_i+0x1be>
 800f446:	6019      	str	r1, [r3, #0]
 800f448:	e002      	b.n	800f450 <_printf_i+0x1c4>
 800f44a:	0668      	lsls	r0, r5, #25
 800f44c:	d5fb      	bpl.n	800f446 <_printf_i+0x1ba>
 800f44e:	8019      	strh	r1, [r3, #0]
 800f450:	2300      	movs	r3, #0
 800f452:	6123      	str	r3, [r4, #16]
 800f454:	4616      	mov	r6, r2
 800f456:	e7bc      	b.n	800f3d2 <_printf_i+0x146>
 800f458:	6833      	ldr	r3, [r6, #0]
 800f45a:	1d1a      	adds	r2, r3, #4
 800f45c:	6032      	str	r2, [r6, #0]
 800f45e:	681e      	ldr	r6, [r3, #0]
 800f460:	6862      	ldr	r2, [r4, #4]
 800f462:	2100      	movs	r1, #0
 800f464:	4630      	mov	r0, r6
 800f466:	f7f0 fe93 	bl	8000190 <memchr>
 800f46a:	b108      	cbz	r0, 800f470 <_printf_i+0x1e4>
 800f46c:	1b80      	subs	r0, r0, r6
 800f46e:	6060      	str	r0, [r4, #4]
 800f470:	6863      	ldr	r3, [r4, #4]
 800f472:	6123      	str	r3, [r4, #16]
 800f474:	2300      	movs	r3, #0
 800f476:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f47a:	e7aa      	b.n	800f3d2 <_printf_i+0x146>
 800f47c:	6923      	ldr	r3, [r4, #16]
 800f47e:	4632      	mov	r2, r6
 800f480:	4649      	mov	r1, r9
 800f482:	4640      	mov	r0, r8
 800f484:	47d0      	blx	sl
 800f486:	3001      	adds	r0, #1
 800f488:	d0ad      	beq.n	800f3e6 <_printf_i+0x15a>
 800f48a:	6823      	ldr	r3, [r4, #0]
 800f48c:	079b      	lsls	r3, r3, #30
 800f48e:	d413      	bmi.n	800f4b8 <_printf_i+0x22c>
 800f490:	68e0      	ldr	r0, [r4, #12]
 800f492:	9b03      	ldr	r3, [sp, #12]
 800f494:	4298      	cmp	r0, r3
 800f496:	bfb8      	it	lt
 800f498:	4618      	movlt	r0, r3
 800f49a:	e7a6      	b.n	800f3ea <_printf_i+0x15e>
 800f49c:	2301      	movs	r3, #1
 800f49e:	4632      	mov	r2, r6
 800f4a0:	4649      	mov	r1, r9
 800f4a2:	4640      	mov	r0, r8
 800f4a4:	47d0      	blx	sl
 800f4a6:	3001      	adds	r0, #1
 800f4a8:	d09d      	beq.n	800f3e6 <_printf_i+0x15a>
 800f4aa:	3501      	adds	r5, #1
 800f4ac:	68e3      	ldr	r3, [r4, #12]
 800f4ae:	9903      	ldr	r1, [sp, #12]
 800f4b0:	1a5b      	subs	r3, r3, r1
 800f4b2:	42ab      	cmp	r3, r5
 800f4b4:	dcf2      	bgt.n	800f49c <_printf_i+0x210>
 800f4b6:	e7eb      	b.n	800f490 <_printf_i+0x204>
 800f4b8:	2500      	movs	r5, #0
 800f4ba:	f104 0619 	add.w	r6, r4, #25
 800f4be:	e7f5      	b.n	800f4ac <_printf_i+0x220>
 800f4c0:	080115f8 	.word	0x080115f8
 800f4c4:	08011609 	.word	0x08011609

0800f4c8 <__sflush_r>:
 800f4c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f4cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4d0:	0716      	lsls	r6, r2, #28
 800f4d2:	4605      	mov	r5, r0
 800f4d4:	460c      	mov	r4, r1
 800f4d6:	d454      	bmi.n	800f582 <__sflush_r+0xba>
 800f4d8:	684b      	ldr	r3, [r1, #4]
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	dc02      	bgt.n	800f4e4 <__sflush_r+0x1c>
 800f4de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	dd48      	ble.n	800f576 <__sflush_r+0xae>
 800f4e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f4e6:	2e00      	cmp	r6, #0
 800f4e8:	d045      	beq.n	800f576 <__sflush_r+0xae>
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f4f0:	682f      	ldr	r7, [r5, #0]
 800f4f2:	6a21      	ldr	r1, [r4, #32]
 800f4f4:	602b      	str	r3, [r5, #0]
 800f4f6:	d030      	beq.n	800f55a <__sflush_r+0x92>
 800f4f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f4fa:	89a3      	ldrh	r3, [r4, #12]
 800f4fc:	0759      	lsls	r1, r3, #29
 800f4fe:	d505      	bpl.n	800f50c <__sflush_r+0x44>
 800f500:	6863      	ldr	r3, [r4, #4]
 800f502:	1ad2      	subs	r2, r2, r3
 800f504:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f506:	b10b      	cbz	r3, 800f50c <__sflush_r+0x44>
 800f508:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f50a:	1ad2      	subs	r2, r2, r3
 800f50c:	2300      	movs	r3, #0
 800f50e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f510:	6a21      	ldr	r1, [r4, #32]
 800f512:	4628      	mov	r0, r5
 800f514:	47b0      	blx	r6
 800f516:	1c43      	adds	r3, r0, #1
 800f518:	89a3      	ldrh	r3, [r4, #12]
 800f51a:	d106      	bne.n	800f52a <__sflush_r+0x62>
 800f51c:	6829      	ldr	r1, [r5, #0]
 800f51e:	291d      	cmp	r1, #29
 800f520:	d82b      	bhi.n	800f57a <__sflush_r+0xb2>
 800f522:	4a2a      	ldr	r2, [pc, #168]	@ (800f5cc <__sflush_r+0x104>)
 800f524:	40ca      	lsrs	r2, r1
 800f526:	07d6      	lsls	r6, r2, #31
 800f528:	d527      	bpl.n	800f57a <__sflush_r+0xb2>
 800f52a:	2200      	movs	r2, #0
 800f52c:	6062      	str	r2, [r4, #4]
 800f52e:	04d9      	lsls	r1, r3, #19
 800f530:	6922      	ldr	r2, [r4, #16]
 800f532:	6022      	str	r2, [r4, #0]
 800f534:	d504      	bpl.n	800f540 <__sflush_r+0x78>
 800f536:	1c42      	adds	r2, r0, #1
 800f538:	d101      	bne.n	800f53e <__sflush_r+0x76>
 800f53a:	682b      	ldr	r3, [r5, #0]
 800f53c:	b903      	cbnz	r3, 800f540 <__sflush_r+0x78>
 800f53e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f540:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f542:	602f      	str	r7, [r5, #0]
 800f544:	b1b9      	cbz	r1, 800f576 <__sflush_r+0xae>
 800f546:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f54a:	4299      	cmp	r1, r3
 800f54c:	d002      	beq.n	800f554 <__sflush_r+0x8c>
 800f54e:	4628      	mov	r0, r5
 800f550:	f7ff fa9c 	bl	800ea8c <_free_r>
 800f554:	2300      	movs	r3, #0
 800f556:	6363      	str	r3, [r4, #52]	@ 0x34
 800f558:	e00d      	b.n	800f576 <__sflush_r+0xae>
 800f55a:	2301      	movs	r3, #1
 800f55c:	4628      	mov	r0, r5
 800f55e:	47b0      	blx	r6
 800f560:	4602      	mov	r2, r0
 800f562:	1c50      	adds	r0, r2, #1
 800f564:	d1c9      	bne.n	800f4fa <__sflush_r+0x32>
 800f566:	682b      	ldr	r3, [r5, #0]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d0c6      	beq.n	800f4fa <__sflush_r+0x32>
 800f56c:	2b1d      	cmp	r3, #29
 800f56e:	d001      	beq.n	800f574 <__sflush_r+0xac>
 800f570:	2b16      	cmp	r3, #22
 800f572:	d11e      	bne.n	800f5b2 <__sflush_r+0xea>
 800f574:	602f      	str	r7, [r5, #0]
 800f576:	2000      	movs	r0, #0
 800f578:	e022      	b.n	800f5c0 <__sflush_r+0xf8>
 800f57a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f57e:	b21b      	sxth	r3, r3
 800f580:	e01b      	b.n	800f5ba <__sflush_r+0xf2>
 800f582:	690f      	ldr	r7, [r1, #16]
 800f584:	2f00      	cmp	r7, #0
 800f586:	d0f6      	beq.n	800f576 <__sflush_r+0xae>
 800f588:	0793      	lsls	r3, r2, #30
 800f58a:	680e      	ldr	r6, [r1, #0]
 800f58c:	bf08      	it	eq
 800f58e:	694b      	ldreq	r3, [r1, #20]
 800f590:	600f      	str	r7, [r1, #0]
 800f592:	bf18      	it	ne
 800f594:	2300      	movne	r3, #0
 800f596:	eba6 0807 	sub.w	r8, r6, r7
 800f59a:	608b      	str	r3, [r1, #8]
 800f59c:	f1b8 0f00 	cmp.w	r8, #0
 800f5a0:	dde9      	ble.n	800f576 <__sflush_r+0xae>
 800f5a2:	6a21      	ldr	r1, [r4, #32]
 800f5a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f5a6:	4643      	mov	r3, r8
 800f5a8:	463a      	mov	r2, r7
 800f5aa:	4628      	mov	r0, r5
 800f5ac:	47b0      	blx	r6
 800f5ae:	2800      	cmp	r0, #0
 800f5b0:	dc08      	bgt.n	800f5c4 <__sflush_r+0xfc>
 800f5b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f5ba:	81a3      	strh	r3, [r4, #12]
 800f5bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f5c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5c4:	4407      	add	r7, r0
 800f5c6:	eba8 0800 	sub.w	r8, r8, r0
 800f5ca:	e7e7      	b.n	800f59c <__sflush_r+0xd4>
 800f5cc:	20400001 	.word	0x20400001

0800f5d0 <_fflush_r>:
 800f5d0:	b538      	push	{r3, r4, r5, lr}
 800f5d2:	690b      	ldr	r3, [r1, #16]
 800f5d4:	4605      	mov	r5, r0
 800f5d6:	460c      	mov	r4, r1
 800f5d8:	b913      	cbnz	r3, 800f5e0 <_fflush_r+0x10>
 800f5da:	2500      	movs	r5, #0
 800f5dc:	4628      	mov	r0, r5
 800f5de:	bd38      	pop	{r3, r4, r5, pc}
 800f5e0:	b118      	cbz	r0, 800f5ea <_fflush_r+0x1a>
 800f5e2:	6a03      	ldr	r3, [r0, #32]
 800f5e4:	b90b      	cbnz	r3, 800f5ea <_fflush_r+0x1a>
 800f5e6:	f7ff f809 	bl	800e5fc <__sinit>
 800f5ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d0f3      	beq.n	800f5da <_fflush_r+0xa>
 800f5f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f5f4:	07d0      	lsls	r0, r2, #31
 800f5f6:	d404      	bmi.n	800f602 <_fflush_r+0x32>
 800f5f8:	0599      	lsls	r1, r3, #22
 800f5fa:	d402      	bmi.n	800f602 <_fflush_r+0x32>
 800f5fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f5fe:	f7ff fa34 	bl	800ea6a <__retarget_lock_acquire_recursive>
 800f602:	4628      	mov	r0, r5
 800f604:	4621      	mov	r1, r4
 800f606:	f7ff ff5f 	bl	800f4c8 <__sflush_r>
 800f60a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f60c:	07da      	lsls	r2, r3, #31
 800f60e:	4605      	mov	r5, r0
 800f610:	d4e4      	bmi.n	800f5dc <_fflush_r+0xc>
 800f612:	89a3      	ldrh	r3, [r4, #12]
 800f614:	059b      	lsls	r3, r3, #22
 800f616:	d4e1      	bmi.n	800f5dc <_fflush_r+0xc>
 800f618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f61a:	f7ff fa27 	bl	800ea6c <__retarget_lock_release_recursive>
 800f61e:	e7dd      	b.n	800f5dc <_fflush_r+0xc>

0800f620 <__swhatbuf_r>:
 800f620:	b570      	push	{r4, r5, r6, lr}
 800f622:	460c      	mov	r4, r1
 800f624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f628:	2900      	cmp	r1, #0
 800f62a:	b096      	sub	sp, #88	@ 0x58
 800f62c:	4615      	mov	r5, r2
 800f62e:	461e      	mov	r6, r3
 800f630:	da0d      	bge.n	800f64e <__swhatbuf_r+0x2e>
 800f632:	89a3      	ldrh	r3, [r4, #12]
 800f634:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f638:	f04f 0100 	mov.w	r1, #0
 800f63c:	bf14      	ite	ne
 800f63e:	2340      	movne	r3, #64	@ 0x40
 800f640:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f644:	2000      	movs	r0, #0
 800f646:	6031      	str	r1, [r6, #0]
 800f648:	602b      	str	r3, [r5, #0]
 800f64a:	b016      	add	sp, #88	@ 0x58
 800f64c:	bd70      	pop	{r4, r5, r6, pc}
 800f64e:	466a      	mov	r2, sp
 800f650:	f000 f8a4 	bl	800f79c <_fstat_r>
 800f654:	2800      	cmp	r0, #0
 800f656:	dbec      	blt.n	800f632 <__swhatbuf_r+0x12>
 800f658:	9901      	ldr	r1, [sp, #4]
 800f65a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f65e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f662:	4259      	negs	r1, r3
 800f664:	4159      	adcs	r1, r3
 800f666:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f66a:	e7eb      	b.n	800f644 <__swhatbuf_r+0x24>

0800f66c <__smakebuf_r>:
 800f66c:	898b      	ldrh	r3, [r1, #12]
 800f66e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f670:	079d      	lsls	r5, r3, #30
 800f672:	4606      	mov	r6, r0
 800f674:	460c      	mov	r4, r1
 800f676:	d507      	bpl.n	800f688 <__smakebuf_r+0x1c>
 800f678:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f67c:	6023      	str	r3, [r4, #0]
 800f67e:	6123      	str	r3, [r4, #16]
 800f680:	2301      	movs	r3, #1
 800f682:	6163      	str	r3, [r4, #20]
 800f684:	b003      	add	sp, #12
 800f686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f688:	ab01      	add	r3, sp, #4
 800f68a:	466a      	mov	r2, sp
 800f68c:	f7ff ffc8 	bl	800f620 <__swhatbuf_r>
 800f690:	9f00      	ldr	r7, [sp, #0]
 800f692:	4605      	mov	r5, r0
 800f694:	4639      	mov	r1, r7
 800f696:	4630      	mov	r0, r6
 800f698:	f7ff fa64 	bl	800eb64 <_malloc_r>
 800f69c:	b948      	cbnz	r0, 800f6b2 <__smakebuf_r+0x46>
 800f69e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6a2:	059a      	lsls	r2, r3, #22
 800f6a4:	d4ee      	bmi.n	800f684 <__smakebuf_r+0x18>
 800f6a6:	f023 0303 	bic.w	r3, r3, #3
 800f6aa:	f043 0302 	orr.w	r3, r3, #2
 800f6ae:	81a3      	strh	r3, [r4, #12]
 800f6b0:	e7e2      	b.n	800f678 <__smakebuf_r+0xc>
 800f6b2:	89a3      	ldrh	r3, [r4, #12]
 800f6b4:	6020      	str	r0, [r4, #0]
 800f6b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f6ba:	81a3      	strh	r3, [r4, #12]
 800f6bc:	9b01      	ldr	r3, [sp, #4]
 800f6be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f6c2:	b15b      	cbz	r3, 800f6dc <__smakebuf_r+0x70>
 800f6c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f6c8:	4630      	mov	r0, r6
 800f6ca:	f000 f879 	bl	800f7c0 <_isatty_r>
 800f6ce:	b128      	cbz	r0, 800f6dc <__smakebuf_r+0x70>
 800f6d0:	89a3      	ldrh	r3, [r4, #12]
 800f6d2:	f023 0303 	bic.w	r3, r3, #3
 800f6d6:	f043 0301 	orr.w	r3, r3, #1
 800f6da:	81a3      	strh	r3, [r4, #12]
 800f6dc:	89a3      	ldrh	r3, [r4, #12]
 800f6de:	431d      	orrs	r5, r3
 800f6e0:	81a5      	strh	r5, [r4, #12]
 800f6e2:	e7cf      	b.n	800f684 <__smakebuf_r+0x18>

0800f6e4 <_putc_r>:
 800f6e4:	b570      	push	{r4, r5, r6, lr}
 800f6e6:	460d      	mov	r5, r1
 800f6e8:	4614      	mov	r4, r2
 800f6ea:	4606      	mov	r6, r0
 800f6ec:	b118      	cbz	r0, 800f6f6 <_putc_r+0x12>
 800f6ee:	6a03      	ldr	r3, [r0, #32]
 800f6f0:	b90b      	cbnz	r3, 800f6f6 <_putc_r+0x12>
 800f6f2:	f7fe ff83 	bl	800e5fc <__sinit>
 800f6f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f6f8:	07d8      	lsls	r0, r3, #31
 800f6fa:	d405      	bmi.n	800f708 <_putc_r+0x24>
 800f6fc:	89a3      	ldrh	r3, [r4, #12]
 800f6fe:	0599      	lsls	r1, r3, #22
 800f700:	d402      	bmi.n	800f708 <_putc_r+0x24>
 800f702:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f704:	f7ff f9b1 	bl	800ea6a <__retarget_lock_acquire_recursive>
 800f708:	68a3      	ldr	r3, [r4, #8]
 800f70a:	3b01      	subs	r3, #1
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	60a3      	str	r3, [r4, #8]
 800f710:	da05      	bge.n	800f71e <_putc_r+0x3a>
 800f712:	69a2      	ldr	r2, [r4, #24]
 800f714:	4293      	cmp	r3, r2
 800f716:	db12      	blt.n	800f73e <_putc_r+0x5a>
 800f718:	b2eb      	uxtb	r3, r5
 800f71a:	2b0a      	cmp	r3, #10
 800f71c:	d00f      	beq.n	800f73e <_putc_r+0x5a>
 800f71e:	6823      	ldr	r3, [r4, #0]
 800f720:	1c5a      	adds	r2, r3, #1
 800f722:	6022      	str	r2, [r4, #0]
 800f724:	701d      	strb	r5, [r3, #0]
 800f726:	b2ed      	uxtb	r5, r5
 800f728:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f72a:	07da      	lsls	r2, r3, #31
 800f72c:	d405      	bmi.n	800f73a <_putc_r+0x56>
 800f72e:	89a3      	ldrh	r3, [r4, #12]
 800f730:	059b      	lsls	r3, r3, #22
 800f732:	d402      	bmi.n	800f73a <_putc_r+0x56>
 800f734:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f736:	f7ff f999 	bl	800ea6c <__retarget_lock_release_recursive>
 800f73a:	4628      	mov	r0, r5
 800f73c:	bd70      	pop	{r4, r5, r6, pc}
 800f73e:	4629      	mov	r1, r5
 800f740:	4622      	mov	r2, r4
 800f742:	4630      	mov	r0, r6
 800f744:	f7ff f86d 	bl	800e822 <__swbuf_r>
 800f748:	4605      	mov	r5, r0
 800f74a:	e7ed      	b.n	800f728 <_putc_r+0x44>

0800f74c <memmove>:
 800f74c:	4288      	cmp	r0, r1
 800f74e:	b510      	push	{r4, lr}
 800f750:	eb01 0402 	add.w	r4, r1, r2
 800f754:	d902      	bls.n	800f75c <memmove+0x10>
 800f756:	4284      	cmp	r4, r0
 800f758:	4623      	mov	r3, r4
 800f75a:	d807      	bhi.n	800f76c <memmove+0x20>
 800f75c:	1e43      	subs	r3, r0, #1
 800f75e:	42a1      	cmp	r1, r4
 800f760:	d008      	beq.n	800f774 <memmove+0x28>
 800f762:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f766:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f76a:	e7f8      	b.n	800f75e <memmove+0x12>
 800f76c:	4402      	add	r2, r0
 800f76e:	4601      	mov	r1, r0
 800f770:	428a      	cmp	r2, r1
 800f772:	d100      	bne.n	800f776 <memmove+0x2a>
 800f774:	bd10      	pop	{r4, pc}
 800f776:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f77a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f77e:	e7f7      	b.n	800f770 <memmove+0x24>

0800f780 <strchr>:
 800f780:	b2c9      	uxtb	r1, r1
 800f782:	4603      	mov	r3, r0
 800f784:	4618      	mov	r0, r3
 800f786:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f78a:	b112      	cbz	r2, 800f792 <strchr+0x12>
 800f78c:	428a      	cmp	r2, r1
 800f78e:	d1f9      	bne.n	800f784 <strchr+0x4>
 800f790:	4770      	bx	lr
 800f792:	2900      	cmp	r1, #0
 800f794:	bf18      	it	ne
 800f796:	2000      	movne	r0, #0
 800f798:	4770      	bx	lr
	...

0800f79c <_fstat_r>:
 800f79c:	b538      	push	{r3, r4, r5, lr}
 800f79e:	4d07      	ldr	r5, [pc, #28]	@ (800f7bc <_fstat_r+0x20>)
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	4604      	mov	r4, r0
 800f7a4:	4608      	mov	r0, r1
 800f7a6:	4611      	mov	r1, r2
 800f7a8:	602b      	str	r3, [r5, #0]
 800f7aa:	f7f3 fae2 	bl	8002d72 <_fstat>
 800f7ae:	1c43      	adds	r3, r0, #1
 800f7b0:	d102      	bne.n	800f7b8 <_fstat_r+0x1c>
 800f7b2:	682b      	ldr	r3, [r5, #0]
 800f7b4:	b103      	cbz	r3, 800f7b8 <_fstat_r+0x1c>
 800f7b6:	6023      	str	r3, [r4, #0]
 800f7b8:	bd38      	pop	{r3, r4, r5, pc}
 800f7ba:	bf00      	nop
 800f7bc:	20001bd4 	.word	0x20001bd4

0800f7c0 <_isatty_r>:
 800f7c0:	b538      	push	{r3, r4, r5, lr}
 800f7c2:	4d06      	ldr	r5, [pc, #24]	@ (800f7dc <_isatty_r+0x1c>)
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	4604      	mov	r4, r0
 800f7c8:	4608      	mov	r0, r1
 800f7ca:	602b      	str	r3, [r5, #0]
 800f7cc:	f7f3 fae1 	bl	8002d92 <_isatty>
 800f7d0:	1c43      	adds	r3, r0, #1
 800f7d2:	d102      	bne.n	800f7da <_isatty_r+0x1a>
 800f7d4:	682b      	ldr	r3, [r5, #0]
 800f7d6:	b103      	cbz	r3, 800f7da <_isatty_r+0x1a>
 800f7d8:	6023      	str	r3, [r4, #0]
 800f7da:	bd38      	pop	{r3, r4, r5, pc}
 800f7dc:	20001bd4 	.word	0x20001bd4

0800f7e0 <_sbrk_r>:
 800f7e0:	b538      	push	{r3, r4, r5, lr}
 800f7e2:	4d06      	ldr	r5, [pc, #24]	@ (800f7fc <_sbrk_r+0x1c>)
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	4604      	mov	r4, r0
 800f7e8:	4608      	mov	r0, r1
 800f7ea:	602b      	str	r3, [r5, #0]
 800f7ec:	f7f3 faea 	bl	8002dc4 <_sbrk>
 800f7f0:	1c43      	adds	r3, r0, #1
 800f7f2:	d102      	bne.n	800f7fa <_sbrk_r+0x1a>
 800f7f4:	682b      	ldr	r3, [r5, #0]
 800f7f6:	b103      	cbz	r3, 800f7fa <_sbrk_r+0x1a>
 800f7f8:	6023      	str	r3, [r4, #0]
 800f7fa:	bd38      	pop	{r3, r4, r5, pc}
 800f7fc:	20001bd4 	.word	0x20001bd4

0800f800 <_realloc_r>:
 800f800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f804:	4607      	mov	r7, r0
 800f806:	4614      	mov	r4, r2
 800f808:	460d      	mov	r5, r1
 800f80a:	b921      	cbnz	r1, 800f816 <_realloc_r+0x16>
 800f80c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f810:	4611      	mov	r1, r2
 800f812:	f7ff b9a7 	b.w	800eb64 <_malloc_r>
 800f816:	b92a      	cbnz	r2, 800f824 <_realloc_r+0x24>
 800f818:	f7ff f938 	bl	800ea8c <_free_r>
 800f81c:	4625      	mov	r5, r4
 800f81e:	4628      	mov	r0, r5
 800f820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f824:	f000 f81a 	bl	800f85c <_malloc_usable_size_r>
 800f828:	4284      	cmp	r4, r0
 800f82a:	4606      	mov	r6, r0
 800f82c:	d802      	bhi.n	800f834 <_realloc_r+0x34>
 800f82e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f832:	d8f4      	bhi.n	800f81e <_realloc_r+0x1e>
 800f834:	4621      	mov	r1, r4
 800f836:	4638      	mov	r0, r7
 800f838:	f7ff f994 	bl	800eb64 <_malloc_r>
 800f83c:	4680      	mov	r8, r0
 800f83e:	b908      	cbnz	r0, 800f844 <_realloc_r+0x44>
 800f840:	4645      	mov	r5, r8
 800f842:	e7ec      	b.n	800f81e <_realloc_r+0x1e>
 800f844:	42b4      	cmp	r4, r6
 800f846:	4622      	mov	r2, r4
 800f848:	4629      	mov	r1, r5
 800f84a:	bf28      	it	cs
 800f84c:	4632      	movcs	r2, r6
 800f84e:	f7ff f90e 	bl	800ea6e <memcpy>
 800f852:	4629      	mov	r1, r5
 800f854:	4638      	mov	r0, r7
 800f856:	f7ff f919 	bl	800ea8c <_free_r>
 800f85a:	e7f1      	b.n	800f840 <_realloc_r+0x40>

0800f85c <_malloc_usable_size_r>:
 800f85c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f860:	1f18      	subs	r0, r3, #4
 800f862:	2b00      	cmp	r3, #0
 800f864:	bfbc      	itt	lt
 800f866:	580b      	ldrlt	r3, [r1, r0]
 800f868:	18c0      	addlt	r0, r0, r3
 800f86a:	4770      	bx	lr

0800f86c <_init>:
 800f86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f86e:	bf00      	nop
 800f870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f872:	bc08      	pop	{r3}
 800f874:	469e      	mov	lr, r3
 800f876:	4770      	bx	lr

0800f878 <_fini>:
 800f878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f87a:	bf00      	nop
 800f87c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f87e:	bc08      	pop	{r3}
 800f880:	469e      	mov	lr, r3
 800f882:	4770      	bx	lr
