Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 11 22:04:13 2025
| Host         : JC-ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   20          inf        0.000                      0                   20           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.936ns  (logic 6.010ns (37.711%)  route 9.926ns (62.289%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           5.149     6.683    io_led[2][1]_INST_0_i_9_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.835 f  io_led[1][0]_INST_0_i_2/O
                         net (fo=4, routed)           0.958     7.794    io_led[1][0]_INST_0_i_2_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I0_O)        0.350     8.144 r  io_led[1][1]_INST_0_i_3/O
                         net (fo=2, routed)           0.843     8.986    io_led[1][1]_INST_0_i_3_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.328     9.314 f  io_led[1][1]_INST_0_i_1/O
                         net (fo=2, routed)           0.673     9.987    io_led[1]_OBUF[1]
    SLICE_X64Y78         LUT6 (Prop_lut6_I0_O)        0.124    10.111 r  io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.303    12.415    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521    15.936 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    15.936    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.962ns  (logic 5.913ns (39.523%)  route 9.049ns (60.477%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           5.149     6.683    io_led[2][1]_INST_0_i_9_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.835 f  io_led[1][0]_INST_0_i_2/O
                         net (fo=4, routed)           0.958     7.794    io_led[1][0]_INST_0_i_2_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I0_O)        0.350     8.144 r  io_led[1][1]_INST_0_i_3/O
                         net (fo=2, routed)           0.843     8.986    io_led[1][1]_INST_0_i_3_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.328     9.314 r  io_led[1][1]_INST_0_i_1/O
                         net (fo=2, routed)           2.099    11.413    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.549    14.962 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000    14.962    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.721ns  (logic 5.407ns (36.728%)  route 9.314ns (63.272%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           5.106     6.641    io_led[2][1]_INST_0_i_9_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.765 r  io_led[1][1]_INST_0_i_5/O
                         net (fo=8, routed)           0.519     7.283    io_led[1][1]_INST_0_i_5_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.407 r  io_led[2][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.872     8.279    io_led[2][1]_INST_0_i_7_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  io_led[2][1]_INST_0_i_1/O
                         net (fo=3, routed)           2.817    11.221    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    14.721 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    14.721    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.715ns  (logic 6.047ns (41.094%)  route 8.668ns (58.906%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           5.149     6.683    io_led[2][1]_INST_0_i_9_n_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.835 f  io_led[1][0]_INST_0_i_2/O
                         net (fo=4, routed)           0.958     7.794    io_led[1][0]_INST_0_i_2_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I0_O)        0.350     8.144 r  io_led[1][1]_INST_0_i_3/O
                         net (fo=2, routed)           0.449     8.592    io_led[1][1]_INST_0_i_3_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I2_O)        0.328     8.920 r  io_led[1][3]_INST_0_i_7/O
                         net (fo=1, routed)           0.291     9.211    io_led[1][3]_INST_0_i_7_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.335 r  io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.821    11.156    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.559    14.715 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    14.715    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.580ns  (logic 5.409ns (37.099%)  route 9.171ns (62.901%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           5.106     6.641    io_led[2][1]_INST_0_i_9_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.765 r  io_led[1][1]_INST_0_i_5/O
                         net (fo=8, routed)           0.832     7.596    io_led[1][1]_INST_0_i_5_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.720 r  io_led[1][6]_INST_0_i_5/O
                         net (fo=3, routed)           0.839     8.560    io_led[1][6]_INST_0_i_5_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.684 r  io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.394    11.078    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    14.580 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    14.580    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.193ns  (logic 5.431ns (38.265%)  route 8.762ns (61.735%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           5.106     6.641    io_led[2][1]_INST_0_i_9_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.765 r  io_led[1][1]_INST_0_i_5/O
                         net (fo=8, routed)           0.519     7.283    io_led[1][1]_INST_0_i_5_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.407 r  io_led[2][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.872     8.279    io_led[2][1]_INST_0_i_7_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  io_led[2][1]_INST_0_i_1/O
                         net (fo=3, routed)           2.265    10.668    io_led[1]_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.525    14.193 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    14.193    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.076ns  (logic 5.456ns (38.762%)  route 8.620ns (61.238%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           5.106     6.641    io_led[2][1]_INST_0_i_9_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.765 r  io_led[1][1]_INST_0_i_5/O
                         net (fo=8, routed)           1.050     7.814    io_led[1][1]_INST_0_i_5_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  io_led[1][2]_INST_0_i_4/O
                         net (fo=1, routed)           0.599     8.537    io_led[1][2]_INST_0_i_4_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.661 r  io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.865    10.526    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    14.076 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    14.076    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.074ns  (logic 5.460ns (38.792%)  route 8.615ns (61.208%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           5.106     6.641    io_led[2][1]_INST_0_i_9_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.765 r  io_led[1][1]_INST_0_i_5/O
                         net (fo=8, routed)           0.832     7.596    io_led[1][1]_INST_0_i_5_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.720 r  io_led[1][6]_INST_0_i_5/O
                         net (fo=3, routed)           1.016     8.737    io_led[1][6]_INST_0_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I2_O)        0.124     8.861 r  io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.660    10.521    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         3.553    14.074 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000    14.074    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.053ns  (logic 5.432ns (38.653%)  route 8.621ns (61.347%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           5.106     6.641    io_led[2][1]_INST_0_i_9_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.765 r  io_led[1][1]_INST_0_i_5/O
                         net (fo=8, routed)           0.519     7.283    io_led[1][1]_INST_0_i_5_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.124     7.407 r  io_led[2][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.872     8.279    io_led[2][1]_INST_0_i_7_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.403 r  io_led[2][1]_INST_0_i_1/O
                         net (fo=3, routed)           2.124    10.527    io_led[1]_OBUF[7]
    G1                   OBUF (Prop_obuf_I_O)         3.526    14.053 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    14.053    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.638ns  (logic 5.450ns (39.965%)  route 8.187ns (60.035%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 f  io_led[2][1]_INST_0_i_9/O
                         net (fo=3, routed)           5.106     6.641    io_led[2][1]_INST_0_i_9_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124     6.765 r  io_led[1][1]_INST_0_i_5/O
                         net (fo=8, routed)           0.832     7.596    io_led[1][1]_INST_0_i_5_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.720 r  io_led[1][6]_INST_0_i_5/O
                         net (fo=3, routed)           0.582     8.302    io_led[1][6]_INST_0_i_5_n_0
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.124     8.426 r  io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.668    10.094    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.544    13.638 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    13.638    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][5]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.562ns (67.917%)  route 0.738ns (32.083%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[1][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][5]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_led[2][1]_INST_0_i_5/O
                         net (fo=10, routed)          0.407     0.669    io_led[2][1]_INST_0_i_5_n_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I0_O)        0.045     0.714 r  io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.331     1.045    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     2.299 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     2.299    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][0]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.555ns (63.386%)  route 0.898ns (36.614%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[1][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][0]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_led[1][2]_INST_0_i_2/O
                         net (fo=10, routed)          0.494     0.754    io_led[1][2]_INST_0_i_2_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.799 r  io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     1.203    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     2.454 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     2.454    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.552ns (62.179%)  route 0.944ns (37.821%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_led[1][6]_INST_0_i_3/O
                         net (fo=12, routed)          0.607     0.869    io_led[1][6]_INST_0_i_3_n_0
    SLICE_X65Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.914 r  io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.337     1.251    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     2.495 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     2.495    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][0]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.555ns (62.051%)  route 0.951ns (37.949%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[1][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][0]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_led[1][2]_INST_0_i_2/O
                         net (fo=10, routed)          0.429     0.689    io_led[1][2]_INST_0_i_2_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.734 r  io_led[1][1]_INST_0_i_1/O
                         net (fo=2, routed)           0.522     1.256    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.506 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     2.506    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.549ns (61.483%)  route 0.970ns (38.517%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_led[1][6]_INST_0_i_3/O
                         net (fo=12, routed)          0.513     0.774    io_led[1][6]_INST_0_i_3_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.819 r  io_led[0][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     1.277    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     2.519 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     2.519    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.557ns (61.383%)  route 0.980ns (38.617%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[1][3]_INST_0_i_3/O
                         net (fo=11, routed)          0.607     0.860    io_led[1][3]_INST_0_i_3_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.905 r  io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.373     1.278    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     2.537 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     2.537    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.538ns (60.260%)  route 1.014ns (39.740%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_led[1][2]_INST_0_i_3/O
                         net (fo=10, routed)          0.508     0.749    io_led[1][2]_INST_0_i_3_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.794 r  io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.507     1.301    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     2.553 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     2.553    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.594ns (62.242%)  route 0.967ns (37.758%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  io_led[1][6]_INST_0_i_3/O
                         net (fo=12, routed)          0.457     0.719    io_led[1][6]_INST_0_i_3_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.045     0.764 r  io_led[0][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.059     0.822    io_led[0][7]_INST_0_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.867 r  io_led[0][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.451     1.319    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     2.561 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     2.561    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][3]
                            (input port)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.633ns (63.549%)  route 0.936ns (36.451%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[1][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][3]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_led[0][4]_INST_0_i_3/O
                         net (fo=8, routed)           0.428     0.697    io_led[0][4]_INST_0_i_3_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I0_O)        0.048     0.745 r  io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.508     1.253    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.316     2.569 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     2.569    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





