Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/AUT/Term4/CA/Lab/Lab6/uut_ShiftRegister_isim_beh.exe -prj D:/AUT/Term4/CA/Lab/Lab6/uut_ShiftRegister_beh.prj work.uut_ShiftRegister 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/AUT/Term4/CA/Lab/Lab6/ShiftRegister.vhd" into library work
Parsing VHDL file "D:/AUT/Term4/CA/Lab/Lab6/uut_ShiftRegister.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioural of entity ShiftRegister [shiftregister_default]
Compiling architecture behavior of entity uut_shiftregister
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/AUT/Term4/CA/Lab/Lab6/uut_ShiftRegister_isim_beh.exe
Fuse Memory Usage: 29676 KB
Fuse CPU Usage: 359 ms
