{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686773163795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686773163795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 17:06:03 2023 " "Processing started: Wed Jun 14 17:06:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686773163795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773163795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3_ultima_esperanca -c PBL3_ultima_esperanca " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3_ultima_esperanca -c PBL3_ultima_esperanca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773163796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686773163960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686773163960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171663 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Debouncer.v " "Can't analyze file -- file Debouncer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1686773171664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Bebida.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_Bebida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Bebida " "Found entity 1: Display_Bebida" {  } { { "Display_Bebida.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Bebida.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Erro.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_Erro.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Erro " "Found entity 1: Display_Erro" {  } { { "Display_Erro.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Erro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Valor.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_Valor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Valor " "Found entity 1: Display_Valor" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisor_Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Divisor_Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Clock " "Found entity 1: Divisor_Clock" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Estados.v 1 1 " "Found 1 design units, including 1 entities, in source file Estados.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estados " "Found entity 1: Estados" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/level_to_pulse.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip_flop_D.v 1 1 " "Found 1 design units, including 1 entities, in source file Flip_flop_D.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_flop_D " "Found entity 1: Flip_flop_D" {  } { { "Flip_flop_D.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip_flop_T.v 1 1 " "Found 1 design units, including 1 entities, in source file Flip_flop_T.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_flop_T " "Found entity 1: Flip_flop_T" {  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sensores.v 1 1 " "Found 1 design units, including 1 entities, in source file Sensores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensores " "Found entity 1: Sensores" {  } { { "Sensores.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Sensores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171695 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temp_2_seg.v(11) " "Verilog HDL information at temp_2_seg.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "temp_2_seg.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/temp_2_seg.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686773171697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_2_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_2_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_2_seg " "Found entity 1: temp_2_seg" {  } { { "temp_2_seg.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/temp_2_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_5_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_5_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_5_seg " "Found entity 1: temp_5_seg" {  } { { "temp_5_seg.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/temp_5_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171699 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temp_15_seg.v(11) " "Verilog HDL information at temp_15_seg.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "temp_15_seg.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/temp_15_seg.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686773171700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_15_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_15_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_15_seg " "Found entity 1: temp_15_seg" {  } { { "temp_15_seg.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/temp_15_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verificador_Compra.v 1 1 " "Found 1 design units, including 1 entities, in source file Verificador_Compra.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verificador_Compra " "Found entity 1: Verificador_Compra" {  } { { "Verificador_Compra.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Verificador_Compra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Devolver_Cedulas.v 1 1 " "Found 1 design units, including 1 entities, in source file Devolver_Cedulas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Devolver_Cedulas " "Found entity 1: Devolver_Cedulas" {  } { { "Devolver_Cedulas.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Devolver_Cedulas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Principal.v 1 1 " "Found 1 design units, including 1 entities, in source file Principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controla_Display.v 1 1 " "Found 1 design units, including 1 entities, in source file Controla_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controla_Display " "Found entity 1: Controla_Display" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686773171710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_temp.v 0 0 " "Found 0 design units, including 0 entities, in source file teste_temp.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f25 Divisor_Clock.v(32) " "Verilog HDL Implicit Net warning at Divisor_Clock.v(32): created implicit net for \"f25\"" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_Temp_2_1 Estados.v(57) " "Verilog HDL Implicit Net warning at Estados.v(57): created implicit net for \"reset_Temp_2_1\"" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_Temp_5 Estados.v(58) " "Verilog HDL Implicit Net warning at Estados.v(58): created implicit net for \"reset_Temp_5\"" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Led_dinheiro_1 Estados.v(62) " "Verilog HDL Implicit Net warning at Estados.v(62): created implicit net for \"Led_dinheiro_1\"" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Led_dinheiro_2 Estados.v(63) " "Verilog HDL Implicit Net warning at Estados.v(63): created implicit net for \"Led_dinheiro_2\"" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_press Principal.v(34) " "Verilog HDL Implicit Net warning at Principal.v(34): created implicit net for \"led_press\"" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_aquec Principal.v(34) " "Verilog HDL Implicit Net warning at Principal.v(34): created implicit net for \"led_aquec\"" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_bebida_1 Principal.v(34) " "Verilog HDL Implicit Net warning at Principal.v(34): created implicit net for \"led_bebida_1\"" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171711 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_bebida_2 Principal.v(34) " "Verilog HDL Implicit Net warning at Principal.v(34): created implicit net for \"led_bebida_2\"" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171711 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(7) " "Verilog HDL Instantiation warning at Divisor_Clock.v(7): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(8) " "Verilog HDL Instantiation warning at Divisor_Clock.v(8): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(9) " "Verilog HDL Instantiation warning at Divisor_Clock.v(9): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(10) " "Verilog HDL Instantiation warning at Divisor_Clock.v(10): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(11) " "Verilog HDL Instantiation warning at Divisor_Clock.v(11): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(12) " "Verilog HDL Instantiation warning at Divisor_Clock.v(12): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(13) " "Verilog HDL Instantiation warning at Divisor_Clock.v(13): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(14) " "Verilog HDL Instantiation warning at Divisor_Clock.v(14): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(15) " "Verilog HDL Instantiation warning at Divisor_Clock.v(15): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(16) " "Verilog HDL Instantiation warning at Divisor_Clock.v(16): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(17) " "Verilog HDL Instantiation warning at Divisor_Clock.v(17): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(18) " "Verilog HDL Instantiation warning at Divisor_Clock.v(18): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(19) " "Verilog HDL Instantiation warning at Divisor_Clock.v(19): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(20) " "Verilog HDL Instantiation warning at Divisor_Clock.v(20): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(21) " "Verilog HDL Instantiation warning at Divisor_Clock.v(21): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(22) " "Verilog HDL Instantiation warning at Divisor_Clock.v(22): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(23) " "Verilog HDL Instantiation warning at Divisor_Clock.v(23): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(24) " "Verilog HDL Instantiation warning at Divisor_Clock.v(24): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(25) " "Verilog HDL Instantiation warning at Divisor_Clock.v(25): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(26) " "Verilog HDL Instantiation warning at Divisor_Clock.v(26): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(27) " "Verilog HDL Instantiation warning at Divisor_Clock.v(27): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(28) " "Verilog HDL Instantiation warning at Divisor_Clock.v(28): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(29) " "Verilog HDL Instantiation warning at Divisor_Clock.v(29): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(30) " "Verilog HDL Instantiation warning at Divisor_Clock.v(30): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(31) " "Verilog HDL Instantiation warning at Divisor_Clock.v(31): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Divisor_Clock.v(32) " "Verilog HDL Instantiation warning at Divisor_Clock.v(32): instance has no name" {  } { { "Divisor_Clock.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171713 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(22) " "Verilog HDL Instantiation warning at Principal.v(22): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(24) " "Verilog HDL Instantiation warning at Principal.v(24): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(25) " "Verilog HDL Instantiation warning at Principal.v(25): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(26) " "Verilog HDL Instantiation warning at Principal.v(26): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(27) " "Verilog HDL Instantiation warning at Principal.v(27): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(30) " "Verilog HDL Instantiation warning at Principal.v(30): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(17) " "Verilog HDL Instantiation warning at Controla_Display.v(17): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(18) " "Verilog HDL Instantiation warning at Controla_Display.v(18): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(19) " "Verilog HDL Instantiation warning at Controla_Display.v(19): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(20) " "Verilog HDL Instantiation warning at Controla_Display.v(20): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(23) " "Verilog HDL Instantiation warning at Controla_Display.v(23): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(26) " "Verilog HDL Instantiation warning at Controla_Display.v(26): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(29) " "Verilog HDL Instantiation warning at Controla_Display.v(29): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(32) " "Verilog HDL Instantiation warning at Controla_Display.v(32): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Controla_Display.v(35) " "Verilog HDL Instantiation warning at Controla_Display.v(35): instance has no name" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(32) " "Verilog HDL Instantiation warning at Principal.v(32): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171715 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Principal.v(34) " "Verilog HDL Instantiation warning at Principal.v(34): instance has no name" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686773171715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686773171770 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[6..0\] Principal.v(8) " "Output port \"leds\[6..0\]\" at Principal.v(8) has no driver" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686773171774 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Clock Divisor_Clock:comb_4 " "Elaborating entity \"Divisor_Clock\" for hierarchy \"Divisor_Clock:comb_4\"" {  } { { "Principal.v" "comb_4" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_flop_T Divisor_Clock:comb_4\|Flip_flop_T:comb_3 " "Elaborating entity \"Flip_flop_T\" for hierarchy \"Divisor_Clock:comb_4\|Flip_flop_T:comb_3\"" {  } { { "Divisor_Clock.v" "comb_3" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Divisor_Clock.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_2_seg temp_2_seg:comb_5 " "Elaborating entity \"temp_2_seg\" for hierarchy \"temp_2_seg:comb_5\"" {  } { { "Principal.v" "comb_5" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_5_seg temp_5_seg:comb_7 " "Elaborating entity \"temp_5_seg\" for hierarchy \"temp_5_seg:comb_7\"" {  } { { "Principal.v" "comb_7" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_15_seg temp_15_seg:comb_8 " "Elaborating entity \"temp_15_seg\" for hierarchy \"temp_15_seg:comb_8\"" {  } { { "Principal.v" "comb_8" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensores Sensores:comb_9 " "Elaborating entity \"Sensores\" for hierarchy \"Sensores:comb_9\"" {  } { { "Principal.v" "comb_9" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controla_Display Controla_Display:comb_10 " "Elaborating entity \"Controla_Display\" for hierarchy \"Controla_Display:comb_10\"" {  } { { "Principal.v" "comb_10" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_to_pulse Controla_Display:comb_10\|level_to_pulse:comb_3 " "Elaborating entity \"level_to_pulse\" for hierarchy \"Controla_Display:comb_10\|level_to_pulse:comb_3\"" {  } { { "Controla_Display.v" "comb_3" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171868 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L level_to_pulse.v(29) " "Verilog HDL Always Construct warning at level_to_pulse.v(29): variable \"L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "level_to_pulse.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/level_to_pulse.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171869 "|Principal|Controla_Display:comb_10|level_to_pulse:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L level_to_pulse.v(31) " "Verilog HDL Always Construct warning at level_to_pulse.v(31): variable \"L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "level_to_pulse.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/level_to_pulse.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171869 "|Principal|Controla_Display:comb_10|level_to_pulse:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "P level_to_pulse.v(27) " "Verilog HDL Always Construct warning at level_to_pulse.v(27): inferring latch(es) for variable \"P\", which holds its previous value in one or more paths through the always construct" {  } { { "level_to_pulse.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/level_to_pulse.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686773171869 "|Principal|Controla_Display:comb_10|level_to_pulse:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P level_to_pulse.v(27) " "Inferred latch for \"P\" at level_to_pulse.v(27)" {  } { { "level_to_pulse.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/level_to_pulse.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171870 "|Principal|Controla_Display:comb_10|level_to_pulse:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verificador_Compra Controla_Display:comb_10\|Verificador_Compra:comb_7 " "Elaborating entity \"Verificador_Compra\" for hierarchy \"Controla_Display:comb_10\|Verificador_Compra:comb_7\"" {  } { { "Controla_Display.v" "comb_7" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verificador_Compra.v(8) " "Verilog HDL assignment warning at Verificador_Compra.v(8): truncated value with size 32 to match size of target (1)" {  } { { "Verificador_Compra.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Verificador_Compra.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686773171879 "|Principal|Controla_Display:comb_10|Verificador_Compra:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Controla_Display:comb_10\|Contador:comb_8 " "Elaborating entity \"Contador\" for hierarchy \"Controla_Display:comb_10\|Contador:comb_8\"" {  } { { "Controla_Display.v" "comb_8" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Erro Controla_Display:comb_10\|Display_Erro:comb_9 " "Elaborating entity \"Display_Erro\" for hierarchy \"Controla_Display:comb_10\|Display_Erro:comb_9\"" {  } { { "Controla_Display.v" "comb_9" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171886 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "or_gate Display_Erro.v(11) " "Verilog HDL or VHDL warning at Display_Erro.v(11): object \"or_gate\" assigned a value but never read" {  } { { "Display_Erro.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Erro.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686773171887 "|Principal|Controla_Display:comb_10|Display_Erro:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Bebida Controla_Display:comb_10\|Display_Bebida:comb_10 " "Elaborating entity \"Display_Bebida\" for hierarchy \"Controla_Display:comb_10\|Display_Bebida:comb_10\"" {  } { { "Controla_Display.v" "comb_10" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Valor Controla_Display:comb_10\|Display_Valor:comb_11 " "Elaborating entity \"Display_Valor\" for hierarchy \"Controla_Display:comb_10\|Display_Valor:comb_11\"" {  } { { "Controla_Display.v" "comb_11" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171898 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(21) " "Verilog HDL Always Construct warning at Display_Valor.v(21): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171899 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(21) " "Verilog HDL Always Construct warning at Display_Valor.v(21): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171899 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(21) " "Verilog HDL Always Construct warning at Display_Valor.v(21): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171899 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(25) " "Verilog HDL Always Construct warning at Display_Valor.v(25): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171899 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(25) " "Verilog HDL Always Construct warning at Display_Valor.v(25): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171899 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(25) " "Verilog HDL Always Construct warning at Display_Valor.v(25): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171899 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(29) " "Verilog HDL Always Construct warning at Display_Valor.v(29): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171899 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(29) " "Verilog HDL Always Construct warning at Display_Valor.v(29): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(29) " "Verilog HDL Always Construct warning at Display_Valor.v(29): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(33) " "Verilog HDL Always Construct warning at Display_Valor.v(33): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(33) " "Verilog HDL Always Construct warning at Display_Valor.v(33): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(33) " "Verilog HDL Always Construct warning at Display_Valor.v(33): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(37) " "Verilog HDL Always Construct warning at Display_Valor.v(37): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(37) " "Verilog HDL Always Construct warning at Display_Valor.v(37): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aux_segs Display_Valor.v(39) " "Verilog HDL Always Construct warning at Display_Valor.v(39): variable \"aux_segs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(41) " "Verilog HDL Always Construct warning at Display_Valor.v(41): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(41) " "Verilog HDL Always Construct warning at Display_Valor.v(41): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(41) " "Verilog HDL Always Construct warning at Display_Valor.v(41): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V_sense Display_Valor.v(45) " "Verilog HDL Always Construct warning at Display_Valor.v(45): variable \"V_sense\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sinal_cancel Display_Valor.v(45) " "Verilog HDL Always Construct warning at Display_Valor.v(45): variable \"sinal_cancel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "chaves_cedulas Display_Valor.v(45) " "Verilog HDL Always Construct warning at Display_Valor.v(45): variable \"chaves_cedulas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitos Display_Valor.v(20) " "Verilog HDL Always Construct warning at Display_Valor.v(20): inferring latch(es) for variable \"digitos\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686773171900 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segmentos Display_Valor.v(20) " "Verilog HDL Always Construct warning at Display_Valor.v(20): inferring latch(es) for variable \"segmentos\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686773171901 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[0\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[0\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171901 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[1\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[1\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171902 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[2\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[2\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171902 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[3\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[3\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171902 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[4\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[4\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171902 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[5\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[5\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171902 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[6\] Display_Valor.v(20) " "Inferred latch for \"segmentos\[6\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171903 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitos\[0\] Display_Valor.v(20) " "Inferred latch for \"digitos\[0\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171903 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitos\[1\] Display_Valor.v(20) " "Inferred latch for \"digitos\[1\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171903 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitos\[2\] Display_Valor.v(20) " "Inferred latch for \"digitos\[2\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171903 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digitos\[3\] Display_Valor.v(20) " "Inferred latch for \"digitos\[3\]\" at Display_Valor.v(20)" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773171903 "|Principal|Controla_Display:comb_10|Display_Valor:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estados Estados:comb_11 " "Elaborating entity \"Estados\" for hierarchy \"Estados:comb_11\"" {  } { { "Principal.v" "comb_11" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171910 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Led_dinheiro_1 Estados.v(62) " "Verilog HDL or VHDL warning at Estados.v(62): object \"Led_dinheiro_1\" assigned a value but never read" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686773171910 "|Principal|Estados:comb_11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Led_dinheiro_2 Estados.v(63) " "Verilog HDL or VHDL warning at Estados.v(63): object \"Led_dinheiro_2\" assigned a value but never read" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686773171910 "|Principal|Estados:comb_11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Working 0 Estados.v(7) " "Net \"Working\" at Estados.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686773171911 "|Principal|Estados:comb_11"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Devolver_dinheiro Estados.v(4) " "Output port \"Devolver_dinheiro\" at Estados.v(4) has no driver" {  } { { "Estados.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686773171911 "|Principal|Estados:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_flop_D Estados:comb_11\|Flip_flop_D:Q0 " "Elaborating entity \"Flip_flop_D\" for hierarchy \"Estados:comb_11\|Flip_flop_D:Q0\"" {  } { { "Estados.v" "Q0" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Estados.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686773171916 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686773172031 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686773172031 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "26 " "26 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686773172285 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[3\] Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[0\] " "Duplicate LATCH primitive \"Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[3\]\" merged with LATCH primitive \"Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[0\]\"" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1686773172295 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1686773172295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[0\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cancel " "Ports D and ENA on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172295 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172295 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773172295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[1\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA chaves_cedulas\[0\] " "Ports D and ENA on the latch are fed by the same signal chaves_cedulas\[0\]" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172295 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172295 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773172295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[2\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA chaves_cedulas\[0\] " "Ports D and ENA on the latch are fed by the same signal chaves_cedulas\[0\]" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172296 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172296 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773172296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[4\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cancel " "Ports D and ENA on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172296 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172296 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773172296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[5\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cancel " "Ports D and ENA on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172296 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172296 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773172296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[6\] " "Latch Controla_Display:comb_10\|Display_Valor:comb_11\|segmentos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sensores:comb_9\|WideNand0 " "Ports D and ENA on the latch are fed by the same signal Sensores:comb_9\|WideNand0" {  } { { "Sensores.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Sensores.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172296 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Cancel " "Ports ENA and PRE on the latch are fed by the same signal Cancel" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686773172296 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686773172296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773172393 "|Principal|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773172393 "|Principal|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773172393 "|Principal|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773172393 "|Principal|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773172393 "|Principal|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773172393 "|Principal|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773172393 "|Principal|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ponto VCC " "Pin \"ponto\" is stuck at VCC" {  } { { "Principal.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Principal.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686773172393 "|Principal|ponto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686773172393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686773172470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686773172486 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686773172486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686773172486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686773172486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/output_files/PBL3_ultima_esperanca.map.smsg " "Generated suppressed messages file /media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/output_files/PBL3_ultima_esperanca.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773172636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686773172657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 17:06:12 2023 " "Processing ended: Wed Jun 14 17:06:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686773172657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686773172657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686773172657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686773172657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686773173905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686773173905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 17:06:13 2023 " "Processing started: Wed Jun 14 17:06:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686773173905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686773173905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBL3_ultima_esperanca -c PBL3_ultima_esperanca " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBL3_ultima_esperanca -c PBL3_ultima_esperanca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686773173905 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686773174072 ""}
{ "Info" "0" "" "Project  = PBL3_ultima_esperanca" {  } {  } 0 0 "Project  = PBL3_ultima_esperanca" 0 0 "Fitter" 0 0 1686773174076 ""}
{ "Info" "0" "" "Revision = PBL3_ultima_esperanca" {  } {  } 0 0 "Revision = PBL3_ultima_esperanca" 0 0 "Fitter" 0 0 1686773174076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686773174134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686773174134 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL3_ultima_esperanca EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL3_ultima_esperanca\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686773174141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686773174193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686773174193 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686773174237 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686773174245 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686773174337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686773174337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686773174337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686773174337 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686773174337 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686773174337 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1686773174402 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL3_ultima_esperanca.sdc " "Synopsys Design Constraints File file not found: 'PBL3_ultima_esperanca.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686773174407 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686773174409 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174426 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]~15\|datac " "Node \"comb_10\|comb_11\|segmentos\[6\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174426 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]~15\|combout " "Node \"comb_10\|comb_11\|segmentos\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174426 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[6\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174426 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773174426 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174427 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]~14\|datac " "Node \"comb_10\|comb_11\|segmentos\[5\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174427 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]~14\|combout " "Node \"comb_10\|comb_11\|segmentos\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174427 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[5\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174427 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773174427 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174428 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]~13\|datac " "Node \"comb_10\|comb_11\|segmentos\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174428 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]~13\|combout " "Node \"comb_10\|comb_11\|segmentos\[4\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174428 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174428 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773174428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174428 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]~12\|datac " "Node \"comb_10\|comb_11\|segmentos\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174428 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]~12\|combout " "Node \"comb_10\|comb_11\|segmentos\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174428 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174428 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773174428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174429 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]~11\|datac " "Node \"comb_10\|comb_11\|segmentos\[1\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174429 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]~11\|combout " "Node \"comb_10\|comb_11\|segmentos\[1\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174429 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174429 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773174429 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174429 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]~10\|datac " "Node \"comb_10\|comb_11\|segmentos\[0\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174429 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]~10\|combout " "Node \"comb_10\|comb_11\|segmentos\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174429 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]\|datab " "Node \"comb_10\|comb_11\|segmentos\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773174429 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1686773174429 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1686773174442 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1686773174442 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 26 clocks " "Found 26 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q " "   1.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686773174444 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686773174444 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686773174454 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686773174454 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1686773174459 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Controla_Display:comb_10\|Display_Valor:comb_11\|Exibe_Valor~0 Global clock " "Automatically promoted some destinations of signal \"Controla_Display:comb_10\|Display_Valor:comb_11\|Exibe_Valor~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|digitos\[1\]~2 " "Destination \"Controla_Display:comb_10\|digitos\[1\]~2\" may be non-global or may not use global clock" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|Exibe_Valor~1 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|Exibe_Valor~1\" may be non-global or may not use global clock" {  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|segments\[5\]~18 " "Destination \"Controla_Display:comb_10\|segments\[5\]~18\" may be non-global or may not use global clock" {  } { { "Controla_Display.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Controla_Display.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~0 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~1 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~1\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~2 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~2\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~3 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~3\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~4 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~4\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Controla_Display:comb_10\|Display_Valor:comb_11\|comb~5 " "Destination \"Controla_Display:comb_10\|Display_Valor:comb_11\|comb~5\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 9 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686773174466 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q Global clock " "Automatically promoted some destinations of signal \"Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q " "Destination \"Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q\" may be non-global or may not use global clock" {  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q " "Destination \"Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q\" may be non-global or may not use global clock" {  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""}  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686773174466 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q Global clock " "Automatically promoted some destinations of signal \"Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q " "Destination \"Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q\" may be non-global or may not use global clock" {  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686773174466 ""}  } { { "Flip_flop_T.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Flip_flop_T.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686773174466 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1686773174466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1686773174471 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1686773174490 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1686773174508 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1686773174509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1686773174509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686773174509 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686773174528 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686773174545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686773174651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686773174764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686773174768 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686773175146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686773175146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686773175166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686773175271 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686773175271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686773175461 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686773175461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686773175461 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686773175474 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686773175480 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1686773175492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/output_files/PBL3_ultima_esperanca.fit.smsg " "Generated suppressed messages file /media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/output_files/PBL3_ultima_esperanca.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686773175523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 35 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1172 " "Peak virtual memory: 1172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686773175538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 17:06:15 2023 " "Processing ended: Wed Jun 14 17:06:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686773175538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686773175538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686773175538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686773175538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686773176524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686773176525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 17:06:16 2023 " "Processing started: Wed Jun 14 17:06:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686773176525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686773176525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL3_ultima_esperanca -c PBL3_ultima_esperanca " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL3_ultima_esperanca -c PBL3_ultima_esperanca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686773176525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1686773176683 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686773176708 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686773176712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686773176799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 17:06:16 2023 " "Processing ended: Wed Jun 14 17:06:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686773176799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686773176799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686773176799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686773176799 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686773176941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686773177608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686773177608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 17:06:17 2023 " "Processing started: Wed Jun 14 17:06:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686773177608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686773177608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL3_ultima_esperanca -c PBL3_ultima_esperanca " "Command: quartus_sta PBL3_ultima_esperanca -c PBL3_ultima_esperanca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686773177608 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686773177652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686773177719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686773177719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686773177768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686773177768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686773177820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686773177928 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1686773177944 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL3_ultima_esperanca.sdc " "Synopsys Design Constraints File file not found: 'PBL3_ultima_esperanca.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1686773177954 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686773177954 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q " "create_clock -period 1.000 -name Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686773177957 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686773177957 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177958 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]~15\|datad " "Node \"comb_10\|comb_11\|segmentos\[6\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177958 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]~15\|combout " "Node \"comb_10\|comb_11\|segmentos\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177958 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[6\]\|datad " "Node \"comb_10\|comb_11\|segmentos\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177958 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1686773177958 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]~14\|datad " "Node \"comb_10\|comb_11\|segmentos\[5\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]~14\|combout " "Node \"comb_10\|comb_11\|segmentos\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[5\]\|datad " "Node \"comb_10\|comb_11\|segmentos\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1686773177959 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]~13\|datad " "Node \"comb_10\|comb_11\|segmentos\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]~13\|combout " "Node \"comb_10\|comb_11\|segmentos\[4\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[4\]\|datad " "Node \"comb_10\|comb_11\|segmentos\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1686773177959 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]~12\|datad " "Node \"comb_10\|comb_11\|segmentos\[2\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]~12\|combout " "Node \"comb_10\|comb_11\|segmentos\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[2\]\|datac " "Node \"comb_10\|comb_11\|segmentos\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1686773177959 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]~11\|datad " "Node \"comb_10\|comb_11\|segmentos\[1\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]~11\|combout " "Node \"comb_10\|comb_11\|segmentos\[1\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[1\]\|datad " "Node \"comb_10\|comb_11\|segmentos\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1686773177959 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]\|combout " "Node \"comb_10\|comb_11\|segmentos\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]~10\|datad " "Node \"comb_10\|comb_11\|segmentos\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]~10\|combout " "Node \"comb_10\|comb_11\|segmentos\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""} { "Warning" "WSTA_SCC_NODE" "comb_10\|comb_11\|segmentos\[0\]\|datad " "Node \"comb_10\|comb_11\|segmentos\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686773177959 ""}  } { { "Display_Valor.v" "" { Text "/media/luis/SSD_WIn_Linux/PBL3 - Circuitos Digitais - Luis F. Carvalho e Luis F. Silva/Display_Valor.v" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1686773177959 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686773177963 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1686773177975 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686773177977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.166 " "Worst-case setup slack is -8.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.166             -21.934 Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q  " "   -8.166             -21.934 Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q  " "    0.028               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q  " "    0.188               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q  " "    0.191               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q  " "    0.193               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q  " "    0.197               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q  " "    0.207               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q  " "    0.219               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q  " "    0.227               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q  " "    0.229               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q  " "    0.230               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q  " "    0.238               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q  " "    0.239               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q  " "    0.247               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q  " "    0.371               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q  " "    0.448               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q  " "    0.448               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q  " "    0.449               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q  " "    0.450               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q  " "    0.450               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q  " "    0.453               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q  " "    0.454               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q  " "    0.455               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q  " "    0.458               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 clk  " "    1.666               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686773177978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.020 " "Worst-case hold slack is -3.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.020              -3.020 Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q  " "   -3.020              -3.020 Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720              -1.720 clk  " "   -1.720              -1.720 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297              -1.297 Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q  " "   -1.297              -1.297 Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.089              -1.089 Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q  " "   -1.089              -1.089 Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.078              -1.078 Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q  " "   -1.078              -1.078 Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061              -1.061 Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q  " "   -1.061              -1.061 Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953              -0.953 Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q  " "   -0.953              -0.953 Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.865              -0.865 Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q  " "   -0.865              -0.865 Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686              -0.686 Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q  " "   -0.686              -0.686 Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -0.653 Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q  " "   -0.653              -0.653 Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651              -0.651 Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q  " "   -0.651              -0.651 Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615              -0.615 Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q  " "   -0.615              -0.615 Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.565              -0.565 Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q  " "   -0.565              -0.565 Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552              -0.552 Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q  " "   -0.552              -0.552 Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -0.544 Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q  " "   -0.544              -0.544 Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507              -0.507 Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q  " "   -0.507              -0.507 Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505              -0.505 Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q  " "   -0.505              -0.505 Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505              -0.505 Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q  " "   -0.505              -0.505 Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -0.502 Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q  " "   -0.502              -0.502 Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -0.502 Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q  " "   -0.502              -0.502 Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501              -0.501 Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q  " "   -0.501              -0.501 Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499              -0.499 Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q  " "   -0.499              -0.499 Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -0.498 Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q  " "   -0.498              -0.498 Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -0.498 Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q  " "   -0.498              -0.498 Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -0.254 Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q  " "   -0.254              -0.254 Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686773177981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686773177982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686773177983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_20\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_21\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_22\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_23\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_24\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_25\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_26\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_27\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q  " "    0.234               0.000 Divisor_Clock:comb_4\|Flip_flop_T:comb_9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686773177985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686773177985 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1686773178101 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686773178113 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686773178114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 34 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686773178141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 17:06:18 2023 " "Processing ended: Wed Jun 14 17:06:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686773178141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686773178141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686773178141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686773178141 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 185 s " "Quartus Prime Full Compilation was successful. 0 errors, 185 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686773178267 ""}
