/* $NetBSD: tps65950reg.h,v 1.1.2.3 2013/05/12 00:42:50 khorben Exp $ */

/*-
 * Copyright (c) 2012 Jared D. McNeill <jmcneill@invisible.ca>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _DEV_I2C_TPS65950REG_H_
#define _DEV_I2C_TPS65950REG_H_

/*
 * TI TPS65950 OMAP Power Management and System Companion Device
 */

/* I2C Bus Addressing */
#define	TPS65950_ADDR_ID1		0x48	/* GP */
#define TPS65950_ADDR_ID2		0x49	/* GP */
#define TPS65950_ADDR_ID3		0x4a	/* GP */
#define TPS65950_ADDR_ID4		0x4b	/* GP */
#define TPS65950_ADDR_ID5		0x12	/* SmartReflex */

/* ID2: GPIO */
#define TPS65950_GPIO_BASE		0x98
#define TPS65950_GPIO_GPIODATAIN1	(TPS65950_GPIO_BASE + 0x01)
#define TPS65950_GPIO_GPIODATAIN2	(TPS65950_GPIO_BASE + 0x02)
#define TPS65950_GPIO_GPIODATAIN3	(TPS65950_GPIO_BASE + 0x03)
#define TPS65950_GPIO_GPIODATADIR1	(TPS65950_GPIO_BASE + 0x04)
#define TPS65950_GPIO_GPIODATADIR2	(TPS65950_GPIO_BASE + 0x05)
#define TPS65950_GPIO_GPIODATADIR3	(TPS65950_GPIO_BASE + 0x06)
#define TPS65950_GPIO_GPIODATAOUT1	(TPS65950_GPIO_BASE + 0x07)
#define TPS65950_GPIO_GPIODATAOUT2	(TPS65950_GPIO_BASE + 0x08)
#define TPS65950_GPIO_GPIODATAOUT3	(TPS65950_GPIO_BASE + 0x09)
#define TPS65950_GPIO_CLEARGPIODATAOUT1	(TPS65950_GPIO_BASE + 0x0a)
#define TPS65950_GPIO_CLEARGPIODATAOUT2	(TPS65950_GPIO_BASE + 0x0b)
#define TPS65950_GPIO_CLEARGPIODATAOUT3	(TPS65950_GPIO_BASE + 0x0c)
#define TPS65950_GPIO_SETGPIODATAOUT1	(TPS65950_GPIO_BASE + 0x0d)
#define TPS65950_GPIO_SETGPIODATAOUT2	(TPS65950_GPIO_BASE + 0x0e)
#define TPS65950_GPIO_SETGPIODATAOUT3	(TPS65950_GPIO_BASE + 0x0f)
#define TPS65950_GPIO_GPIO_DEBEN1	(TPS65950_GPIO_BASE + 0x10)
#define TPS65950_GPIO_GPIO_DEBEN2	(TPS65950_GPIO_BASE + 0x11)
#define TPS65950_GPIO_GPIO_DEBEN3	(TPS65950_GPIO_BASE + 0x12)
#define TPS65950_GPIO_GPIO_CTRL		(TPS65950_GPIO_BASE + 0x13)
#define TPS65950_GPIO_GPIOPUPDCTR1	(TPS65950_GPIO_BASE + 0x14)
#define TPS65950_GPIO_GPIOPUPDCTR2	(TPS65950_GPIO_BASE + 0x15)
#define TPS65950_GPIO_GPIOPUPDCTR3	(TPS65950_GPIO_BASE + 0x16)
#define TPS65950_GPIO_GPIOPUPDCTR4	(TPS65950_GPIO_BASE + 0x17)
#define TPS65950_GPIO_GPIOPUPDCTR5	(TPS65950_GPIO_BASE + 0x18)
#define TPS65950_GPIO_GPIO_ISR1A	(TPS65950_GPIO_BASE + 0x19)
#define TPS65950_GPIO_GPIO_ISR2A	(TPS65950_GPIO_BASE + 0x1a)
#define TPS65950_GPIO_GPIO_ISR3A	(TPS65950_GPIO_BASE + 0x1b)
#define TPS65950_GPIO_GPIO_IMR1A	(TPS65950_GPIO_BASE + 0x1c)
#define TPS65950_GPIO_GPIO_IMR2A	(TPS65950_GPIO_BASE + 0x1d)
#define TPS65950_GPIO_GPIO_IMR3A	(TPS65950_GPIO_BASE + 0x1e)
#define TPS65950_GPIO_GPIO_ISR1B	(TPS65950_GPIO_BASE + 0x1f)
#define TPS65950_GPIO_GPIO_ISR2B	(TPS65950_GPIO_BASE + 0x20)
#define TPS65950_GPIO_GPIO_ISR3B	(TPS65950_GPIO_BASE + 0x21)
#define TPS65950_GPIO_GPIO_IMR1B	(TPS65950_GPIO_BASE + 0x22)
#define TPS65950_GPIO_GPIO_IMR2B	(TPS65950_GPIO_BASE + 0x23)
#define TPS65950_GPIO_GPIO_IMR3B	(TPS65950_GPIO_BASE + 0x24)
#define TPS65950_GPIO_GPIO_EDR1		(TPS65950_GPIO_BASE + 0x28)
#define TPS65950_GPIO_GPIO_EDR2		(TPS65950_GPIO_BASE + 0x29)
#define TPS65950_GPIO_GPIO_EDR3		(TPS65950_GPIO_BASE + 0x2a)
#define TPS65950_GPIO_GPIO_EDR4		(TPS65950_GPIO_BASE + 0x2b)
#define TPS65950_GPIO_GPIO_EDR5		(TPS65950_GPIO_BASE + 0x2c)
#define TPS65950_GPIO_GPIO_SIH_CTRL	(TPS65950_GPIO_BASE + 0x2d)
#define TPS65950_GPIO_PMBR1		(TPS65950_GPIO_BASE + 0x2f)
#define TPS65950_GPIO_PMBR2		(TPS65950_GPIO_BASE + 0x30)

/* ID2: IDCODE */
#define TPS65950_ID2_IDCODE_7_0		0x85
#define TPS65950_ID2_IDCODE_15_8	0x86
#define TPS65950_ID2_IDCODE_23_16	0x87
#define TPS65950_ID2_IDCODE_31_24	0x88
#define TPS65950_ID2_UNLOCK_TEST_REG	0x97
#define TPS65950_ID2_UNLOCK_TEST_REG_MAGIC 0x49

/* ID2: PIH */
#define TPS65950_PIH_BASE		0x80
#define TPS65950_PIH_REG_ISR_P1		(TPS65950_PIH_BASE + 0x01)
#define  TPS65950_PIH_REG_ISR_P1_ISR7	__BIT(7)
#define  TPS65950_PIH_REG_ISR_P1_ISR6	__BIT(6)
#define  TPS65950_PIH_REG_ISR_P1_ISR5	__BIT(5)
#define  TPS65950_PIH_REG_ISR_P1_ISR4	__BIT(4)
#define  TPS65950_PIH_REG_ISR_P1_ISR3	__BIT(3)
#define  TPS65950_PIH_REG_ISR_P1_ISR2	__BIT(2)
#define  TPS65950_PIH_REG_ISR_P1_ISR1	__BIT(1)
#define  TPS65950_PIH_REG_ISR_P1_ISR0	__BIT(0)
#define TPS65950_PIH_REG_ISR_P2		(TPS65950_PIH_BASE + 0x02)
#define  TPS65950_PIH_REG_ISR_P2_ISR7	__BIT(7)
#define  TPS65950_PIH_REG_ISR_P2_ISR6	__BIT(6)
#define  TPS65950_PIH_REG_ISR_P2_ISR5	__BIT(5)
#define  TPS65950_PIH_REG_ISR_P2_ISR4	__BIT(4)
#define  TPS65950_PIH_REG_ISR_P2_ISR3	__BIT(3)
#define  TPS65950_PIH_REG_ISR_P2_ISR2	__BIT(2)
#define  TPS65950_PIH_REG_ISR_P2_ISR1	__BIT(1)
#define  TPS65950_PIH_REG_ISR_P2_ISR0	__BIT(0)
#define TPS65950_PIH_REG_SIR		(TPS65950_PIH_BASE + 0x03)

/* ID3 */
#define TPS65950_LED_BASE		0xee
#define	TPS65950_ID3_REG_LED		(TPS65950_LED_BASE + 0)
#define	TPS65950_ID3_REG_LED_LEDAON	__BIT(0)
#define	TPS65950_ID3_REG_LED_LEDBON	__BIT(1)
#define TPS65950_ID3_REG_LED_LEDAPWM	__BIT(4)
#define TPS65950_ID3_REG_LED_LEDBPWM	__BIT(5)

/* ID4 */
#define TPS65950_PM_RECEIVER_BASE	0x5b
#define TPS65950_ID4_REG_WATCHDOG_CFG	(TPS65950_PM_RECEIVER_BASE + 3)
#define TPS65950_RTC_BASE		0x1c
#define TPS65950_ID4_REG_SECONDS_REG	(TPS65950_RTC_BASE + 0)
#define TPS65950_ID4_REG_MINUTES_REG	(TPS65950_RTC_BASE + 1)
#define TPS65950_ID4_REG_HOURS_REG	(TPS65950_RTC_BASE + 2)
#define TPS65950_ID4_REG_DAYS_REG	(TPS65950_RTC_BASE + 3)
#define TPS65950_ID4_REG_MONTHS_REG	(TPS65950_RTC_BASE + 4)
#define TPS65950_ID4_REG_YEARS_REG	(TPS65950_RTC_BASE + 5)
#define TPS65950_ID4_REG_WEEKS_REG	(TPS65950_RTC_BASE + 6)
#define TPS65950_ID4_REG_RTC_CTRL_REG	(TPS65950_RTC_BASE + 13)
#define TPS65950_ID4_REG_RTC_CTRL_REG_GET_TIME __BIT(6)
#define TPS65950_ID4_REG_RTC_CTRL_REG_STOP_RTC __BIT(1)

#endif /* !_DEV_I2C_TPS65950REG_H_ */
