--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1767 paths analyzed, 251 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.596ns.
--------------------------------------------------------------------------------
Slack:                  13.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.569ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.624 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_0 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BMUX    Tshcko                0.576   M_sum_q[7]
                                                       M_sum_q_0
    SLICE_X8Y39.B5       net (fanout=15)       1.223   M_sum_q[0]
    SLICE_X8Y39.B        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       PWR_1_o_M_sum_q[15]_equal_30_o<15>111
    SLICE_X13Y40.C3      net (fanout=7)        1.109   PWR_1_o_M_sum_q[15]_equal_30_o<15>11
    SLICE_X13Y40.C       Tilo                  0.259   M_state_q_FSM_FFd2-In1
                                                       PWR_1_o_M_sum_q[15]_equal_14_o<15>1
    SLICE_X8Y39.D2       net (fanout=4)        1.265   PWR_1_o_M_sum_q[15]_equal_14_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B        Tilo                  0.254   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y43.DX       net (fanout=1)        0.388   M_state_q_FSM_FFd4-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (1.711ns logic, 4.858ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  13.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_11 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.471ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_11 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BMUX    Tshcko                0.576   M_sum_q[14]
                                                       M_sum_q_11
    SLICE_X8Y39.B1       net (fanout=5)        1.125   M_sum_q[11]
    SLICE_X8Y39.B        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       PWR_1_o_M_sum_q[15]_equal_30_o<15>111
    SLICE_X13Y40.C3      net (fanout=7)        1.109   PWR_1_o_M_sum_q[15]_equal_30_o<15>11
    SLICE_X13Y40.C       Tilo                  0.259   M_state_q_FSM_FFd2-In1
                                                       PWR_1_o_M_sum_q[15]_equal_14_o<15>1
    SLICE_X8Y39.D2       net (fanout=4)        1.265   PWR_1_o_M_sum_q[15]_equal_14_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B        Tilo                  0.254   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y43.DX       net (fanout=1)        0.388   M_state_q_FSM_FFd4-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (1.711ns logic, 4.760ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  13.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_7 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.463ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.624 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_7 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.525   M_sum_q[7]
                                                       M_sum_q_7
    SLICE_X13Y39.A6      net (fanout=9)        1.353   M_sum_q[7]
    SLICE_X13Y39.A       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>111
    SLICE_X8Y42.B5       net (fanout=10)       1.223   GND_1_o_M_sum_q[15]_equal_22_o<15>11
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X9Y43.CX       net (fanout=2)        0.831   M_state_q_FSM_FFd3-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.463ns (1.622ns logic, 4.841ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  13.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.386ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.CMUX    Tshcko                0.518   N2
                                                       M_sum_q_1
    SLICE_X8Y39.B3       net (fanout=4)        1.098   M_sum_q[1]
    SLICE_X8Y39.B        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       PWR_1_o_M_sum_q[15]_equal_30_o<15>111
    SLICE_X13Y40.C3      net (fanout=7)        1.109   PWR_1_o_M_sum_q[15]_equal_30_o<15>11
    SLICE_X13Y40.C       Tilo                  0.259   M_state_q_FSM_FFd2-In1
                                                       PWR_1_o_M_sum_q[15]_equal_14_o<15>1
    SLICE_X8Y39.D2       net (fanout=4)        1.265   PWR_1_o_M_sum_q[15]_equal_14_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B        Tilo                  0.254   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y43.DX       net (fanout=1)        0.388   M_state_q_FSM_FFd4-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.386ns (1.653ns logic, 4.733ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  13.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_7 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.621 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_7 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.525   M_sum_q[7]
                                                       M_sum_q_7
    SLICE_X13Y39.A6      net (fanout=9)        1.353   M_sum_q[7]
    SLICE_X13Y39.A       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>111
    SLICE_X8Y42.B5       net (fanout=10)       1.223   GND_1_o_M_sum_q[15]_equal_22_o<15>11
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X10Y42.AX      net (fanout=2)        0.685   M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (1.622ns logic, 4.695ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  13.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.266ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.CMUX    Tshcko                0.518   N2
                                                       M_sum_q_1
    SLICE_X13Y39.A3      net (fanout=4)        1.163   M_sum_q[1]
    SLICE_X13Y39.A       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>111
    SLICE_X8Y42.B5       net (fanout=10)       1.223   GND_1_o_M_sum_q[15]_equal_22_o<15>11
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X9Y43.CX       net (fanout=2)        0.831   M_state_q_FSM_FFd3-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.266ns (1.615ns logic, 4.651ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  13.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_13 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.223ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_13 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.CQ      Tcko                  0.525   M_sum_q[14]
                                                       M_sum_q_13
    SLICE_X8Y42.D1       net (fanout=11)       1.707   M_sum_q[13]
    SLICE_X8Y42.D        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_60_o<15>21
    SLICE_X11Y41.C2      net (fanout=9)        0.966   GND_1_o_M_sum_q[15]_equal_60_o<15>2
    SLICE_X11Y41.C       Tilo                  0.259   N20
                                                       GND_1_o_M_sum_q[15]_equal_60_o<15>1
    SLICE_X10Y42.C5      net (fanout=3)        0.424   GND_1_o_M_sum_q[15]_equal_60_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X9Y43.CX       net (fanout=2)        0.831   M_state_q_FSM_FFd3-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (1.622ns logic, 4.601ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  13.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_15 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_15 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.DMUX    Tshcko                0.576   M_sum_q[14]
                                                       M_sum_q_15
    SLICE_X8Y39.B4       net (fanout=5)        0.876   M_sum_q[15]
    SLICE_X8Y39.B        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       PWR_1_o_M_sum_q[15]_equal_30_o<15>111
    SLICE_X13Y40.C3      net (fanout=7)        1.109   PWR_1_o_M_sum_q[15]_equal_30_o<15>11
    SLICE_X13Y40.C       Tilo                  0.259   M_state_q_FSM_FFd2-In1
                                                       PWR_1_o_M_sum_q[15]_equal_14_o<15>1
    SLICE_X8Y39.D2       net (fanout=4)        1.265   PWR_1_o_M_sum_q[15]_equal_14_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B        Tilo                  0.254   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y43.DX       net (fanout=1)        0.388   M_state_q_FSM_FFd4-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (1.711ns logic, 4.511ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  13.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.210ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.624 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.CMUX    Tshcko                0.576   M_sum_q[7]
                                                       M_sum_q_3
    SLICE_X13Y39.A5      net (fanout=10)       1.049   M_sum_q[3]
    SLICE_X13Y39.A       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>111
    SLICE_X8Y42.B5       net (fanout=10)       1.223   GND_1_o_M_sum_q[15]_equal_22_o<15>11
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X9Y43.CX       net (fanout=2)        0.831   M_state_q_FSM_FFd3-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.210ns (1.673ns logic, 4.537ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_13 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.157ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_13 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.CQ      Tcko                  0.525   M_sum_q[14]
                                                       M_sum_q_13
    SLICE_X8Y42.D1       net (fanout=11)       1.707   M_sum_q[13]
    SLICE_X8Y42.D        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_60_o<15>21
    SLICE_X8Y42.B1       net (fanout=9)        0.568   GND_1_o_M_sum_q[15]_equal_60_o<15>2
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X9Y43.CX       net (fanout=2)        0.831   M_state_q_FSM_FFd3-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (1.617ns logic, 4.540ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  13.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.152ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.624 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BMUX    Tshcko                0.576   M_sum_q[7]
                                                       M_sum_q_0
    SLICE_X8Y39.B5       net (fanout=15)       1.223   M_sum_q[0]
    SLICE_X8Y39.B        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       PWR_1_o_M_sum_q[15]_equal_30_o<15>111
    SLICE_X13Y40.C3      net (fanout=7)        1.109   PWR_1_o_M_sum_q[15]_equal_30_o<15>11
    SLICE_X13Y40.C       Tilo                  0.259   M_state_q_FSM_FFd2-In1
                                                       PWR_1_o_M_sum_q[15]_equal_14_o<15>1
    SLICE_X8Y39.D2       net (fanout=4)        1.265   PWR_1_o_M_sum_q[15]_equal_14_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.CLK      Tas                   0.339   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      6.152ns (1.682ns logic, 4.470ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  13.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.120ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.621 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.CMUX    Tshcko                0.518   N2
                                                       M_sum_q_1
    SLICE_X13Y39.A3      net (fanout=4)        1.163   M_sum_q[1]
    SLICE_X13Y39.A       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>111
    SLICE_X8Y42.B5       net (fanout=10)       1.223   GND_1_o_M_sum_q[15]_equal_22_o<15>11
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X10Y42.AX      net (fanout=2)        0.685   M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.120ns (1.615ns logic, 4.505ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  13.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_10 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.121ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_10 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.525   M_sum_q[14]
                                                       M_sum_q_10
    SLICE_X8Y39.B6       net (fanout=12)       0.826   M_sum_q[10]
    SLICE_X8Y39.B        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       PWR_1_o_M_sum_q[15]_equal_30_o<15>111
    SLICE_X13Y40.C3      net (fanout=7)        1.109   PWR_1_o_M_sum_q[15]_equal_30_o<15>11
    SLICE_X13Y40.C       Tilo                  0.259   M_state_q_FSM_FFd2-In1
                                                       PWR_1_o_M_sum_q[15]_equal_14_o<15>1
    SLICE_X8Y39.D2       net (fanout=4)        1.265   PWR_1_o_M_sum_q[15]_equal_14_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B        Tilo                  0.254   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y43.DX       net (fanout=1)        0.388   M_state_q_FSM_FFd4-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (1.660ns logic, 4.461ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_13 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.077ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.621 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_13 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.CQ      Tcko                  0.525   M_sum_q[14]
                                                       M_sum_q_13
    SLICE_X8Y42.D1       net (fanout=11)       1.707   M_sum_q[13]
    SLICE_X8Y42.D        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_60_o<15>21
    SLICE_X11Y41.C2      net (fanout=9)        0.966   GND_1_o_M_sum_q[15]_equal_60_o<15>2
    SLICE_X11Y41.C       Tilo                  0.259   N20
                                                       GND_1_o_M_sum_q[15]_equal_60_o<15>1
    SLICE_X10Y42.C5      net (fanout=3)        0.424   GND_1_o_M_sum_q[15]_equal_60_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X10Y42.AX      net (fanout=2)        0.685   M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.077ns (1.622ns logic, 4.455ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.064ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.621 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_3 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.CMUX    Tshcko                0.576   M_sum_q[7]
                                                       M_sum_q_3
    SLICE_X13Y39.A5      net (fanout=10)       1.049   M_sum_q[3]
    SLICE_X13Y39.A       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>111
    SLICE_X8Y42.B5       net (fanout=10)       1.223   GND_1_o_M_sum_q[15]_equal_22_o<15>11
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X10Y42.AX      net (fanout=2)        0.685   M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (1.673ns logic, 4.391ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  13.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_4 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.624 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_4 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.525   M_sum_q[7]
                                                       M_sum_q_4
    SLICE_X13Y39.D3      net (fanout=15)       1.785   M_sum_q[4]
    SLICE_X13Y39.D       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_53_o<15>_SW0
    SLICE_X12Y40.B1      net (fanout=2)        0.758   N2
    SLICE_X12Y40.B       Tilo                  0.254   M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3-In1
    SLICE_X10Y42.B2      net (fanout=1)        1.303   M_state_q_FSM_FFd3-In1
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X9Y43.CX       net (fanout=2)        0.831   M_state_q_FSM_FFd3-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (1.387ns logic, 4.677ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  13.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_5 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.624 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_5 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.525   M_sum_q[7]
                                                       M_sum_q_5
    SLICE_X13Y39.A4      net (fanout=12)       0.946   M_sum_q[5]
    SLICE_X13Y39.A       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>111
    SLICE_X8Y42.B5       net (fanout=10)       1.223   GND_1_o_M_sum_q[15]_equal_22_o<15>11
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X9Y43.CX       net (fanout=2)        0.831   M_state_q_FSM_FFd3-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.622ns logic, 4.434ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  13.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_11 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.054ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_11 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BMUX    Tshcko                0.576   M_sum_q[14]
                                                       M_sum_q_11
    SLICE_X8Y39.B1       net (fanout=5)        1.125   M_sum_q[11]
    SLICE_X8Y39.B        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       PWR_1_o_M_sum_q[15]_equal_30_o<15>111
    SLICE_X13Y40.C3      net (fanout=7)        1.109   PWR_1_o_M_sum_q[15]_equal_30_o<15>11
    SLICE_X13Y40.C       Tilo                  0.259   M_state_q_FSM_FFd2-In1
                                                       PWR_1_o_M_sum_q[15]_equal_14_o<15>1
    SLICE_X8Y39.D2       net (fanout=4)        1.265   PWR_1_o_M_sum_q[15]_equal_14_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.CLK      Tas                   0.339   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      6.054ns (1.682ns logic, 4.372ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  13.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_13 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.011ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.621 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_13 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.CQ      Tcko                  0.525   M_sum_q[14]
                                                       M_sum_q_13
    SLICE_X8Y42.D1       net (fanout=11)       1.707   M_sum_q[13]
    SLICE_X8Y42.D        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_60_o<15>21
    SLICE_X8Y42.B1       net (fanout=9)        0.568   GND_1_o_M_sum_q[15]_equal_60_o<15>2
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X10Y42.AX      net (fanout=2)        0.685   M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.011ns (1.617ns logic, 4.394ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.992ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.CMUX    Tshcko                0.576   M_sum_q[14]
                                                       M_sum_q_2
    SLICE_X13Y42.C3      net (fanout=18)       1.028   M_sum_q[2]
    SLICE_X13Y42.C       Tilo                  0.259   M_sum_q_4_1
                                                       PWR_1_o_M_sum_q[15]_equal_74_o<15>_SW0
    SLICE_X13Y39.B3      net (fanout=1)        0.836   N6
    SLICE_X13Y39.B       Tilo                  0.259   N2
                                                       PWR_1_o_M_sum_q[15]_equal_74_o<15>
    SLICE_X8Y39.D5       net (fanout=3)        1.151   PWR_1_o_M_sum_q[15]_equal_74_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B        Tilo                  0.254   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y43.DX       net (fanout=1)        0.388   M_state_q_FSM_FFd4-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (1.716ns logic, 4.276ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  14.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.969ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.CMUX    Tshcko                0.518   N2
                                                       M_sum_q_1
    SLICE_X8Y39.B3       net (fanout=4)        1.098   M_sum_q[1]
    SLICE_X8Y39.B        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       PWR_1_o_M_sum_q[15]_equal_30_o<15>111
    SLICE_X13Y40.C3      net (fanout=7)        1.109   PWR_1_o_M_sum_q[15]_equal_30_o<15>11
    SLICE_X13Y40.C       Tilo                  0.259   M_state_q_FSM_FFd2-In1
                                                       PWR_1_o_M_sum_q[15]_equal_14_o<15>1
    SLICE_X8Y39.D2       net (fanout=4)        1.265   PWR_1_o_M_sum_q[15]_equal_14_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.CLK      Tas                   0.339   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.969ns (1.624ns logic, 4.345ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  14.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_4 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.918ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.621 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_4 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.525   M_sum_q[7]
                                                       M_sum_q_4
    SLICE_X13Y39.D3      net (fanout=15)       1.785   M_sum_q[4]
    SLICE_X13Y39.D       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_53_o<15>_SW0
    SLICE_X12Y40.B1      net (fanout=2)        0.758   N2
    SLICE_X12Y40.B       Tilo                  0.254   M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3-In1
    SLICE_X10Y42.B2      net (fanout=1)        1.303   M_state_q_FSM_FFd3-In1
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X10Y42.AX      net (fanout=2)        0.685   M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.918ns (1.387ns logic, 4.531ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  14.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_5 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.621 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_5 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.525   M_sum_q[7]
                                                       M_sum_q_5
    SLICE_X13Y39.A4      net (fanout=12)       0.946   M_sum_q[5]
    SLICE_X13Y39.A       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>111
    SLICE_X8Y42.B5       net (fanout=10)       1.223   GND_1_o_M_sum_q[15]_equal_22_o<15>11
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X10Y42.AX      net (fanout=2)        0.685   M_state_q_FSM_FFd3-In
    SLICE_X10Y42.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (1.622ns logic, 4.288ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  14.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_4 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.894ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.624 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_4 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.525   M_sum_q[7]
                                                       M_sum_q_4
    SLICE_X13Y39.D3      net (fanout=15)       1.785   M_sum_q[4]
    SLICE_X13Y39.D       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_53_o<15>_SW0
    SLICE_X13Y40.B3      net (fanout=2)        0.594   N2
    SLICE_X13Y40.B       Tilo                  0.259   M_state_q_FSM_FFd2-In1
                                                       GND_1_o_M_sum_q[15]_equal_53_o<15>
    SLICE_X11Y42.B6      net (fanout=2)        1.113   GND_1_o_M_sum_q[15]_equal_53_o
    SLICE_X11Y42.B       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In4
    SLICE_X11Y42.A5      net (fanout=1)        0.230   M_state_q_FSM_FFd2-In4
    SLICE_X11Y42.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X9Y43.AX       net (fanout=1)        0.497   M_state_q_FSM_FFd2-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (1.675ns logic, 4.219ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_8 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.877ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_8 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_sum_q[14]
                                                       M_sum_q_8
    SLICE_X13Y39.A2      net (fanout=12)       0.767   M_sum_q[8]
    SLICE_X13Y39.A       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>111
    SLICE_X8Y42.B5       net (fanout=10)       1.223   GND_1_o_M_sum_q[15]_equal_22_o<15>11
    SLICE_X8Y42.B        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_98_o<15>1
    SLICE_X10Y42.C1      net (fanout=4)        0.761   GND_1_o_M_sum_q[15]_equal_98_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X9Y43.CX       net (fanout=2)        0.831   M_state_q_FSM_FFd3-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.877ns (1.622ns logic, 4.255ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  14.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.858ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.712 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.476   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X9Y42.A3       net (fanout=13)       2.119   M_counter_q[26]
    SLICE_X9Y42.A        Tilo                  0.259   N54
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>11_SW3
    SLICE_X8Y42.A1       net (fanout=1)        0.945   N53
    SLICE_X8Y42.A        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X8Y42.C1       net (fanout=2)        0.546   M_state_q_FSM_FFd1-In1
    SLICE_X8Y42.CMUX     Tilo                  0.326   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       M_state_q_FSM_FFd1-In4_SW1
    SLICE_X9Y43.B4       net (fanout=1)        0.560   N62
    SLICE_X9Y43.CLK      Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In7
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.858ns (1.688ns logic, 4.170ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  14.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_14 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.862ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_14 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.DQ      Tcko                  0.525   M_sum_q[14]
                                                       M_sum_q_14
    SLICE_X13Y42.B3      net (fanout=17)       0.848   M_sum_q[14]
    SLICE_X13Y42.B       Tilo                  0.259   M_sum_q_4_1
                                                       GND_1_o_M_sum_q[15]_equal_53_o<15>1_SW1
    SLICE_X13Y40.C5      net (fanout=1)        0.823   N12
    SLICE_X13Y40.C       Tilo                  0.259   M_state_q_FSM_FFd2-In1
                                                       PWR_1_o_M_sum_q[15]_equal_14_o<15>1
    SLICE_X8Y39.D2       net (fanout=4)        1.265   PWR_1_o_M_sum_q[15]_equal_14_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B        Tilo                  0.254   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y43.DX       net (fanout=1)        0.388   M_state_q_FSM_FFd4-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.862ns (1.665ns logic, 4.197ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_7 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.831ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.624 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_7 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DQ      Tcko                  0.525   M_sum_q[7]
                                                       M_sum_q_7
    SLICE_X13Y39.A6      net (fanout=9)        1.353   M_sum_q[7]
    SLICE_X13Y39.A       Tilo                  0.259   N2
                                                       GND_1_o_M_sum_q[15]_equal_22_o<15>111
    SLICE_X11Y41.C6      net (fanout=10)       0.923   GND_1_o_M_sum_q[15]_equal_22_o<15>11
    SLICE_X11Y41.C       Tilo                  0.259   N20
                                                       GND_1_o_M_sum_q[15]_equal_60_o<15>1
    SLICE_X10Y42.C5      net (fanout=3)        0.424   GND_1_o_M_sum_q[15]_equal_60_o
    SLICE_X10Y42.C       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B3      net (fanout=1)        0.673   M_state_q_FSM_FFd3-In5
    SLICE_X10Y42.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X9Y43.CX       net (fanout=2)        0.831   M_state_q_FSM_FFd3-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (1.627ns logic, 4.204ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  14.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_12 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 4)
  Clock Path Skew:      0.008ns (0.624 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_12 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.DMUX    Tshcko                0.576   M_sum_q[7]
                                                       M_sum_q_12
    SLICE_X9Y39.D6       net (fanout=19)       1.408   M_sum_q[12]
    SLICE_X9Y39.D        Tilo                  0.259   N0
                                                       PWR_1_o_M_sum_q[15]_equal_45_o<15>_SW0
    SLICE_X8Y39.C1       net (fanout=1)        0.950   N0
    SLICE_X8Y39.C        Tilo                  0.255   M_state_q_FSM_FFd4-In2
                                                       PWR_1_o_M_sum_q[15]_equal_45_o<15>
    SLICE_X8Y39.D3       net (fanout=2)        0.493   PWR_1_o_M_sum_q[15]_equal_45_o
    SLICE_X8Y39.D        Tilo                  0.254   M_state_q_FSM_FFd4-In2
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B3       net (fanout=1)        0.873   M_state_q_FSM_FFd4-In2
    SLICE_X8Y43.B        Tilo                  0.254   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y43.DX       net (fanout=1)        0.388   M_state_q_FSM_FFd4-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (1.712ns logic, 4.112ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  14.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_13 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.811ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.624 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_13 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.CQ      Tcko                  0.525   M_sum_q[14]
                                                       M_sum_q_13
    SLICE_X8Y42.D1       net (fanout=11)       1.707   M_sum_q[13]
    SLICE_X8Y42.D        Tilo                  0.254   GND_1_o_M_sum_q[15]_equal_60_o<15>2
                                                       GND_1_o_M_sum_q[15]_equal_60_o<15>21
    SLICE_X11Y41.C2      net (fanout=9)        0.966   GND_1_o_M_sum_q[15]_equal_60_o<15>2
    SLICE_X11Y41.C       Tilo                  0.259   N20
                                                       GND_1_o_M_sum_q[15]_equal_60_o<15>1
    SLICE_X8Y43.C6       net (fanout=3)        0.780   GND_1_o_M_sum_q[15]_equal_60_o
    SLICE_X8Y43.C        Tilo                  0.255   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X8Y43.B4       net (fanout=1)        0.309   M_state_q_FSM_FFd4-In3
    SLICE_X8Y43.B        Tilo                  0.254   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X9Y43.DX       net (fanout=1)        0.388   M_state_q_FSM_FFd4-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (1.661ns logic, 4.150ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4_1/CLK
  Logical resource: M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[14]/CLK
  Logical resource: M_sum_q_9/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[14]/CLK
  Logical resource: M_sum_q_8/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[14]/CLK
  Logical resource: M_sum_q_11/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[14]/CLK
  Logical resource: M_sum_q_10/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[14]/CLK
  Logical resource: M_sum_q_2/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[14]/CLK
  Logical resource: M_sum_q_13/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[14]/CLK
  Logical resource: M_sum_q_15/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[14]/CLK
  Logical resource: M_sum_q_14/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[7]/CLK
  Logical resource: M_sum_q_4/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[7]/CLK
  Logical resource: M_sum_q_0/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[7]/CLK
  Logical resource: M_sum_q_5/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[7]/CLK
  Logical resource: M_sum_q_3/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[7]/CLK
  Logical resource: M_sum_q_6/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[7]/CLK
  Logical resource: M_sum_q_12/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sum_q[7]/CLK
  Logical resource: M_sum_q_7/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X14Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X14Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X14Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X14Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.596|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1767 paths, 0 nets, and 481 connections

Design statistics:
   Minimum period:   6.596ns{1}   (Maximum frequency: 151.607MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 30 12:43:08 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



