C:/Users/Tzq17/Desktop/552_P2/Project/phase3/wordEnable.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/wordEnable.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module wordEnable

Top level modules:
	wordEnable

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/RED.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/RED.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module RED

Top level modules:
	RED

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/multicycle_memory.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/multicycle_memory.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module memory4c

Top level modules:
	memory4c

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/Forwarding.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/Forwarding.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module Forwarding

Top level modules:
	Forwarding

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/D2EX.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/D2EX.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module D2EX

Top level modules:
	D2EX

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/decode.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/decode.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module decode

Top level modules:
	decode

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/RegisterFile.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/RegisterFile.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/Register.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/Register.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module Register

Top level modules:
	Register

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/CLA_16bit.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/CLA_16bit.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module CLA_16bit

Top level modules:
	CLA_16bit

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/CLA_logic.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/CLA_logic.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module CLA_logic

Top level modules:
	CLA_logic

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/cacheAccess.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/cacheAccess.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module cacheAccess

Top level modules:
	cacheAccess

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/SRA.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/SRA.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module SRA

Top level modules:
	SRA

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/PFA_1bit.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/PFA_1bit.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module PFA_1bit

Top level modules:
	PFA_1bit

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/LB.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/LB.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module LB

Top level modules:
	LB

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/dataCache.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/dataCache.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module dataCache

Top level modules:
	dataCache

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/IF2ID.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/IF2ID.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module IF2ID

Top level modules:
	IF2ID

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/FlagRegister.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/FlagRegister.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module flag_register

Top level modules:
	flag_register

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/Sign_extend.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/Sign_extend.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module Sign_extend

Top level modules:
	Sign_extend

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/PCRegister.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/PCRegister.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module PCRegister

Top level modules:
	PCRegister

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/MetaDataArray.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/MetaDataArray.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module MetaDataArray
-- Compiling module MBlock
-- Compiling module MCell

Top level modules:
	MetaDataArray

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/cpu.v {2 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/cpu.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module cpu
** Warning: C:/Users/Tzq17/Desktop/552_P2/Project/phase3/cpu.v(122): (vlog-2600) [RDGN] - Redundant digits in numeric literal.


Top level modules:
	cpu

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/WriteDecoder_4_16.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/WriteDecoder_4_16.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module WriteDecoder_4_16

Top level modules:
	WriteDecoder_4_16

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/memory_data.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/memory_data.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module memory_data

Top level modules:
	memory_data

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/D-Flip-Flop.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/D-Flip-Flop.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module dff

Top level modules:
	dff

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/blockEnable.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/blockEnable.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module blockEnable

Top level modules:
	blockEnable

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/blockEnable6to64_tb.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/blockEnable6to64_tb.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module tb_blockEnable6to64

Top level modules:
	tb_blockEnable6to64

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/SLL.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/SLL.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module SLL

Top level modules:
	SLL

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/ROR.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/ROR.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module ROR

Top level modules:
	ROR

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/ReadDecoder_4_16.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/ReadDecoder_4_16.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module ReadDecoder_4_16

Top level modules:
	ReadDecoder_4_16

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/Forwarding_mux.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/Forwarding_mux.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module Forwarding_mux

Top level modules:
	Forwarding_mux

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/EX2M.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/EX2M.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module EX2M

Top level modules:
	EX2M

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/project-phase3-testbench.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/project-phase3-testbench.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module cpu_ptb

Top level modules:
	cpu_ptb

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/FinalAddr.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/FinalAddr.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module FinalAddr

Top level modules:
	FinalAddr

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/PADDSB.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/PADDSB.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module PADDSB

Top level modules:
	PADDSB

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/insCache.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/insCache.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module insCache

Top level modules:
	insCache

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/cache_fill_FSM.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/cache_fill_FSM.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module cache_fill_FSM

Top level modules:
	cache_fill_FSM

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/BitCell.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/BitCell.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module BitCell

Top level modules:
	BitCell

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/M2WB.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/M2WB.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module M2WB

Top level modules:
	M2WB

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/BranchMux.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/BranchMux.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module BranchMux

Top level modules:
	BranchMux

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/HazardDetection.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/HazardDetection.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module HazardDetection

Top level modules:
	HazardDetection

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/DataArray.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/DataArray.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module DataArray
-- Compiling module Block
-- Compiling module DWord
-- Compiling module DCell

Top level modules:
	DataArray

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/control_ALUOp.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/control_ALUOp.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module control_ALUOp

Top level modules:
	control_ALUOp

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/XOR.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/XOR.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module XOR

Top level modules:
	XOR

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/control.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/control.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module control

Top level modules:
	control

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/memory_ins.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/memory_ins.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module memory_ins

Top level modules:
	memory_ins

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/ALU.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/ALU.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/Tzq17/Desktop/552_P2/Project/phase3/CLA_4bit.v {1 {vlog -work work -stats=none C:/Users/Tzq17/Desktop/552_P2/Project/phase3/CLA_4bit.v
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module CLA_4bit

Top level modules:
	CLA_4bit

} {} {}}
