
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010438                       # Number of seconds simulated
sim_ticks                                 10437590064                       # Number of ticks simulated
final_tick                               538212966609                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203227                       # Simulator instruction rate (inst/s)
host_op_rate                                   257289                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 262711                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341384                       # Number of bytes of host memory used
host_seconds                                 39730.34                       # Real time elapsed on the host
sim_insts                                  8074259355                       # Number of instructions simulated
sim_ops                                   10222199284                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       132608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       274816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       112384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       190720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       331136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       330880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       191104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       187776                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1786368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       635648                       # Number of bytes written to this memory
system.physmem.bytes_written::total            635648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1036                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2147                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          878                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1490                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2587                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2585                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1493                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1467                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13956                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4966                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4966                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       441481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12704848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       441481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26329449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       441481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10767236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       392428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18272417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       429218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     31725331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       441481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     31700804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       429218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18309207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       331111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17990360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               171147553                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       441481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       441481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       441481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       392428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       429218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       441481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       429218                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       331111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3347899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60899882                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60899882                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60899882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       441481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12704848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       441481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26329449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       441481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10767236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       392428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18272417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       429218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     31725331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       441481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     31700804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       429218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18309207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       331111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17990360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              232047435                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25030193                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2069436                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1693045                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204787                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       869839                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          814767                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          214165                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9333                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19957962                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11564572                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2069436                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1028932                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414675                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         558041                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        419545                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222741                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204768                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23142806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.956384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20728131     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112339      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          178632      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          241915      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          249136      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210871      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118382      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          176098      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1127302      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23142806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082678                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462025                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19756321                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       623181                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2410287                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2646                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        350366                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340550                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14194587                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1507                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        350366                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19810313                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         129205                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       370649                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359684                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       122584                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14189225                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         16365                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53589                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19798430                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66005248                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66005248                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153378                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2645047                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3551                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1861                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369276                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1332005                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8361                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       254889                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14172650                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3562                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13461913                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1981                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1571093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3747024                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          163                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23142806                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581689                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268621                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17380918     75.10%     75.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2423028     10.47%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1212225      5.24%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       867204      3.75%     94.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       689217      2.98%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       284330      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179536      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93695      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12653      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23142806                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2498     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8243     36.54%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11818     52.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11322201     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200001      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1221630      9.07%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716394      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13461913                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.537827                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22559                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50091172                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15747368                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13254209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13484472                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26468                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       217456                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9819                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        350366                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         102018                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12016                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14176234                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1332005                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718870                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1864                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10156                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233471                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13271021                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147669                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       190892                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863997                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885579                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            716328                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530201                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13254322                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13254209                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7609463                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20509591                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529529                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371020                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305288                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1870951                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3399                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       207117                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22792440                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539885                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378733                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17689649     77.61%     77.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2555105     11.21%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       940201      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450518      1.98%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       413432      1.81%     96.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       219251      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       169584      0.74%     98.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86860      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       267840      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22792440                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305288                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823600                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114549                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774540                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086900                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       267840                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36700774                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28702861                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1887387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.503019                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.503019                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399517                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399517                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59730658                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18463428                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13154205                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3396                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25030193                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2041868                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1670234                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201861                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       837825                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          802040                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          208918                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8978                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19793709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11587257                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2041868                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1010958                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2427014                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         588059                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        338532                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1219640                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       203255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22941124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20514110     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          132608      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          206921      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          329694      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          136583      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          152813      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163573      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          106167      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1198655      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22941124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081576                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462931                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19614742                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       519329                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2419160                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6313                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        381576                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       334371                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14148392                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1611                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        381576                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19645806                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         166733                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       266083                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2394894                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        86028                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14139069                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1950                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         24450                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        32715                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2918                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     19626319                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     65769264                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     65769264                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16703499                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2922799                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3614                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1999                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           263010                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1349294                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       723651                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21736                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       166192                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14117153                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3626                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13337483                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16789                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1828278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4107194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          367                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22941124                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581379                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273611                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17320456     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2254551      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1231869      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842688      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       787885      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       225478      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       176642      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60092      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41463      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22941124                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3184     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         10072     39.45%     51.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12272     48.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11173839     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211210      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1615      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1231797      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       719022      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13337483                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532856                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              25528                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001914                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     49658402                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15949210                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13118372                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13363011                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        39174                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       246894                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        22761                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          864                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        381576                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         117333                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12149                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14120800                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5789                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1349294                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       723651                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1998                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8987                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       116375                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116528                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232903                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13143916                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1158091                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       193562                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1876730                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1848677                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            718639                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525122                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13118574                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13118372                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7673422                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20053350                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524102                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382650                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9811679                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12026340                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2094475                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3259                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       205838                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22559548                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533093                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17674622     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2367142     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       921448      4.08%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       495648      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       370987      1.64%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       206843      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       128686      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       114297      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       279875      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22559548                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9811679                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12026340                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1803287                       # Number of memory references committed
system.switch_cpus1.commit.loads              1102397                       # Number of loads committed
system.switch_cpus1.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1726210                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10836694                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244295                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       279875                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36400423                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28623251                       # The number of ROB writes
system.switch_cpus1.timesIdled                 321441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2089069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9811679                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12026340                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9811679                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.551061                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.551061                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.391994                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.391994                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59264675                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18186231                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13192043                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3256                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25030193                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2270485                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1890858                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       208593                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       897812                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          831486                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          244326                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9784                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19773661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12456054                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2270485                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1075812                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2596390                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         579835                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        628245                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1229452                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       199405                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23367655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.030283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20771265     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          158625      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          201322      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          320313      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          133650      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          171912      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          200980      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           92176      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1317412      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23367655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090710                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.497641                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19657976                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       755218                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2584107                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1263                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        369084                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       344859                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      15222940                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1634                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        369084                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19678043                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          63247                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       636839                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2565323                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        55113                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      15130148                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          7980                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        38277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     21134756                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     70362953                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     70362953                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17668371                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3466369                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3695                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1942                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           194030                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1416283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       739903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8220                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       167987                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14770437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3707                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14167157                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        14539                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1802500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3669127                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          176                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23367655                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606272                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17363074     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2740771     11.73%     86.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1118092      4.78%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       627614      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       849295      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       262164      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       257990      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       137820      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        10835      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23367655                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          98080     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         13047     10.54%     89.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12672     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11935315     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       193687      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1752      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1299123      9.17%     94.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       737280      5.20%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14167157                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.566003                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             123799                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008738                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     51840306                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16576726                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13796088                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14290956                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        10427                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       267912                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10059                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        369084                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48608                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         6234                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14774146                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1416283                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       739903                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1943                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          5398                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116218                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       240135                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13918793                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1277262                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       248363                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2014448                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1967781                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            737186                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.556080                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13796161                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13796088                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8265192                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         22206188                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.551178                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372202                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10279271                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12666504                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2107690                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3531                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       210148                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22998571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.550752                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.370878                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17636178     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2717638     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       987717      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       490968      2.13%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       449467      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       189199      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186738      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89091      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       251575      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22998571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10279271                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12666504                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1878212                       # Number of memory references committed
system.switch_cpus2.commit.loads              1148368                       # Number of loads committed
system.switch_cpus2.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1835928                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11404024                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       261561                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       251575                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37521125                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29917490                       # The number of ROB writes
system.switch_cpus2.timesIdled                 302157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1662538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10279271                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12666504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10279271                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.435016                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.435016                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.410675                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.410675                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62631575                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19279985                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14079379                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3528                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25030193                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2042655                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1674416                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       202168                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       833069                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          794853                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          209837                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9078                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19525262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11629422                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2042655                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1004690                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2556312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         578341                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        597828                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1205088                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       200658                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23052278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20495966     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          277044      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          319186      1.38%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          175513      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          202083      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          111282      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           75622      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          198239      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1197343      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23052278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081608                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464616                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19361799                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       764645                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2534742                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        20350                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        370741                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       331815                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2135                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14200443                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11277                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        370741                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19393578                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         228919                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       448661                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2524497                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        85873                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14190687                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20579                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        40940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19715419                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     66086990                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     66086990                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16772578                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2942841                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3796                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2160                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           233784                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1361019                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       739621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19565                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       164036                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14166903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3806                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13368012                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19215                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1814975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4218916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          511                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23052278                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579900                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269845                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17423642     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2261354      9.81%     85.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1216259      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       842800      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       736957      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       376691      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        91600      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        58943      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        44032      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23052278                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3336     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13290     44.66%     55.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13129     44.12%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11183860     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209250      1.57%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1634      0.01%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1239933      9.28%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       733335      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13368012                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534075                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              29755                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002226                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49837272                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15985816                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13138496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13397767                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        33262                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       248640                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        19402                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          817                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        370741                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         181914                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13375                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14170731                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6029                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1361019                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       739621                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2161                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9473                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       116068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230588                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13165533                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1162272                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       202479                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1895370                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1839921                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            733098                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525986                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13138776                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13138496                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7809677                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20464978                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524906                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381612                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9852155                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12087432                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2083449                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3295                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       203240                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22681537                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.532919                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.351852                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17743964     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2289263     10.09%     88.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       960809      4.24%     92.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       575280      2.54%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       399244      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       257557      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       134817      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       107776      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       212827      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22681537                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9852155                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12087432                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1832598                       # Number of memory references committed
system.switch_cpus3.commit.loads              1112379                       # Number of loads committed
system.switch_cpus3.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1729762                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10897542                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       245953                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       212827                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36639526                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28712514                       # The number of ROB writes
system.switch_cpus3.timesIdled                 302141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1977915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9852155                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12087432                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9852155                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.540581                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.540581                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393611                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393611                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        59390594                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18232093                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13248506                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3292                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                25030193                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1956013                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1764442                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       105232                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       720370                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          696514                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          107581                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4625                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20717396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12311339                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1956013                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       804095                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2431939                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         330466                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        447080                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1191554                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       105604                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23819073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.606548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.936168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21387134     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           86231      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          177381      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           73206      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          402733      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          358778      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           69749      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          147408      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1116453      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23819073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078146                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491860                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20603547                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       562511                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2422685                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         7910                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        222415                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       172016                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14438061                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1489                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        222415                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20625601                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         387248                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       107398                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2409713                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        66691                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14429477                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         27373                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        24623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          464                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     16956040                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     67961836                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     67961836                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15000020                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         1956020                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1684                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          855                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           171551                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3399159                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1717755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        15766                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        83451                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14398766                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13832429                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7504                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1132673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      2725474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23819073                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580729                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378378                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18907195     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1468827      6.17%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1207695      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       521103      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       662614      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       640375      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       364421      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        28698      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        18145      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23819073                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          35056     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        272808     86.39%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         7909      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8685159     62.79%     62.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       120945      0.87%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          828      0.01%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3312025     23.94%     87.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1713472     12.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13832429                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552630                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             315773                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022828                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     51807208                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15533488                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13712339                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14148202                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        25029                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       135619                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          360                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11267                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1225                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        222415                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         351615                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        17685                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14400473                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          179                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3399159                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1717755                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          856                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11922                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          360                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        60231                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        62784                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       123015                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13734173                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3300131                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        98256                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5013420                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1798341                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1713289                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548704                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13712879                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13712339                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7409804                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14617560                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.547832                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.506911                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     11129486                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     13079243                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1322566                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       107303                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23596658                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554284                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378248                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18856189     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1728458      7.33%     87.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       812244      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       801177      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       218665      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       933420      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        70046      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        50942      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       125517      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23596658                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     11129486                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      13079243                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               4970028                       # Number of memory references committed
system.switch_cpus4.commit.loads              3263540                       # Number of loads committed
system.switch_cpus4.commit.membars                834                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1727158                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11630857                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       126792                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       125517                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37872911                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29026066                       # The number of ROB writes
system.switch_cpus4.timesIdled                 456109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1211120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           11129486                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             13079243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     11129486                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.248998                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.248998                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.444642                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.444642                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        67882616                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       15936788                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       17176858                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1668                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                25030193                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1957169                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1765530                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       105102                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       732181                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          696161                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          107743                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4624                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20716618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12314233                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1957169                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       803904                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2432543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         330159                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        443638                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1191515                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       105468                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23815285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.606785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.936436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21382742     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           85811      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          177303      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           73895      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          403079      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          359176      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           69292      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          147185      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1116802      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23815285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078192                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491975                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20602310                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       559516                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2423360                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7856                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        222238                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       172100                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14441373                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1509                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        222238                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20624356                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         384370                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       107416                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2410359                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        66539                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14432655                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         27412                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        24539                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          404                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     16961981                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     67972201                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     67972201                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15003329                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1958646                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1685                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          857                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           170806                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3399674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1717904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        15621                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        83546                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14401490                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1691                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13834291                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7413                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1132795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2726573                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23815285                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580900                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378509                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18903796     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1466352      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1209099      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       522164      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       662282      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       640247      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       364656      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        28562      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        18127      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23815285                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          34862     11.05%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        272846     86.45%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7891      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8686531     62.79%     62.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       120971      0.87%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          828      0.01%     63.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3312180     23.94%     87.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1713781     12.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13834291                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552704                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             315599                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022813                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     51806879                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15536337                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13713753                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      14149890                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        25006                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       135365                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          362                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11028                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1227                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        222238                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         348739                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        17829                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14403200                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3399674                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1717904                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          857                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         12024                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          362                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        60114                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        62856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       122970                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13735434                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3300657                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        98857                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             5014289                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1799207                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1713632                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548755                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13714266                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13713753                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7410124                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14612581                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547888                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507106                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11132085                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13082257                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1322237                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       107165                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23593047                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554496                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378374                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18851312     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1728747      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       812223      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       802253      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       218443      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       933586      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        70095      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        51071      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       125317      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23593047                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11132085                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13082257                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4971177                       # Number of memory references committed
system.switch_cpus5.commit.loads              3264306                       # Number of loads committed
system.switch_cpus5.commit.membars                834                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1727591                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11633528                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       126830                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       125317                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37872185                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29031268                       # The number of ROB writes
system.switch_cpus5.timesIdled                 456175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1214908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11132085                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13082257                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11132085                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.248473                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.248473                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.444746                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.444746                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        67886697                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       15939259                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       17180748                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1668                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25030193                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2042731                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1674572                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       202205                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       838420                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          795601                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          209573                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9051                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19524546                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11625525                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2042731                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1005174                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2554837                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         577297                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        600606                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1204965                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       200746                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23051785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20496948     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          276969      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          318852      1.38%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          175337      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          202240      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          111344      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           76111      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          198357      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1195627      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23051785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081611                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464460                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19360626                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       767855                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2532990                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        20660                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        369653                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       331725                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2143                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14190219                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11226                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        369653                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19392608                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         243536                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       436574                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2522865                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        86540                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14180428                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         20942                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        41110                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19702768                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     66034158                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     66034158                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16773716                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2929044                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3759                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2121                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           234448                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1357426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       739050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        19465                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       163448                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14156611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3766                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13363931                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19079                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1802558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4178317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          472                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23051785                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579735                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269570                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17422592     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2263465      9.82%     85.40% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1216539      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       841988      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       736534      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       375840      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        91762      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        59004      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        44061      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23051785                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3417     11.61%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12733     43.26%     54.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13287     45.14%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11181247     83.67%     83.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       209174      1.57%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1634      0.01%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1238822      9.27%     94.51% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       733054      5.49%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13363931                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533912                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              29437                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002203                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     49828163                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15963068                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13136020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13393368                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        33176                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       244968                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        18788                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          817                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        369653                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         196488                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13714                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14160398                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1357426                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       739050                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2121                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9768                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       116487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       114417                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       230904                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13162367                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1161853                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       201564                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1894652                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1840230                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            732799                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525860                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13136321                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13136020                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7807677                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20453321                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524807                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381732                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9852830                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12088261                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2072273                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       203271                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22682132                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.532942                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.351593                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17743366     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2289324     10.09%     88.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       961172      4.24%     92.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       576878      2.54%     95.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       398694      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       257884      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       134568      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       107613      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       212633      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22682132                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9852830                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12088261                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1832716                       # Number of memory references committed
system.switch_cpus6.commit.loads              1112454                       # Number of loads committed
system.switch_cpus6.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1729881                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10898285                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       245968                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       212633                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36629968                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28690739                       # The number of ROB writes
system.switch_cpus6.timesIdled                 301962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1978408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9852830                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12088261                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9852830                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.540406                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.540406                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.393638                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.393638                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        59379589                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18228559                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13244571                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3290                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                25030193                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1901481                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1701382                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       153233                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1288321                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1252984                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          111460                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4608                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20174153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10811805                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1901481                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1364444                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2410251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         504453                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        275972                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1221815                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       150063                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23210765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.520676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.760532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20800514     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          371699      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          182359      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          366471      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          113899      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          340854      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           52538      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           85095      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          897336      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23210765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.075967                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.431951                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19943157                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       511970                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2405194                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1996                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        348447                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       175990                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1942                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12063043                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4565                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        348447                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19969763                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         302701                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       129853                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2380610                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        79384                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12044811                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          9166                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        63033                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     15750921                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     54540821                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     54540821                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     12726383                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3024528                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1583                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          806                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           173616                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      2203542                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       344833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3011                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        78437                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          11980936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1584                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         11200934                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7245                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2195486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4531160                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23210765                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.482575                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.093673                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18298168     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1532533      6.60%     85.44% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1660418      7.15%     92.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       959963      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       488394      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       122641      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       142408      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3473      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2767      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23210765                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          18366     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7437     23.26%     80.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         6170     19.30%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8764233     78.25%     78.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        85777      0.77%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          778      0.01%     79.02% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.02% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      2008660     17.93%     96.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       341486      3.05%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      11200934                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.447497                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              31973                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002854                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     45651851                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14178035                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     10913331                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      11232907                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         8345                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       454625                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         8926                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        348447                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         200743                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         9771                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     11982527                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          872                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      2203542                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       344833                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          801                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          3971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          177                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       103175                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        58892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       162067                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11060195                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1980228                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       140739                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2321669                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1683011                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            341441                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.441874                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              10916148                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             10913331                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6610757                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14280852                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.436007                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.462911                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8700593                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      9769336                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2213622                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       152097                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22862318                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.427312                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.298644                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19237609     84.15%     84.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1414993      6.19%     90.33% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       917678      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       286843      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       483935      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        92244      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        58676      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        53278      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       317062      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22862318                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8700593                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       9769336                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2084820                       # Number of memory references committed
system.switch_cpus7.commit.loads              1748913                       # Number of loads committed
system.switch_cpus7.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1501016                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          8529855                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       119599                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       317062                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34528188                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           24314619                       # The number of ROB writes
system.switch_cpus7.timesIdled                 452950                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1819428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8700593                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              9769336                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8700593                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.876838                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.876838                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.347604                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.347604                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        51453235                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       14191651                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12854876                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1566                       # number of misc regfile writes
system.l2.replacements                          13958                       # number of replacements
system.l2.tagsinuse                      32765.084467                       # Cycle average of tags in use
system.l2.total_refs                          1749449                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46726                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.440590                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           308.217924                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.083675                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    476.475263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     31.093032                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1091.933906                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.265177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    424.587637                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.014275                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    750.070322                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     29.392772                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1264.026692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     31.527573                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1250.416092                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     26.732119                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    756.083343                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     23.157088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    681.825973                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2367.942753                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3860.532338                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1836.114643                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2955.742510                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3835.319682                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3892.589347                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2933.022225                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3852.918106                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000888                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.014541                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.033323                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000924                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.012957                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000794                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.022890                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000897                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.038575                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000962                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.038160                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000816                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.023074                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000707                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.020808                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.072264                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.117814                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.056034                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.090202                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.117045                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.118792                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.089509                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.117582                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999911                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2998                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4977                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2852                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4110                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         5398                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5414                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4101                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4042                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   33902                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12262                       # number of Writeback hits
system.l2.Writeback_hits::total                 12262                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    95                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3013                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2863                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4125                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         5407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5423                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4116                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4048                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33997                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3013                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4992                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2863                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4125                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         5407                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5423                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4116                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4048                       # number of overall hits
system.l2.overall_hits::total                   33997                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1036                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2147                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          878                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1487                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2587                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2585                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1490                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1467                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13950                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1036                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2147                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          878                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1490                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2587                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2585                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1493                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1467                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13956                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1036                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2147                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          878                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1490                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2587                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2585                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1493                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1467                       # number of overall misses
system.l2.overall_misses::total                 13956                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5379850                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    157463150                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5314157                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    325763989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5504778                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    133859171                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4933023                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    225931043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5316724                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    394029515                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5495471                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    392557156                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5505585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    224870092                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3946679                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    220848083                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2116718466                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       447308                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       467313                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        914621                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5379850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    157463150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5314157                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    325763989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5504778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    133859171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4933023                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    226378351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5316724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    394029515                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5495471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    392557156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5505585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    225337405                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3946679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    220848083                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2117633087                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5379850                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    157463150                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5314157                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    325763989                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5504778                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    133859171                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4933023                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    226378351                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5316724                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    394029515                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5495471                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    392557156                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5505585                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    225337405                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3946679                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    220848083                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2117633087                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4034                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3730                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5597                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         7985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7999                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         5509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               47852                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12262                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12262                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4049                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7139                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3741                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5615                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         7994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         8008                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5609                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         5515                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47953                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4049                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7139                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3741                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5615                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         7994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         8008                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5609                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         5515                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47953                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.256817                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.301376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.235389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.265678                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.323982                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.323165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.266500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.266292                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.291524                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.059406                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.255866                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.300742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.234697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.265361                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.323618                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.322802                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.266179                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.266002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.291035                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.255866                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.300742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.234697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.265361                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.323618                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.322802                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.266179                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.266002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.291035                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149440.277778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151991.457529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147615.472222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151729.850489                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152910.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152459.192483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154156.968750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151937.486886                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151906.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152311.370313                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152651.972222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151859.634816                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 157302.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150919.524832                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 146173.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150544.023858                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151736.090753                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 149102.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       155771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 152436.833333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149440.277778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151991.457529                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147615.472222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151729.850489                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152910.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152459.192483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154156.968750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151931.779195                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151906.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152311.370313                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152651.972222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151859.634816                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 157302.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150929.273275                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 146173.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150544.023858                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151736.392018                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149440.277778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151991.457529                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147615.472222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151729.850489                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152910.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152459.192483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154156.968750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151931.779195                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151906.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152311.370313                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152651.972222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151859.634816                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 157302.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150929.273275                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 146173.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150544.023858                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151736.392018                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4966                       # number of writebacks
system.l2.writebacks::total                      4966                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1036                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2147                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          878                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1487                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2587                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2585                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1490                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1467                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13950                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13956                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3282512                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     97122662                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3217838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    200706434                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3409678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     82725526                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3068631                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    139309169                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3278424                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    243408241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3402404                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    242036176                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3468386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    138088566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2375111                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    135381128                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1304280886                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       273156                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       291268                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       564424                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3282512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     97122662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3217838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    200706434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3409678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     82725526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3068631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    139582325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3278424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    243408241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3402404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    242036176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3468386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    138379834                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2375111                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    135381128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1304845310                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3282512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     97122662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3217838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    200706434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3409678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     82725526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3068631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    139582325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3278424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    243408241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3402404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    242036176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3468386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    138379834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2375111                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    135381128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1304845310                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256817                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.301376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.235389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.265678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.323982                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.323165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.266500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.266292                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.291524                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.059406                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.255866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.300742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.234697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.265361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.323618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.322802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.266179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.266002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.291035                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.255866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.300742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.234697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.265361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.323618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.322802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.266179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.266002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291035                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91180.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93747.743243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89384.388889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93482.270144                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94713.277778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94220.416856                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95894.718750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93684.713517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93669.257143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94088.999227                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94511.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93631.015861                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 99096.742857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92676.889933                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 87967.074074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92284.340832                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93496.837706                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        91052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 97089.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94070.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91180.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93747.743243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89384.388889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93482.270144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94713.277778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94220.416856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95894.718750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93679.412752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93669.257143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94088.999227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94511.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93631.015861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 99096.742857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92685.756196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 87967.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92284.340832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93497.084408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91180.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93747.743243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89384.388889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93482.270144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94713.277778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94220.416856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95894.718750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93679.412752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93669.257143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94088.999227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94511.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93631.015861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 99096.742857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92685.756196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 87967.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92284.340832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93497.084408                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.321765                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230788                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1951716.935673                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.321765                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.050195                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811413                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1222692                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1222692                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1222692                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1222692                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1222692                       # number of overall hits
system.cpu0.icache.overall_hits::total        1222692                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7238574                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7238574                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7238574                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7238574                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7238574                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7238574                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222741                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222741                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222741                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222741                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222741                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222741                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       147726                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       147726                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       147726                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       147726                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       147726                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       147726                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5892138                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5892138                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5892138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5892138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5892138                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5892138                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155056.263158                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155056.263158                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 155056.263158                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155056.263158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 155056.263158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155056.263158                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4049                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152644122                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4305                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35457.403484                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.929420                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.070580                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.863006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.136994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       840492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         840492                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705700                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705700                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1839                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1839                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1546192                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1546192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1546192                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1546192                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12888                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12888                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12978                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12978                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12978                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12978                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1428695435                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1428695435                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7050014                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7050014                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1435745449                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1435745449                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1435745449                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1435745449                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       853380                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       853380                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1559170                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1559170                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1559170                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1559170                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015102                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015102                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000128                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008324                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008324                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008324                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008324                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110854.704764                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110854.704764                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78333.488889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78333.488889                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110629.176221                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110629.176221                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110629.176221                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110629.176221                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          876                       # number of writebacks
system.cpu0.dcache.writebacks::total              876                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8854                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8854                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8929                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8929                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8929                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8929                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4034                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4049                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4049                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    365102934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    365102934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       977621                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       977621                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    366080555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    366080555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    366080555                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    366080555                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004727                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004727                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002597                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002597                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002597                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002597                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90506.428855                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90506.428855                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65174.733333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65174.733333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90412.584589                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90412.584589                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90412.584589                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90412.584589                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               522.177604                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006994915                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1910806.290323                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.177604                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.051567                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.836823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1219590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1219590                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1219590                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1219590                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1219590                       # number of overall hits
system.cpu1.icache.overall_hits::total        1219590                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7350266                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7350266                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7350266                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7350266                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7350266                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7350266                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1219640                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1219640                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1219640                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1219640                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1219640                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1219640                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147005.320000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147005.320000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147005.320000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147005.320000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147005.320000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147005.320000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5751646                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5751646                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5751646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5751646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5751646                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5751646                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155449.891892                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155449.891892                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155449.891892                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155449.891892                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155449.891892                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155449.891892                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7139                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167406624                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7395                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22637.812576                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.323506                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.676494                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887982                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112018                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       843304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         843304                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       697513                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        697513                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1947                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1947                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1628                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1628                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1540817                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1540817                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1540817                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1540817                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18243                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           89                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18332                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18332                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18332                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18332                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2001624031                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2001624031                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7194630                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7194630                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2008818661                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2008818661                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2008818661                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2008818661                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       861547                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       861547                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       697602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       697602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1559149                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1559149                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1559149                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1559149                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021175                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021175                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011758                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011758                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011758                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011758                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109720.113523                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109720.113523                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80838.539326                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80838.539326                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109579.896411                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109579.896411                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109579.896411                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109579.896411                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1302                       # number of writebacks
system.cpu1.dcache.writebacks::total             1302                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11119                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11119                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           74                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11193                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11193                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7124                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7124                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7139                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7139                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    676674227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    676674227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       968023                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       968023                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    677642250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    677642250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    677642250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    677642250                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008269                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008269                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004579                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004579                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004579                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004579                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94985.152583                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94985.152583                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64534.866667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64534.866667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94921.172433                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94921.172433                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94921.172433                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94921.172433                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               487.215045                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004328842                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037178.178499                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    32.215045                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.051627                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.780793                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1229402                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1229402                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1229402                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1229402                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1229402                       # number of overall hits
system.cpu2.icache.overall_hits::total        1229402                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7928076                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7928076                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7928076                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7928076                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7928076                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7928076                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1229452                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1229452                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1229452                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1229452                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1229452                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1229452                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158561.520000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158561.520000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158561.520000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158561.520000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158561.520000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158561.520000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6035599                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6035599                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6035599                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6035599                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6035599                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6035599                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158831.552632                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158831.552632                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158831.552632                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158831.552632                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158831.552632                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158831.552632                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3741                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148944079                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3997                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37263.967726                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.382245                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.617755                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856962                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143038                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       978096                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         978096                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       726227                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        726227                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1911                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1911                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1764                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1764                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1704323                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1704323                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1704323                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1704323                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9512                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9512                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           56                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9568                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9568                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9568                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9568                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    938700680                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    938700680                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4007720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4007720                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    942708400                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    942708400                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    942708400                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    942708400                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       987608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       987608                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       726283                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       726283                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1713891                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1713891                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1713891                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1713891                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009631                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009631                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000077                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005583                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005583                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005583                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005583                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 98685.941968                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98685.941968                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 71566.428571                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71566.428571                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98527.215719                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98527.215719                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98527.215719                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98527.215719                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          866                       # number of writebacks
system.cpu2.dcache.writebacks::total              866                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5782                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5782                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           45                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5827                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5827                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5827                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5827                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3730                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3730                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           11                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3741                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3741                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3741                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3741                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    330295667                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    330295667                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       753449                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       753449                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    331049116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    331049116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    331049116                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    331049116                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003777                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003777                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002183                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002183                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88551.117158                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88551.117158                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68495.363636                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68495.363636                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88492.145416                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88492.145416                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88492.145416                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88492.145416                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               509.072493                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1002529198                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1946658.636893                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.072493                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043385                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.815821                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1205047                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1205047                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1205047                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1205047                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1205047                       # number of overall hits
system.cpu3.icache.overall_hits::total        1205047                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.cpu3.icache.overall_misses::total           41                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6791941                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6791941                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6791941                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6791941                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6791941                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6791941                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1205088                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1205088                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1205088                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1205088                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1205088                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1205088                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 165657.097561                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165657.097561                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 165657.097561                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165657.097561                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 165657.097561                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165657.097561                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5354608                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5354608                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5354608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5354608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5354608                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5354608                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162260.848485                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162260.848485                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162260.848485                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162260.848485                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162260.848485                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162260.848485                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5615                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158557255                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5871                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27006.856583                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.975381                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.024619                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.886623                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.113377                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       849679                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         849679                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       716160                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        716160                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1730                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1730                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1646                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1646                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1565839                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1565839                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1565839                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1565839                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19166                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19166                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          496                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          496                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19662                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19662                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19662                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19662                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2264038247                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2264038247                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     58631558                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     58631558                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2322669805                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2322669805                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2322669805                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2322669805                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       868845                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       868845                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       716656                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       716656                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1646                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1646                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1585501                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1585501                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1585501                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1585501                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022059                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022059                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000692                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000692                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012401                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012401                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012401                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012401                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 118127.843421                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 118127.843421                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 118208.786290                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 118208.786290                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 118129.885312                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 118129.885312                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 118129.885312                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 118129.885312                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2222                       # number of writebacks
system.cpu3.dcache.writebacks::total             2222                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13569                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13569                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          478                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          478                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14047                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14047                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14047                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14047                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5597                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5597                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5615                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5615                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5615                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5615                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    513928500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    513928500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1473131                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1473131                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    515401631                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    515401631                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    515401631                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    515401631                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003541                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003541                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003541                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003541                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91822.136859                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91822.136859                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 81840.611111                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 81840.611111                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91790.139092                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91790.139092                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91790.139092                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91790.139092                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               571.893907                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1032148271                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1782639.500864                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.773222                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.120686                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.049316                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867181                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.916497                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1191506                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1191506                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1191506                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1191506                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1191506                       # number of overall hits
system.cpu4.icache.overall_hits::total        1191506                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7406899                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7406899                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7406899                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7406899                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7406899                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7406899                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1191554                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1191554                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1191554                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1191554                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1191554                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1191554                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 154310.395833                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 154310.395833                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 154310.395833                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 154310.395833                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 154310.395833                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 154310.395833                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5786401                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5786401                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5786401                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5786401                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5786401                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5786401                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 160733.361111                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 160733.361111                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 160733.361111                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 160733.361111                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 160733.361111                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 160733.361111                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  7994                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               406959162                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  8250                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              49328.383273                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   110.984046                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   145.015954                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.433531                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.566469                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3114255                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3114255                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1704762                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1704762                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          835                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          835                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          834                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      4819017                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4819017                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      4819017                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4819017                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        28094                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        28094                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        28124                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         28124                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        28124                       # number of overall misses
system.cpu4.dcache.overall_misses::total        28124                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   3067635722                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3067635722                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2494133                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2494133                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   3070129855                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   3070129855                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   3070129855                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   3070129855                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3142349                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3142349                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1704792                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1704792                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      4847141                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4847141                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      4847141                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4847141                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008940                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008940                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000018                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005802                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005802                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005802                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005802                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109191.846017                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109191.846017                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83137.766667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83137.766667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109164.054011                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109164.054011                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109164.054011                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109164.054011                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2079                       # number of writebacks
system.cpu4.dcache.writebacks::total             2079                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        20109                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        20109                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        20130                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        20130                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        20130                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        20130                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         7985                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         7985                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         7994                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7994                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         7994                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7994                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    794510399                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    794510399                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       647596                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       647596                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    795157995                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    795157995                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    795157995                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    795157995                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001649                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001649                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 99500.363056                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 99500.363056                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71955.111111                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71955.111111                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 99469.351389                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 99469.351389                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 99469.351389                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 99469.351389                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               573.987683                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1032148233                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1779565.918966                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.867188                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.120494                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.052672                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867180                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.919852                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1191468                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1191468                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1191468                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1191468                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1191468                       # number of overall hits
system.cpu5.icache.overall_hits::total        1191468                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7699334                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7699334                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7699334                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7699334                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7699334                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7699334                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1191515                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1191515                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1191515                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1191515                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1191515                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1191515                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 163815.617021                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 163815.617021                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 163815.617021                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 163815.617021                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 163815.617021                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 163815.617021                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6280431                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6280431                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6280431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6280431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6280431                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6280431                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 169741.378378                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 169741.378378                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 169741.378378                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 169741.378378                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 169741.378378                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 169741.378378                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  8008                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               406960016                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  8264                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              49244.919652                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   110.995802                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   145.004198                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433577                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566423                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3114723                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3114723                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1705146                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1705146                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          837                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          837                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          834                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4819869                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4819869                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4819869                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4819869                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        28172                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        28172                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           29                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        28201                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         28201                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        28201                       # number of overall misses
system.cpu5.dcache.overall_misses::total        28201                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   3070871667                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   3070871667                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2301980                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2301980                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   3073173647                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   3073173647                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   3073173647                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   3073173647                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3142895                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3142895                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1705175                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1705175                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4848070                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4848070                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4848070                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4848070                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008964                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008964                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005817                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005817                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005817                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005817                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109004.389713                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109004.389713                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 79378.620690                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 79378.620690                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 108973.924577                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 108973.924577                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 108973.924577                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 108973.924577                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2055                       # number of writebacks
system.cpu5.dcache.writebacks::total             2055                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        20173                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        20173                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        20193                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        20193                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        20193                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        20193                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7999                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7999                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         8008                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         8008                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         8008                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         8008                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    794690186                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    794690186                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       609208                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       609208                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    795299394                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    795299394                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    795299394                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    795299394                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001652                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001652                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 99348.691836                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 99348.691836                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 67689.777778                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67689.777778                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 99313.111139                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 99313.111139                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 99313.111139                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 99313.111139                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               510.625857                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1002529069                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1935384.303089                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    28.625857                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.045875                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.818311                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1204918                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1204918                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1204918                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1204918                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1204918                       # number of overall hits
system.cpu6.icache.overall_hits::total        1204918                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7689989                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7689989                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7689989                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7689989                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7689989                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7689989                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1204965                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1204965                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1204965                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1204965                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1204965                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1204965                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 163616.787234                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 163616.787234                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 163616.787234                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 163616.787234                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 163616.787234                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 163616.787234                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6003279                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6003279                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6003279                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6003279                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6003279                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6003279                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 166757.750000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 166757.750000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 166757.750000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 166757.750000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 166757.750000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 166757.750000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5609                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158556787                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5865                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              27034.405286                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   227.397725                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    28.602275                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.888272                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.111728                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       849212                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         849212                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       716214                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        716214                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1676                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1676                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1645                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1645                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1565426                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1565426                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1565426                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1565426                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19330                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19330                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          486                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          486                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19816                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19816                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19816                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19816                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2270050562                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2270050562                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     60251750                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     60251750                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2330302312                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2330302312                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2330302312                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2330302312                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       868542                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       868542                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       716700                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       716700                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1585242                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1585242                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1585242                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1585242                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.022256                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022256                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000678                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000678                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012500                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012500                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012500                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012500                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 117436.656079                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 117436.656079                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 123974.794239                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 123974.794239                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 117597.008074                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 117597.008074                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 117597.008074                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 117597.008074                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2162                       # number of writebacks
system.cpu6.dcache.writebacks::total             2162                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13739                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13739                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          468                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          468                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14207                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14207                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14207                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14207                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5591                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5591                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5609                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5609                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5609                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5609                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    512707787                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    512707787                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1509175                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1509175                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    514216962                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    514216962                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    514216962                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    514216962                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003538                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003538                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003538                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003538                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91702.340726                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 91702.340726                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 83843.055556                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 83843.055556                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 91677.119273                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 91677.119273                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 91677.119273                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 91677.119273                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               550.698852                       # Cycle average of tags in use
system.cpu7.icache.total_refs               921366813                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1660120.383784                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.530745                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   526.168107                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.039312                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.843218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.882530                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1221781                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1221781                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1221781                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1221781                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1221781                       # number of overall hits
system.cpu7.icache.overall_hits::total        1221781                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.cpu7.icache.overall_misses::total           34                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5065206                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5065206                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5065206                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5065206                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5065206                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5065206                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1221815                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1221815                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1221815                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1221815                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1221815                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1221815                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000028                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000028                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 148976.647059                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 148976.647059                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 148976.647059                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 148976.647059                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 148976.647059                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 148976.647059                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4273467                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4273467                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4273467                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4273467                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4273467                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4273467                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 152623.821429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 152623.821429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 152623.821429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 152623.821429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 152623.821429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 152623.821429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5515                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               205507820                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5771                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35610.434933                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   194.424221                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    61.575779                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.759470                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.240530                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1814131                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1814131                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       334295                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        334295                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          791                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          791                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          783                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          783                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2148426                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2148426                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2148426                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2148426                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18491                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18491                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18521                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18521                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18521                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18521                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1862289681                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1862289681                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2527029                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2527029                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1864816710                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1864816710                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1864816710                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1864816710                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1832622                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1832622                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       334325                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       334325                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2166947                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2166947                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2166947                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2166947                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010090                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010090                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000090                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008547                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008547                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008547                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008547                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 100713.302742                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 100713.302742                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84234.300000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84234.300000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 100686.610334                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 100686.610334                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 100686.610334                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 100686.610334                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          700                       # number of writebacks
system.cpu7.dcache.writebacks::total              700                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12982                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12982                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13006                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13006                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13006                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13006                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5509                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5509                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5515                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5515                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5515                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5515                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    503239368                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    503239368                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    503623968                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    503623968                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    503623968                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    503623968                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002545                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002545                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91348.587402                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91348.587402                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91318.942520                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91318.942520                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91318.942520                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91318.942520                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
