Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct  5 11:48:47 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/ack_in_1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/flag_s_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/valid_aux_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/nexts_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/valid_aux_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/acks_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/valid_aux_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 273 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.727        0.000                      0                 1285        0.077        0.000                      0                 1285        4.020        0.000                       0                   637  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.727        0.000                      0                 1285        0.077        0.000                      0                 1285        4.020        0.000                       0                   637  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 2.869ns (32.143%)  route 6.057ns (67.856%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.668     2.962    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X47Y45         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/Q
                         net (fo=22, routed)          1.135     4.553    design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]
    SLICE_X47Y45         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_32__2/O
                         net (fo=23, routed)          0.685     5.362    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_17_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.150     5.512 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48/O
                         net (fo=1, routed)           0.557     6.069    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.332     6.401 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39/O
                         net (fo=2, routed)           0.620     7.021    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39_n_0
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18/O
                         net (fo=2, routed)           0.293     7.438    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.562 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_11/O
                         net (fo=3, routed)           0.654     8.215    design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg[0]
    SLICE_X49Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.339 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12/O
                         net (fo=4, routed)           0.654     8.994    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.118 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_10/O
                         net (fo=1, routed)           0.648     9.766    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_10_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.890 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.890    design_1_i/top_nqueens_0/U0/fsm_9/logic/S[0]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.422    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.764 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.469    11.233    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.313    11.546 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_1/O
                         net (fo=5, routed)           0.341    11.888    design_1_i/top_nqueens_0/U0/fsm_9/logic/count
    SLICE_X46Y48         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.495    12.675    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X46Y48         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1]/C
                         clock pessimism              0.264    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X46Y48         FDCE (Setup_fdce_C_CE)      -0.169    12.615    design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 2.869ns (32.143%)  route 6.057ns (67.856%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.668     2.962    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X47Y45         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/Q
                         net (fo=22, routed)          1.135     4.553    design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]
    SLICE_X47Y45         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_32__2/O
                         net (fo=23, routed)          0.685     5.362    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_17_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.150     5.512 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48/O
                         net (fo=1, routed)           0.557     6.069    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.332     6.401 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39/O
                         net (fo=2, routed)           0.620     7.021    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39_n_0
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18/O
                         net (fo=2, routed)           0.293     7.438    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.562 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_11/O
                         net (fo=3, routed)           0.654     8.215    design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg[0]
    SLICE_X49Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.339 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12/O
                         net (fo=4, routed)           0.654     8.994    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.118 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_10/O
                         net (fo=1, routed)           0.648     9.766    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_10_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.890 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.890    design_1_i/top_nqueens_0/U0/fsm_9/logic/S[0]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.422    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.764 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.469    11.233    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.313    11.546 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_1/O
                         net (fo=5, routed)           0.341    11.888    design_1_i/top_nqueens_0/U0/fsm_9/logic/count
    SLICE_X46Y48         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.495    12.675    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X46Y48         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2]/C
                         clock pessimism              0.264    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X46Y48         FDCE (Setup_fdce_C_CE)      -0.169    12.615    design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 2.869ns (32.143%)  route 6.057ns (67.856%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.668     2.962    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X47Y45         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/Q
                         net (fo=22, routed)          1.135     4.553    design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]
    SLICE_X47Y45         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_32__2/O
                         net (fo=23, routed)          0.685     5.362    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_17_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.150     5.512 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48/O
                         net (fo=1, routed)           0.557     6.069    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.332     6.401 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39/O
                         net (fo=2, routed)           0.620     7.021    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39_n_0
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18/O
                         net (fo=2, routed)           0.293     7.438    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.562 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_11/O
                         net (fo=3, routed)           0.654     8.215    design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg[0]
    SLICE_X49Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.339 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12/O
                         net (fo=4, routed)           0.654     8.994    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.118 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_10/O
                         net (fo=1, routed)           0.648     9.766    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_10_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.890 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.890    design_1_i/top_nqueens_0/U0/fsm_9/logic/S[0]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.422    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.764 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.469    11.233    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.313    11.546 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_1/O
                         net (fo=5, routed)           0.341    11.888    design_1_i/top_nqueens_0/U0/fsm_9/logic/count
    SLICE_X46Y48         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.495    12.675    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X46Y48         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3]/C
                         clock pessimism              0.264    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X46Y48         FDCE (Setup_fdce_C_CE)      -0.169    12.615    design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 2.869ns (32.143%)  route 6.057ns (67.856%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.668     2.962    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X47Y45         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.456     3.418 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]/Q
                         net (fo=22, routed)          1.135     4.553    design_1_i/top_nqueens_0/U0/fsm_9/logic/j_reg[3]
    SLICE_X47Y45         LUT5 (Prop_lut5_I1_O)        0.124     4.677 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_32__2/O
                         net (fo=23, routed)          0.685     5.362    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_17_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.150     5.512 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48/O
                         net (fo=1, routed)           0.557     6.069    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_48_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.332     6.401 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39/O
                         net (fo=2, routed)           0.620     7.021    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_39_n_0
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.145 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18/O
                         net (fo=2, routed)           0.293     7.438    design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_18_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.562 f  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_11/O
                         net (fo=3, routed)           0.654     8.215    design_1_i/top_nqueens_0/U0/fsm_9/dut/count_reg[0]
    SLICE_X49Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.339 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12/O
                         net (fo=4, routed)           0.654     8.994    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_12_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.118 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_10/O
                         net (fo=1, routed)           0.648     9.766    design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_10_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.890 r  design_1_i/top_nqueens_0/U0/fsm_9/dut/count1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.890    design_1_i/top_nqueens_0/U0/fsm_9/logic/S[0]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.422    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.536    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__0_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.764 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.469    11.233    design_1_i/top_nqueens_0/U0/fsm_9/logic/count1
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.313    11.546 r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count[4]_i_1/O
                         net (fo=5, routed)           0.341    11.888    design_1_i/top_nqueens_0/U0/fsm_9/logic/count
    SLICE_X46Y48         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.495    12.675    design_1_i/top_nqueens_0/U0/fsm_9/logic/clk
    SLICE_X46Y48         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]/C
                         clock pessimism              0.264    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X46Y48         FDCE (Setup_fdce_C_CE)      -0.169    12.615    design_1_i/top_nqueens_0/U0/fsm_9/logic/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.863ns (32.292%)  route 6.003ns (67.708%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.656     2.950    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X53Y44         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456     3.406 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/Q
                         net (fo=24, routed)          0.742     4.148    design_1_i/top_nqueens_0/U0/fsm_8/logic/Q[0]
    SLICE_X52Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.272 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_42/O
                         net (fo=10, routed)          1.065     5.336    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_14__0_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.150     5.486 f  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_44__0/O
                         net (fo=1, routed)           0.441     5.927    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_44__0_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326     6.253 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_38__0/O
                         net (fo=1, routed)           0.562     6.815    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_38__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.939 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_18__0/O
                         net (fo=2, routed)           0.563     7.502    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_18__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.626 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_9__3/O
                         net (fo=4, routed)           0.669     8.295    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]_3
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.419 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_5__0/O
                         net (fo=11, routed)          0.472     8.891    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.015 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0/O
                         net (fo=11, routed)          0.848     9.862    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.986 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.986    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.518 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.632    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.860 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.302    11.162    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.313    11.475 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__6/O
                         net (fo=5, routed)           0.340    11.816    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X50Y46         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.482    12.661    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X50Y46         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/C
                         clock pessimism              0.264    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    12.602    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.863ns (32.292%)  route 6.003ns (67.708%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.656     2.950    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X53Y44         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456     3.406 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/Q
                         net (fo=24, routed)          0.742     4.148    design_1_i/top_nqueens_0/U0/fsm_8/logic/Q[0]
    SLICE_X52Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.272 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_42/O
                         net (fo=10, routed)          1.065     5.336    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_14__0_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.150     5.486 f  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_44__0/O
                         net (fo=1, routed)           0.441     5.927    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_44__0_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326     6.253 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_38__0/O
                         net (fo=1, routed)           0.562     6.815    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_38__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.939 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_18__0/O
                         net (fo=2, routed)           0.563     7.502    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_18__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.626 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_9__3/O
                         net (fo=4, routed)           0.669     8.295    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]_3
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.419 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_5__0/O
                         net (fo=11, routed)          0.472     8.891    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.015 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0/O
                         net (fo=11, routed)          0.848     9.862    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.986 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.986    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.518 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.632    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.860 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.302    11.162    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.313    11.475 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__6/O
                         net (fo=5, routed)           0.340    11.816    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X50Y46         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.482    12.661    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X50Y46         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/C
                         clock pessimism              0.264    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    12.602    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.863ns (32.292%)  route 6.003ns (67.708%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.656     2.950    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X53Y44         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456     3.406 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/Q
                         net (fo=24, routed)          0.742     4.148    design_1_i/top_nqueens_0/U0/fsm_8/logic/Q[0]
    SLICE_X52Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.272 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_42/O
                         net (fo=10, routed)          1.065     5.336    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_14__0_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.150     5.486 f  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_44__0/O
                         net (fo=1, routed)           0.441     5.927    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_44__0_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326     6.253 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_38__0/O
                         net (fo=1, routed)           0.562     6.815    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_38__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.939 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_18__0/O
                         net (fo=2, routed)           0.563     7.502    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_18__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.626 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_9__3/O
                         net (fo=4, routed)           0.669     8.295    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]_3
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.419 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_5__0/O
                         net (fo=11, routed)          0.472     8.891    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.015 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0/O
                         net (fo=11, routed)          0.848     9.862    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.986 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.986    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.518 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.632    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.860 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.302    11.162    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.313    11.475 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__6/O
                         net (fo=5, routed)           0.340    11.816    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X50Y46         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.482    12.661    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X50Y46         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/C
                         clock pessimism              0.264    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    12.602    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.863ns (32.292%)  route 6.003ns (67.708%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.656     2.950    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X53Y44         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456     3.406 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/Q
                         net (fo=24, routed)          0.742     4.148    design_1_i/top_nqueens_0/U0/fsm_8/logic/Q[0]
    SLICE_X52Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.272 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_42/O
                         net (fo=10, routed)          1.065     5.336    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_14__0_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.150     5.486 f  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_44__0/O
                         net (fo=1, routed)           0.441     5.927    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_44__0_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326     6.253 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_38__0/O
                         net (fo=1, routed)           0.562     6.815    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_38__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.939 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_18__0/O
                         net (fo=2, routed)           0.563     7.502    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_18__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.626 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_9__3/O
                         net (fo=4, routed)           0.669     8.295    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]_3
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.419 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_5__0/O
                         net (fo=11, routed)          0.472     8.891    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.015 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0/O
                         net (fo=11, routed)          0.848     9.862    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.986 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.986    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.518 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.632    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.860 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.302    11.162    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.313    11.475 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__6/O
                         net (fo=5, routed)           0.340    11.816    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X50Y46         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.482    12.661    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X50Y46         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/C
                         clock pessimism              0.264    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    12.602    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.863ns (32.292%)  route 6.003ns (67.708%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.656     2.950    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X53Y44         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDCE (Prop_fdce_C_Q)         0.456     3.406 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/j_reg[0]/Q
                         net (fo=24, routed)          0.742     4.148    design_1_i/top_nqueens_0/U0/fsm_8/logic/Q[0]
    SLICE_X52Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.272 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_42/O
                         net (fo=10, routed)          1.065     5.336    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_14__0_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.150     5.486 f  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_44__0/O
                         net (fo=1, routed)           0.441     5.927    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_44__0_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I3_O)        0.326     6.253 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_38__0/O
                         net (fo=1, routed)           0.562     6.815    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_38__0_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.939 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_18__0/O
                         net (fo=2, routed)           0.563     7.502    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_18__0_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.626 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_9__3/O
                         net (fo=4, routed)           0.669     8.295    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]_3
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.419 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_5__0/O
                         net (fo=11, routed)          0.472     8.891    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_0
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.124     9.015 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0/O
                         net (fo=11, routed)          0.848     9.862    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_7__0_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.986 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.986    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_i_4__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.518 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.518    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.632    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__0_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.860 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count1_carry__1/CO[2]
                         net (fo=2, routed)           0.302    11.162    design_1_i/top_nqueens_0/U0/fsm_8/logic/count1
    SLICE_X53Y45         LUT6 (Prop_lut6_I5_O)        0.313    11.475 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__6/O
                         net (fo=5, routed)           0.340    11.816    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X50Y46         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.482    12.661    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X50Y46         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/C
                         clock pessimism              0.264    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X50Y46         FDCE (Setup_fdce_C_CE)      -0.169    12.602    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.934ns (33.028%)  route 5.949ns (66.972%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.655     2.949    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X50Y41         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.478     3.427 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]/Q
                         net (fo=18, routed)          0.879     4.306    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]_0[3]
    SLICE_X49Y41         LUT4 (Prop_lut4_I0_O)        0.295     4.601 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_28/O
                         net (fo=13, routed)          0.471     5.072    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_6__4
    SLICE_X47Y41         LUT6 (Prop_lut6_I2_O)        0.124     5.196 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_7__1/O
                         net (fo=2, routed)           0.585     5.781    design_1_i/top_nqueens_0/U0/fsm_6/logic/FSM_onehot_state_reg[3]_0
    SLICE_X47Y42         LUT5 (Prop_lut5_I3_O)        0.124     5.905 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count1_carry_i_22/O
                         net (fo=2, routed)           0.592     6.497    design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_16__1_2
    SLICE_X49Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_25/O
                         net (fo=3, routed)           0.590     7.211    design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_25_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.335 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_18__0/O
                         net (fo=3, routed)           0.446     7.781    design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_18__0_n_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.905 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_8__1/O
                         net (fo=2, routed)           0.445     8.350    design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_8__1_n_0
    SLICE_X51Y39         LUT4 (Prop_lut4_I3_O)        0.124     8.474 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_7__1/O
                         net (fo=11, routed)          0.879     9.353    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg_reg[3]
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.477 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_4__1/O
                         net (fo=1, routed)           0.000     9.477    design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_i_4__1_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.990 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.990    design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.107    design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry__0_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.336 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count1_carry__1/CO[2]
                         net (fo=1, routed)           0.299    10.635    design_1_i/top_nqueens_0/U0/fsm_7/dut/CO[0]
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.310    10.945 r  design_1_i/top_nqueens_0/U0/fsm_7/dut/count[4]_i_4__5/O
                         net (fo=2, routed)           0.349    11.293    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]_0
    SLICE_X53Y40         LUT3 (Prop_lut3_I2_O)        0.124    11.417 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_1__0/O
                         net (fo=5, routed)           0.415    11.832    design_1_i/top_nqueens_0/U0/fsm_7/logic/count
    SLICE_X54Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         1.551    12.731    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X54Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X54Y40         FDCE (Setup_fdce_C_CE)      -0.169    12.637    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  0.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.212ns (47.269%)  route 0.237ns (52.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.557     0.893    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X50Y41         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[1]/Q
                         net (fo=19, routed)          0.237     1.293    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]_0[1]
    SLICE_X49Y40         LUT3 (Prop_lut3_I2_O)        0.048     1.341 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/top_nqueens_0/U0/fsm_7/logic/p_0_in__1[2]
    SLICE_X49Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.828     1.194    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X49Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y40         FDCE (Hold_fdce_C_D)         0.105     1.264    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.718%)  route 0.335ns (64.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.559     0.895    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  design_1_i/comblock_0/U0/AXIL_inst/axi_bvalid_reg/Q
                         net (fo=7, routed)           0.335     1.370    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.415 r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_minimal_area.req_mask[0]_i_1/O
                         net (fo=1, routed)           0.000     1.415    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_minimal_area.req_mask[0]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.911     1.277    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X37Y102        FDRE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.091     1.333    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.187ns (37.925%)  route 0.306ns (62.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.560     0.896    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X49Y40         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDCE (Prop_fdce_C_Q)         0.141     1.037 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2]/Q
                         net (fo=16, routed)          0.306     1.343    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]_0[2]
    SLICE_X50Y41         LUT3 (Prop_lut3_I1_O)        0.046     1.389 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.389    design_1_i/top_nqueens_0/U0/fsm_7/logic/p_0_in__1[3]
    SLICE_X50Y41         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.824     1.190    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X50Y41         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y41         FDCE (Hold_fdce_C_D)         0.131     1.286    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.558     0.894    design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/s_sc_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/Q
                         net (fo=3, routed)           0.065     1.100    design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/cnt_is_zero
    SLICE_X34Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.145 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/gen_single_rank.empty_r_i_1/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr_n_1
    SLICE_X34Y94         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.825     1.191    design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X34Y94         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.121     1.028    design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X35Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.823     1.189    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.892    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.075     0.967    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.072%)  route 0.331ns (58.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.577     0.913    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_reg/Q
                         net (fo=4, routed)           0.129     1.183    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_wready
    SLICE_X29Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.228 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3/O
                         net (fo=3, routed)           0.202     1.430    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.475 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_1/O
                         net (fo=1, routed)           0.000     1.475    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.931     1.297    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.091     1.353    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.556     0.892    design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X33Y89         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/Q
                         net (fo=1, routed)           0.080     1.113    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rdata[8]
    SLICE_X32Y89         LUT2 (Prop_lut2_I0_O)        0.049     1.162 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[8]_i_1/O
                         net (fo=1, routed)           0.000     1.162    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i0_in[8]
    SLICE_X32Y89         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.823     1.189    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X32Y89         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.284     0.905    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.131     1.036    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.100    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in
    SLICE_X35Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.823     1.189    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.297     0.892    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.078     0.970    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.640     0.976    design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_aclk
    SLICE_X35Y103        FDSE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDSE (Prop_fdse_C_Q)         0.141     1.117 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1]/Q
                         net (fo=2, routed)           0.068     1.185    design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/p_2_in
    SLICE_X35Y103        FDSE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.911     1.277    design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_aclk
    SLICE_X35Y103        FDSE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1]/C
                         clock pessimism             -0.301     0.976    
    SLICE_X35Y103        FDSE (Hold_fdse_C_D)         0.070     1.046    design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.557     0.893    design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X39Y98         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=1, routed)           0.091     1.125    design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/m_sc_areset_r
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.170 r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/gen_single_rank.empty_r_i_1/O
                         net (fo=1, routed)           0.000     1.170    design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr_n_1
    SLICE_X38Y98         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=637, routed)         0.825     1.191    design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X38Y98         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                         clock pessimism             -0.285     0.906    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y91    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X38Y89    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y90    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X32Y103   design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X49Y40    design_1_i/top_nqueens_0/U0/fsm_7/logic/j_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y78    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y78    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X27Y96    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[s_ready_i]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X27Y96    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[s_stall_d]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y95    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y101   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[0]/C



