<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p934" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_934{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_934{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_934{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_934{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_934{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_934{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t7_934{left:69px;bottom:1042px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t8_934{left:69px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_934{left:69px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ta_934{left:69px;bottom:984px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_934{left:69px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tc_934{left:332px;bottom:974px;}
#td_934{left:347px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#te_934{left:69px;bottom:950px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tf_934{left:69px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_934{left:69px;bottom:917px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#th_934{left:69px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_934{left:69px;bottom:883px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_934{left:69px;bottom:824px;letter-spacing:0.14px;}
#tk_934{left:151px;bottom:824px;letter-spacing:0.17px;word-spacing:0.01px;}
#tl_934{left:69px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_934{left:69px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_934{left:69px;bottom:767px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_934{left:599px;bottom:774px;}
#tp_934{left:615px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_934{left:69px;bottom:750px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#tr_934{left:69px;bottom:691px;letter-spacing:0.14px;}
#ts_934{left:151px;bottom:691px;letter-spacing:0.16px;word-spacing:0.01px;}
#tt_934{left:69px;bottom:668px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tu_934{left:69px;bottom:651px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#tv_934{left:69px;bottom:634px;letter-spacing:-0.2px;word-spacing:-0.44px;}
#tw_934{left:69px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_934{left:69px;bottom:593px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_934{left:69px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tz_934{left:69px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_934{left:69px;bottom:542px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#t11_934{left:69px;bottom:525px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_934{left:69px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_934{left:69px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t14_934{left:69px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_934{left:69px;bottom:451px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t16_934{left:69px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_934{left:69px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_934{left:69px;bottom:393px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t19_934{left:127px;bottom:399px;}
#t1a_934{left:142px;bottom:393px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t1b_934{left:69px;bottom:334px;letter-spacing:0.14px;}
#t1c_934{left:151px;bottom:334px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1d_934{left:69px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_934{left:69px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_934{left:69px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1g_934{left:69px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_934{left:69px;bottom:235px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1i_934{left:69px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t1j_934{left:69px;bottom:194px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1k_934{left:69px;bottom:177px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1l_934{left:69px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_934{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_934{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_934{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_934{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_934{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts934" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg934Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg934" style="-webkit-user-select: none;"><object width="935" height="1210" data="934/934.svg" type="image/svg+xml" id="pdf934" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_934" class="t s1_934">23-36 </span><span id="t2_934" class="t s1_934">Vol. 3B </span>
<span id="t3_934" class="t s2_934">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_934" class="t s3_934">23.37.1 </span><span id="t5_934" class="t s3_934">Model-Specific Registers </span>
<span id="t6_934" class="t s4_934">The Pentium processor introduced a set of model-specific registers (MSRs) for use in controlling hardware functions </span>
<span id="t7_934" class="t s4_934">and performance monitoring. To access these MSRs, two new instructions were added to the IA-32 architecture: </span>
<span id="t8_934" class="t s4_934">read MSR (RDMSR) and write MSR (WRMSR). The MSRs in the Pentium processor are not guaranteed to be dupli- </span>
<span id="t9_934" class="t s4_934">cated or provided in the next generation IA-32 processors. </span>
<span id="ta_934" class="t s4_934">The P6 family processors greatly increased the number of MSRs available to software. See Chapter 2, “Model- </span>
<span id="tb_934" class="t s4_934">Specific Registers (MSRs)‚” in the Intel </span>
<span id="tc_934" class="t s5_934">® </span>
<span id="td_934" class="t s4_934">64 and IA-32 Architectures Software Developer’s Manual, Volume 4, for a </span>
<span id="te_934" class="t s4_934">complete list of the available MSRs. The new registers control the debug extensions, the performance counters, the </span>
<span id="tf_934" class="t s4_934">machine-check exception capability, the machine-check architecture, and the MTRRs. These registers are acces- </span>
<span id="tg_934" class="t s4_934">sible using the RDMSR and WRMSR instructions. Specific information on some of these new MSRs is provided in the </span>
<span id="th_934" class="t s4_934">following sections. As with the Pentium processor MSR, the P6 family processor MSRs are not guaranteed to be </span>
<span id="ti_934" class="t s4_934">duplicated or provided in the next generation IA-32 processors. </span>
<span id="tj_934" class="t s3_934">23.37.2 </span><span id="tk_934" class="t s3_934">RDMSR and WRMSR Instructions </span>
<span id="tl_934" class="t s4_934">The RDMSR (read model-specific register) and WRMSR (write model-specific register) instructions recognize a </span>
<span id="tm_934" class="t s4_934">much larger number of model-specific registers in the P6 family processors. (See “RDMSR—Read from Model </span>
<span id="tn_934" class="t s4_934">Specific Register” and “WRMSR—Write to Model Specific Register” in the Intel </span>
<span id="to_934" class="t s5_934">® </span>
<span id="tp_934" class="t s4_934">64 and IA-32 Architectures Soft- </span>
<span id="tq_934" class="t s4_934">ware Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D, for more information.) </span>
<span id="tr_934" class="t s3_934">23.37.3 </span><span id="ts_934" class="t s3_934">Memory Type Range Registers </span>
<span id="tt_934" class="t s4_934">Memory type range registers (MTRRs) are a new feature introduced into the IA-32 in the Pentium Pro processor. </span>
<span id="tu_934" class="t s4_934">MTRRs allow the processor to optimize memory operations for different types of memory, such as RAM, ROM, frame </span>
<span id="tv_934" class="t s4_934">buffer memory, and memory-mapped I/O. </span>
<span id="tw_934" class="t s4_934">MTRRs are MSRs that contain an internal map of how physical address ranges are mapped to various types of </span>
<span id="tx_934" class="t s4_934">memory. The processor uses this internal memory map to determine the cacheability of various physical memory </span>
<span id="ty_934" class="t s4_934">locations and the optimal method of accessing memory locations. For example, if a memory location is specified in </span>
<span id="tz_934" class="t s4_934">an MTRR as write-through memory, the processor handles accesses to this location as follows. It reads data from </span>
<span id="t10_934" class="t s4_934">that location in lines and caches the read data or maps all writes to that location to the bus and updates the cache </span>
<span id="t11_934" class="t s4_934">to maintain cache coherency. In mapping the physical address space with MTRRs, the processor recognizes five </span>
<span id="t12_934" class="t s4_934">types of memory: uncacheable (UC), uncacheable, speculatable, write-combining (WC), write-through (WT), </span>
<span id="t13_934" class="t s4_934">write-protected (WP), and writeback (WB). </span>
<span id="t14_934" class="t s4_934">Earlier IA-32 processors (such as the Intel486 and Pentium processors) used the KEN# (cache enable) pin and </span>
<span id="t15_934" class="t s4_934">external logic to maintain an external memory map and signal cacheable accesses to the processor. The MTRR </span>
<span id="t16_934" class="t s4_934">mechanism simplifies hardware designs by eliminating the KEN# pin and the external logic required to drive it. </span>
<span id="t17_934" class="t s4_934">See Chapter 10, “Processor Management and Initialization,” and Chapter 2, “Model-Specific Registers (MSRs)‚” in </span>
<span id="t18_934" class="t s4_934">the Intel </span>
<span id="t19_934" class="t s5_934">® </span>
<span id="t1a_934" class="t s4_934">64 and IA-32 Architectures Software Developer’s Manual, Volume 4, for more information on the MTRRs. </span>
<span id="t1b_934" class="t s3_934">23.37.4 </span><span id="t1c_934" class="t s3_934">Machine-Check Exception and Architecture </span>
<span id="t1d_934" class="t s4_934">The Pentium processor introduced a new exception called the machine-check exception (#MC, interrupt 18). This </span>
<span id="t1e_934" class="t s4_934">exception is used to detect hardware-related errors, such as a parity error on a read cycle. </span>
<span id="t1f_934" class="t s4_934">The P6 family processors extend the types of errors that can be detected and that generate a machine-check </span>
<span id="t1g_934" class="t s4_934">exception. It also provides a new machine-check architecture for recording information about a machine-check </span>
<span id="t1h_934" class="t s4_934">error and provides extended recovery capability. </span>
<span id="t1i_934" class="t s4_934">The machine-check architecture provides several banks of reporting registers for recording machine-check errors. </span>
<span id="t1j_934" class="t s4_934">Each bank of registers is associated with a specific hardware unit in the processor. The primary focus of the </span>
<span id="t1k_934" class="t s4_934">machine checks is on bus and interconnect operations; however, checks are also made of translation lookaside </span>
<span id="t1l_934" class="t s4_934">buffer (TLB) and cache operations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
