// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_HH_
#define _dense_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_fadd_32ns_3dEe.h"
#include "dense_fmul_32ns_3eOg.h"
#include "dense_fdiv_32ns_3fYi.h"
#include "dense_fexp_32ns_3g8j.h"
#include "dense_dense_out_wbkb.h"
#include "dense_dense_out_bcud.h"
#include "dense_dense_array.h"

namespace ap_rtl {

struct dense : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > fully_connected_address0;
    sc_out< sc_logic > fully_connected_ce0;
    sc_in< sc_lv<32> > fully_connected_q0;
    sc_out< sc_lv<5> > fully_connected_address1;
    sc_out< sc_logic > fully_connected_ce1;
    sc_in< sc_lv<32> > fully_connected_q1;
    sc_out< sc_lv<4> > prediction_address0;
    sc_out< sc_logic > prediction_ce0;
    sc_out< sc_logic > prediction_we0;
    sc_out< sc_lv<32> > prediction_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    dense(sc_module_name name);
    SC_HAS_PROCESS(dense);

    ~dense();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_dense_out_wbkb* dense_out_weights_U;
    dense_dense_out_bcud* dense_out_bias_U;
    dense_dense_array* dense_array_U;
    dense_fadd_32ns_3dEe<1,4,32,32,32>* dense_fadd_32ns_3dEe_U1;
    dense_fmul_32ns_3eOg<1,2,32,32,32>* dense_fmul_32ns_3eOg_U2;
    dense_fdiv_32ns_3fYi<1,8,32,32,32>* dense_fdiv_32ns_3fYi_U3;
    dense_fexp_32ns_3g8j<1,5,32,32,32>* dense_fexp_32ns_3g8j_U4;
    sc_signal< sc_lv<54> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > dense_out_weights_address0;
    sc_signal< sc_logic > dense_out_weights_ce0;
    sc_signal< sc_lv<32> > dense_out_weights_q0;
    sc_signal< sc_lv<4> > dense_out_bias_address0;
    sc_signal< sc_logic > dense_out_bias_ce0;
    sc_signal< sc_lv<32> > dense_out_bias_q0;
    sc_signal< sc_lv<5> > f_0_0_reg_335;
    sc_signal< sc_lv<32> > w_sum_0_0_reg_347;
    sc_signal< sc_lv<32> > sum_0_reg_359;
    sc_signal< sc_lv<4> > i_0_reg_371;
    sc_signal< sc_lv<4> > j_0_reg_382;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state44_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1054;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state45_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state11_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state12_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state13_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<32> > reg_423;
    sc_signal< sc_lv<32> > reg_428;
    sc_signal< sc_lv<32> > grp_fu_401_p2;
    sc_signal< sc_lv<32> > reg_434;
    sc_signal< sc_lv<32> > reg_439;
    sc_signal< sc_lv<32> > reg_445;
    sc_signal< sc_lv<32> > grp_fu_393_p2;
    sc_signal< sc_lv<32> > reg_450;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state17_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_state21_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage22;
    sc_signal< bool > ap_block_state25_pp0_stage22_iter0;
    sc_signal< bool > ap_block_pp0_stage22_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage26;
    sc_signal< bool > ap_block_state29_pp0_stage26_iter0;
    sc_signal< bool > ap_block_pp0_stage26_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage30;
    sc_signal< bool > ap_block_state33_pp0_stage30_iter0;
    sc_signal< bool > ap_block_pp0_stage30_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage34;
    sc_signal< bool > ap_block_state37_pp0_stage34_iter0;
    sc_signal< bool > ap_block_pp0_stage34_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage38;
    sc_signal< bool > ap_block_state41_pp0_stage38_iter0;
    sc_signal< bool > ap_block_pp0_stage38_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_state52_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state56_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state60_pp1_stage1_iter2;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1291;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1291_pp1_iter2_reg;
    sc_signal< sc_lv<32> > dense_array_q0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_state62_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state63_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state64_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state65_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state66_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state67_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state68_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state69_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state70_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state71_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state72_pp2_stage0_iter10;
    sc_signal< bool > ap_block_state73_pp2_stage0_iter11;
    sc_signal< bool > ap_block_state74_pp2_stage0_iter12;
    sc_signal< bool > ap_block_state75_pp2_stage0_iter13;
    sc_signal< bool > ap_block_state76_pp2_stage0_iter14;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305;
    sc_signal< sc_lv<32> > grp_fu_412_p2;
    sc_signal< sc_lv<32> > reg_461;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln31_reg_1291_pp1_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln16_fu_467_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > d_fu_473_p2;
    sc_signal< sc_lv<4> > d_reg_1025;
    sc_signal< sc_lv<64> > zext_ln23_fu_479_p1;
    sc_signal< sc_lv<64> > zext_ln23_reg_1030;
    sc_signal< sc_lv<10> > zext_ln21_fu_483_p1;
    sc_signal< sc_lv<10> > zext_ln21_reg_1036;
    sc_signal< sc_lv<9> > zext_ln21_1_fu_487_p1;
    sc_signal< sc_lv<9> > zext_ln21_1_reg_1047;
    sc_signal< sc_lv<1> > icmp_ln21_fu_491_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1054_pp0_iter1_reg;
    sc_signal< sc_lv<5> > or_ln21_fu_542_p2;
    sc_signal< sc_lv<5> > or_ln21_reg_1068;
    sc_signal< sc_lv<6> > f_0_0_cast1_fu_553_p1;
    sc_signal< sc_lv<6> > f_0_0_cast1_reg_1079;
    sc_signal< sc_lv<9> > add_ln23_5_fu_636_p2;
    sc_signal< sc_lv<9> > add_ln23_5_reg_1094;
    sc_signal< sc_lv<6> > add_ln21_1_fu_641_p2;
    sc_signal< sc_lv<6> > add_ln21_1_reg_1104;
    sc_signal< sc_lv<6> > add_ln21_2_fu_656_p2;
    sc_signal< sc_lv<6> > add_ln21_2_reg_1120;
    sc_signal< sc_lv<6> > add_ln21_3_fu_666_p2;
    sc_signal< sc_lv<6> > add_ln21_3_reg_1131;
    sc_signal< sc_lv<32> > fully_connected_load_5_reg_1147;
    sc_signal< sc_lv<6> > add_ln21_4_fu_714_p2;
    sc_signal< sc_lv<6> > add_ln21_4_reg_1152;
    sc_signal< sc_lv<6> > add_ln21_5_fu_724_p2;
    sc_signal< sc_lv<6> > add_ln21_5_reg_1163;
    sc_signal< sc_lv<32> > tmp_3_2_reg_1174;
    sc_signal< sc_lv<32> > fully_connected_load_7_reg_1184;
    sc_signal< sc_lv<6> > add_ln21_6_fu_772_p2;
    sc_signal< sc_lv<6> > add_ln21_6_reg_1189;
    sc_signal< sc_lv<6> > add_ln21_7_fu_782_p2;
    sc_signal< sc_lv<6> > add_ln21_7_reg_1200;
    sc_signal< sc_lv<32> > tmp_3_3_reg_1211;
    sc_signal< sc_lv<32> > fully_connected_load_9_reg_1221;
    sc_signal< sc_lv<32> > tmp_3_5_reg_1231;
    sc_signal< sc_lv<32> > tmp_3_6_reg_1241;
    sc_signal< sc_lv<10> > add_ln23_19_fu_972_p2;
    sc_signal< sc_lv<10> > add_ln23_19_reg_1251;
    sc_signal< sc_lv<32> > tmp_3_7_reg_1256;
    sc_signal< sc_lv<32> > tmp_3_9_reg_1266;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state14_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<5> > add_ln21_8_fu_981_p2;
    sc_signal< sc_lv<5> > add_ln21_8_reg_1271;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage39;
    sc_signal< bool > ap_block_state42_pp0_stage39_iter0;
    sc_signal< bool > ap_block_pp0_stage39_11001;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<1> > icmp_ln31_fu_987_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state51_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state55_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state59_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > i_fu_993_p2;
    sc_signal< sc_lv<4> > i_reg_1295;
    sc_signal< sc_lv<1> > icmp_ln37_fu_1004_p2;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_1305_pp2_iter13_reg;
    sc_signal< sc_lv<4> > j_fu_1010_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<64> > zext_ln39_fu_1016_p1;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_1314_pp2_iter13_reg;
    sc_signal< sc_lv<32> > grp_fu_407_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_1324;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage39_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state51;
    sc_signal< bool > ap_block_state54_pp1_stage3_iter0;
    sc_signal< bool > ap_block_state58_pp1_stage3_iter1;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state62;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter14;
    sc_signal< sc_lv<4> > dense_array_address0;
    sc_signal< sc_logic > dense_array_ce0;
    sc_signal< sc_logic > dense_array_we0;
    sc_signal< sc_lv<4> > d_0_reg_324;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_0_phi_fu_339_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_0_0_phi_fu_351_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i_0_phi_fu_375_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln23_13_fu_537_p1;
    sc_signal< sc_lv<64> > zext_ln23_1_fu_497_p1;
    sc_signal< sc_lv<64> > zext_ln23_2_fu_548_p1;
    sc_signal< sc_lv<64> > zext_ln23_16_fu_590_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln23_3_fu_601_p1;
    sc_signal< sc_lv<64> > zext_ln23_4_fu_647_p1;
    sc_signal< sc_lv<64> > zext_ln23_19_fu_652_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln23_5_fu_661_p1;
    sc_signal< sc_lv<64> > zext_ln23_6_fu_671_p1;
    sc_signal< sc_lv<64> > zext_ln23_22_fu_709_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln23_7_fu_719_p1;
    sc_signal< sc_lv<64> > zext_ln23_8_fu_729_p1;
    sc_signal< sc_lv<64> > zext_ln23_25_fu_767_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln23_9_fu_777_p1;
    sc_signal< sc_lv<64> > zext_ln23_10_fu_787_p1;
    sc_signal< sc_lv<64> > zext_ln23_28_fu_825_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln23_31_fu_863_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > zext_ln23_34_fu_901_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > zext_ln23_37_fu_939_p1;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > zext_ln23_40_fu_977_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<64> > zext_ln33_fu_999_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<32> > grp_fu_393_p0;
    sc_signal< sc_lv<32> > grp_fu_393_p1;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage23;
    sc_signal< bool > ap_block_pp0_stage23;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage27;
    sc_signal< bool > ap_block_pp0_stage27;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage31;
    sc_signal< bool > ap_block_pp0_stage31;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage35;
    sc_signal< bool > ap_block_pp0_stage35;
    sc_signal< bool > ap_block_pp0_stage39;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_lv<32> > grp_fu_401_p1;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<8> > tmp_8_fu_502_p3;
    sc_signal< sc_lv<6> > tmp_9_fu_514_p3;
    sc_signal< sc_lv<9> > zext_ln23_12_fu_522_p1;
    sc_signal< sc_lv<9> > zext_ln23_11_fu_510_p1;
    sc_signal< sc_lv<9> > add_ln23_fu_526_p2;
    sc_signal< sc_lv<9> > add_ln23_1_fu_532_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_557_p3;
    sc_signal< sc_lv<6> > tmp_11_fu_568_p3;
    sc_signal< sc_lv<9> > zext_ln23_15_fu_575_p1;
    sc_signal< sc_lv<9> > zext_ln23_14_fu_564_p1;
    sc_signal< sc_lv<9> > add_ln23_2_fu_579_p2;
    sc_signal< sc_lv<9> > add_ln23_3_fu_585_p2;
    sc_signal< sc_lv<5> > add_ln21_fu_595_p2;
    sc_signal< sc_lv<8> > tmp_12_fu_606_p3;
    sc_signal< sc_lv<6> > tmp_13_fu_618_p3;
    sc_signal< sc_lv<9> > zext_ln23_18_fu_626_p1;
    sc_signal< sc_lv<9> > zext_ln23_17_fu_614_p1;
    sc_signal< sc_lv<9> > add_ln23_4_fu_630_p2;
    sc_signal< sc_lv<9> > tmp_14_fu_676_p3;
    sc_signal< sc_lv<7> > tmp_15_fu_687_p3;
    sc_signal< sc_lv<10> > zext_ln23_21_fu_694_p1;
    sc_signal< sc_lv<10> > zext_ln23_20_fu_683_p1;
    sc_signal< sc_lv<10> > add_ln23_6_fu_698_p2;
    sc_signal< sc_lv<10> > add_ln23_7_fu_704_p2;
    sc_signal< sc_lv<9> > tmp_16_fu_734_p3;
    sc_signal< sc_lv<7> > tmp_17_fu_745_p3;
    sc_signal< sc_lv<10> > zext_ln23_24_fu_752_p1;
    sc_signal< sc_lv<10> > zext_ln23_23_fu_741_p1;
    sc_signal< sc_lv<10> > add_ln23_8_fu_756_p2;
    sc_signal< sc_lv<10> > add_ln23_9_fu_762_p2;
    sc_signal< sc_lv<9> > tmp_18_fu_792_p3;
    sc_signal< sc_lv<7> > tmp_19_fu_803_p3;
    sc_signal< sc_lv<10> > zext_ln23_27_fu_810_p1;
    sc_signal< sc_lv<10> > zext_ln23_26_fu_799_p1;
    sc_signal< sc_lv<10> > add_ln23_10_fu_814_p2;
    sc_signal< sc_lv<10> > add_ln23_11_fu_820_p2;
    sc_signal< sc_lv<9> > tmp_20_fu_830_p3;
    sc_signal< sc_lv<7> > tmp_21_fu_841_p3;
    sc_signal< sc_lv<10> > zext_ln23_30_fu_848_p1;
    sc_signal< sc_lv<10> > zext_ln23_29_fu_837_p1;
    sc_signal< sc_lv<10> > add_ln23_12_fu_852_p2;
    sc_signal< sc_lv<10> > add_ln23_13_fu_858_p2;
    sc_signal< sc_lv<9> > tmp_22_fu_868_p3;
    sc_signal< sc_lv<7> > tmp_23_fu_879_p3;
    sc_signal< sc_lv<10> > zext_ln23_33_fu_886_p1;
    sc_signal< sc_lv<10> > zext_ln23_32_fu_875_p1;
    sc_signal< sc_lv<10> > add_ln23_14_fu_890_p2;
    sc_signal< sc_lv<10> > add_ln23_15_fu_896_p2;
    sc_signal< sc_lv<9> > tmp_24_fu_906_p3;
    sc_signal< sc_lv<7> > tmp_25_fu_917_p3;
    sc_signal< sc_lv<10> > zext_ln23_36_fu_924_p1;
    sc_signal< sc_lv<10> > zext_ln23_35_fu_913_p1;
    sc_signal< sc_lv<10> > add_ln23_16_fu_928_p2;
    sc_signal< sc_lv<10> > add_ln23_17_fu_934_p2;
    sc_signal< sc_lv<9> > tmp_26_fu_944_p3;
    sc_signal< sc_lv<7> > tmp_27_fu_955_p3;
    sc_signal< sc_lv<10> > zext_ln23_39_fu_962_p1;
    sc_signal< sc_lv<10> > zext_ln23_38_fu_951_p1;
    sc_signal< sc_lv<10> > add_ln23_18_fu_966_p2;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_lv<54> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_state15_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< bool > ap_block_state16_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_state18_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< bool > ap_block_state19_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< bool > ap_block_state20_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_state22_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_pp0_stage19_11001;
    sc_signal< bool > ap_block_state23_pp0_stage20_iter0;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_pp0_stage20_11001;
    sc_signal< bool > ap_block_state24_pp0_stage21_iter0;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_pp0_stage21_11001;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< bool > ap_block_state26_pp0_stage23_iter0;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< bool > ap_block_pp0_stage23_11001;
    sc_signal< bool > ap_block_state27_pp0_stage24_iter0;
    sc_signal< bool > ap_block_pp0_stage24_subdone;
    sc_signal< bool > ap_block_pp0_stage24_11001;
    sc_signal< bool > ap_block_state28_pp0_stage25_iter0;
    sc_signal< bool > ap_block_pp0_stage25_subdone;
    sc_signal< bool > ap_block_pp0_stage25_11001;
    sc_signal< bool > ap_block_pp0_stage26_subdone;
    sc_signal< bool > ap_block_state30_pp0_stage27_iter0;
    sc_signal< bool > ap_block_pp0_stage27_subdone;
    sc_signal< bool > ap_block_pp0_stage27_11001;
    sc_signal< bool > ap_block_state31_pp0_stage28_iter0;
    sc_signal< bool > ap_block_pp0_stage28_subdone;
    sc_signal< bool > ap_block_pp0_stage28_11001;
    sc_signal< bool > ap_block_state32_pp0_stage29_iter0;
    sc_signal< bool > ap_block_pp0_stage29_subdone;
    sc_signal< bool > ap_block_pp0_stage29_11001;
    sc_signal< bool > ap_block_pp0_stage30_subdone;
    sc_signal< bool > ap_block_state34_pp0_stage31_iter0;
    sc_signal< bool > ap_block_pp0_stage31_subdone;
    sc_signal< bool > ap_block_pp0_stage31_11001;
    sc_signal< bool > ap_block_state35_pp0_stage32_iter0;
    sc_signal< bool > ap_block_pp0_stage32_subdone;
    sc_signal< bool > ap_block_pp0_stage32_11001;
    sc_signal< bool > ap_block_state36_pp0_stage33_iter0;
    sc_signal< bool > ap_block_pp0_stage33_subdone;
    sc_signal< bool > ap_block_pp0_stage33_11001;
    sc_signal< bool > ap_block_pp0_stage34_subdone;
    sc_signal< bool > ap_block_state38_pp0_stage35_iter0;
    sc_signal< bool > ap_block_pp0_stage35_subdone;
    sc_signal< bool > ap_block_pp0_stage35_11001;
    sc_signal< bool > ap_block_state39_pp0_stage36_iter0;
    sc_signal< bool > ap_block_pp0_stage36_subdone;
    sc_signal< bool > ap_block_pp0_stage36_11001;
    sc_signal< bool > ap_block_state40_pp0_stage37_iter0;
    sc_signal< bool > ap_block_pp0_stage37_subdone;
    sc_signal< bool > ap_block_pp0_stage37_11001;
    sc_signal< bool > ap_block_pp0_stage38_subdone;
    sc_signal< bool > ap_block_state53_pp1_stage2_iter0;
    sc_signal< bool > ap_block_state57_pp1_stage2_iter1;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<54> ap_ST_fsm_state1;
    static const sc_lv<54> ap_ST_fsm_state2;
    static const sc_lv<54> ap_ST_fsm_pp0_stage0;
    static const sc_lv<54> ap_ST_fsm_pp0_stage1;
    static const sc_lv<54> ap_ST_fsm_pp0_stage2;
    static const sc_lv<54> ap_ST_fsm_pp0_stage3;
    static const sc_lv<54> ap_ST_fsm_pp0_stage4;
    static const sc_lv<54> ap_ST_fsm_pp0_stage5;
    static const sc_lv<54> ap_ST_fsm_pp0_stage6;
    static const sc_lv<54> ap_ST_fsm_pp0_stage7;
    static const sc_lv<54> ap_ST_fsm_pp0_stage8;
    static const sc_lv<54> ap_ST_fsm_pp0_stage9;
    static const sc_lv<54> ap_ST_fsm_pp0_stage10;
    static const sc_lv<54> ap_ST_fsm_pp0_stage11;
    static const sc_lv<54> ap_ST_fsm_pp0_stage12;
    static const sc_lv<54> ap_ST_fsm_pp0_stage13;
    static const sc_lv<54> ap_ST_fsm_pp0_stage14;
    static const sc_lv<54> ap_ST_fsm_pp0_stage15;
    static const sc_lv<54> ap_ST_fsm_pp0_stage16;
    static const sc_lv<54> ap_ST_fsm_pp0_stage17;
    static const sc_lv<54> ap_ST_fsm_pp0_stage18;
    static const sc_lv<54> ap_ST_fsm_pp0_stage19;
    static const sc_lv<54> ap_ST_fsm_pp0_stage20;
    static const sc_lv<54> ap_ST_fsm_pp0_stage21;
    static const sc_lv<54> ap_ST_fsm_pp0_stage22;
    static const sc_lv<54> ap_ST_fsm_pp0_stage23;
    static const sc_lv<54> ap_ST_fsm_pp0_stage24;
    static const sc_lv<54> ap_ST_fsm_pp0_stage25;
    static const sc_lv<54> ap_ST_fsm_pp0_stage26;
    static const sc_lv<54> ap_ST_fsm_pp0_stage27;
    static const sc_lv<54> ap_ST_fsm_pp0_stage28;
    static const sc_lv<54> ap_ST_fsm_pp0_stage29;
    static const sc_lv<54> ap_ST_fsm_pp0_stage30;
    static const sc_lv<54> ap_ST_fsm_pp0_stage31;
    static const sc_lv<54> ap_ST_fsm_pp0_stage32;
    static const sc_lv<54> ap_ST_fsm_pp0_stage33;
    static const sc_lv<54> ap_ST_fsm_pp0_stage34;
    static const sc_lv<54> ap_ST_fsm_pp0_stage35;
    static const sc_lv<54> ap_ST_fsm_pp0_stage36;
    static const sc_lv<54> ap_ST_fsm_pp0_stage37;
    static const sc_lv<54> ap_ST_fsm_pp0_stage38;
    static const sc_lv<54> ap_ST_fsm_pp0_stage39;
    static const sc_lv<54> ap_ST_fsm_state46;
    static const sc_lv<54> ap_ST_fsm_state47;
    static const sc_lv<54> ap_ST_fsm_state48;
    static const sc_lv<54> ap_ST_fsm_state49;
    static const sc_lv<54> ap_ST_fsm_state50;
    static const sc_lv<54> ap_ST_fsm_pp1_stage0;
    static const sc_lv<54> ap_ST_fsm_pp1_stage1;
    static const sc_lv<54> ap_ST_fsm_pp1_stage2;
    static const sc_lv<54> ap_ST_fsm_pp1_stage3;
    static const sc_lv<54> ap_ST_fsm_state61;
    static const sc_lv<54> ap_ST_fsm_pp2_stage0;
    static const sc_lv<54> ap_ST_fsm_state77;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<32> ap_const_lv32_35;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln21_1_fu_641_p2();
    void thread_add_ln21_2_fu_656_p2();
    void thread_add_ln21_3_fu_666_p2();
    void thread_add_ln21_4_fu_714_p2();
    void thread_add_ln21_5_fu_724_p2();
    void thread_add_ln21_6_fu_772_p2();
    void thread_add_ln21_7_fu_782_p2();
    void thread_add_ln21_8_fu_981_p2();
    void thread_add_ln21_fu_595_p2();
    void thread_add_ln23_10_fu_814_p2();
    void thread_add_ln23_11_fu_820_p2();
    void thread_add_ln23_12_fu_852_p2();
    void thread_add_ln23_13_fu_858_p2();
    void thread_add_ln23_14_fu_890_p2();
    void thread_add_ln23_15_fu_896_p2();
    void thread_add_ln23_16_fu_928_p2();
    void thread_add_ln23_17_fu_934_p2();
    void thread_add_ln23_18_fu_966_p2();
    void thread_add_ln23_19_fu_972_p2();
    void thread_add_ln23_1_fu_532_p2();
    void thread_add_ln23_2_fu_579_p2();
    void thread_add_ln23_3_fu_585_p2();
    void thread_add_ln23_4_fu_630_p2();
    void thread_add_ln23_5_fu_636_p2();
    void thread_add_ln23_6_fu_698_p2();
    void thread_add_ln23_7_fu_704_p2();
    void thread_add_ln23_8_fu_756_p2();
    void thread_add_ln23_9_fu_762_p2();
    void thread_add_ln23_fu_526_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage30();
    void thread_ap_CS_fsm_pp0_stage31();
    void thread_ap_CS_fsm_pp0_stage34();
    void thread_ap_CS_fsm_pp0_stage35();
    void thread_ap_CS_fsm_pp0_stage38();
    void thread_ap_CS_fsm_pp0_stage39();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state77();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_11001();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20_11001();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21_11001();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22_11001();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23();
    void thread_ap_block_pp0_stage23_11001();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage24_11001();
    void thread_ap_block_pp0_stage24_subdone();
    void thread_ap_block_pp0_stage25_11001();
    void thread_ap_block_pp0_stage25_subdone();
    void thread_ap_block_pp0_stage26_11001();
    void thread_ap_block_pp0_stage26_subdone();
    void thread_ap_block_pp0_stage27();
    void thread_ap_block_pp0_stage27_11001();
    void thread_ap_block_pp0_stage27_subdone();
    void thread_ap_block_pp0_stage28_11001();
    void thread_ap_block_pp0_stage28_subdone();
    void thread_ap_block_pp0_stage29_11001();
    void thread_ap_block_pp0_stage29_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage30_11001();
    void thread_ap_block_pp0_stage30_subdone();
    void thread_ap_block_pp0_stage31();
    void thread_ap_block_pp0_stage31_11001();
    void thread_ap_block_pp0_stage31_subdone();
    void thread_ap_block_pp0_stage32_11001();
    void thread_ap_block_pp0_stage32_subdone();
    void thread_ap_block_pp0_stage33_11001();
    void thread_ap_block_pp0_stage33_subdone();
    void thread_ap_block_pp0_stage34_11001();
    void thread_ap_block_pp0_stage34_subdone();
    void thread_ap_block_pp0_stage35();
    void thread_ap_block_pp0_stage35_11001();
    void thread_ap_block_pp0_stage35_subdone();
    void thread_ap_block_pp0_stage36_11001();
    void thread_ap_block_pp0_stage36_subdone();
    void thread_ap_block_pp0_stage37_11001();
    void thread_ap_block_pp0_stage37_subdone();
    void thread_ap_block_pp0_stage38_11001();
    void thread_ap_block_pp0_stage38_subdone();
    void thread_ap_block_pp0_stage39();
    void thread_ap_block_pp0_stage39_11001();
    void thread_ap_block_pp0_stage39_subdone();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage9_iter0();
    void thread_ap_block_state13_pp0_stage10_iter0();
    void thread_ap_block_state14_pp0_stage11_iter0();
    void thread_ap_block_state15_pp0_stage12_iter0();
    void thread_ap_block_state16_pp0_stage13_iter0();
    void thread_ap_block_state17_pp0_stage14_iter0();
    void thread_ap_block_state18_pp0_stage15_iter0();
    void thread_ap_block_state19_pp0_stage16_iter0();
    void thread_ap_block_state20_pp0_stage17_iter0();
    void thread_ap_block_state21_pp0_stage18_iter0();
    void thread_ap_block_state22_pp0_stage19_iter0();
    void thread_ap_block_state23_pp0_stage20_iter0();
    void thread_ap_block_state24_pp0_stage21_iter0();
    void thread_ap_block_state25_pp0_stage22_iter0();
    void thread_ap_block_state26_pp0_stage23_iter0();
    void thread_ap_block_state27_pp0_stage24_iter0();
    void thread_ap_block_state28_pp0_stage25_iter0();
    void thread_ap_block_state29_pp0_stage26_iter0();
    void thread_ap_block_state30_pp0_stage27_iter0();
    void thread_ap_block_state31_pp0_stage28_iter0();
    void thread_ap_block_state32_pp0_stage29_iter0();
    void thread_ap_block_state33_pp0_stage30_iter0();
    void thread_ap_block_state34_pp0_stage31_iter0();
    void thread_ap_block_state35_pp0_stage32_iter0();
    void thread_ap_block_state36_pp0_stage33_iter0();
    void thread_ap_block_state37_pp0_stage34_iter0();
    void thread_ap_block_state38_pp0_stage35_iter0();
    void thread_ap_block_state39_pp0_stage36_iter0();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state40_pp0_stage37_iter0();
    void thread_ap_block_state41_pp0_stage38_iter0();
    void thread_ap_block_state42_pp0_stage39_iter0();
    void thread_ap_block_state43_pp0_stage0_iter1();
    void thread_ap_block_state44_pp0_stage1_iter1();
    void thread_ap_block_state45_pp0_stage2_iter1();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state51_pp1_stage0_iter0();
    void thread_ap_block_state52_pp1_stage1_iter0();
    void thread_ap_block_state53_pp1_stage2_iter0();
    void thread_ap_block_state54_pp1_stage3_iter0();
    void thread_ap_block_state55_pp1_stage0_iter1();
    void thread_ap_block_state56_pp1_stage1_iter1();
    void thread_ap_block_state57_pp1_stage2_iter1();
    void thread_ap_block_state58_pp1_stage3_iter1();
    void thread_ap_block_state59_pp1_stage0_iter2();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state60_pp1_stage1_iter2();
    void thread_ap_block_state62_pp2_stage0_iter0();
    void thread_ap_block_state63_pp2_stage0_iter1();
    void thread_ap_block_state64_pp2_stage0_iter2();
    void thread_ap_block_state65_pp2_stage0_iter3();
    void thread_ap_block_state66_pp2_stage0_iter4();
    void thread_ap_block_state67_pp2_stage0_iter5();
    void thread_ap_block_state68_pp2_stage0_iter6();
    void thread_ap_block_state69_pp2_stage0_iter7();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state70_pp2_stage0_iter8();
    void thread_ap_block_state71_pp2_stage0_iter9();
    void thread_ap_block_state72_pp2_stage0_iter10();
    void thread_ap_block_state73_pp2_stage0_iter11();
    void thread_ap_block_state74_pp2_stage0_iter12();
    void thread_ap_block_state75_pp2_stage0_iter13();
    void thread_ap_block_state76_pp2_stage0_iter14();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state51();
    void thread_ap_condition_pp2_exit_iter0_state62();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_f_0_0_phi_fu_339_p4();
    void thread_ap_phi_mux_i_0_phi_fu_375_p4();
    void thread_ap_phi_mux_w_sum_0_0_phi_fu_351_p4();
    void thread_ap_ready();
    void thread_d_fu_473_p2();
    void thread_dense_array_address0();
    void thread_dense_array_ce0();
    void thread_dense_array_we0();
    void thread_dense_out_bias_address0();
    void thread_dense_out_bias_ce0();
    void thread_dense_out_weights_address0();
    void thread_dense_out_weights_ce0();
    void thread_f_0_0_cast1_fu_553_p1();
    void thread_fully_connected_address0();
    void thread_fully_connected_address1();
    void thread_fully_connected_ce0();
    void thread_fully_connected_ce1();
    void thread_grp_fu_393_p0();
    void thread_grp_fu_393_p1();
    void thread_grp_fu_401_p1();
    void thread_i_fu_993_p2();
    void thread_icmp_ln16_fu_467_p2();
    void thread_icmp_ln21_fu_491_p2();
    void thread_icmp_ln31_fu_987_p2();
    void thread_icmp_ln37_fu_1004_p2();
    void thread_j_fu_1010_p2();
    void thread_or_ln21_fu_542_p2();
    void thread_prediction_address0();
    void thread_prediction_ce0();
    void thread_prediction_d0();
    void thread_prediction_we0();
    void thread_tmp_10_fu_557_p3();
    void thread_tmp_11_fu_568_p3();
    void thread_tmp_12_fu_606_p3();
    void thread_tmp_13_fu_618_p3();
    void thread_tmp_14_fu_676_p3();
    void thread_tmp_15_fu_687_p3();
    void thread_tmp_16_fu_734_p3();
    void thread_tmp_17_fu_745_p3();
    void thread_tmp_18_fu_792_p3();
    void thread_tmp_19_fu_803_p3();
    void thread_tmp_20_fu_830_p3();
    void thread_tmp_21_fu_841_p3();
    void thread_tmp_22_fu_868_p3();
    void thread_tmp_23_fu_879_p3();
    void thread_tmp_24_fu_906_p3();
    void thread_tmp_25_fu_917_p3();
    void thread_tmp_26_fu_944_p3();
    void thread_tmp_27_fu_955_p3();
    void thread_tmp_8_fu_502_p3();
    void thread_tmp_9_fu_514_p3();
    void thread_zext_ln21_1_fu_487_p1();
    void thread_zext_ln21_fu_483_p1();
    void thread_zext_ln23_10_fu_787_p1();
    void thread_zext_ln23_11_fu_510_p1();
    void thread_zext_ln23_12_fu_522_p1();
    void thread_zext_ln23_13_fu_537_p1();
    void thread_zext_ln23_14_fu_564_p1();
    void thread_zext_ln23_15_fu_575_p1();
    void thread_zext_ln23_16_fu_590_p1();
    void thread_zext_ln23_17_fu_614_p1();
    void thread_zext_ln23_18_fu_626_p1();
    void thread_zext_ln23_19_fu_652_p1();
    void thread_zext_ln23_1_fu_497_p1();
    void thread_zext_ln23_20_fu_683_p1();
    void thread_zext_ln23_21_fu_694_p1();
    void thread_zext_ln23_22_fu_709_p1();
    void thread_zext_ln23_23_fu_741_p1();
    void thread_zext_ln23_24_fu_752_p1();
    void thread_zext_ln23_25_fu_767_p1();
    void thread_zext_ln23_26_fu_799_p1();
    void thread_zext_ln23_27_fu_810_p1();
    void thread_zext_ln23_28_fu_825_p1();
    void thread_zext_ln23_29_fu_837_p1();
    void thread_zext_ln23_2_fu_548_p1();
    void thread_zext_ln23_30_fu_848_p1();
    void thread_zext_ln23_31_fu_863_p1();
    void thread_zext_ln23_32_fu_875_p1();
    void thread_zext_ln23_33_fu_886_p1();
    void thread_zext_ln23_34_fu_901_p1();
    void thread_zext_ln23_35_fu_913_p1();
    void thread_zext_ln23_36_fu_924_p1();
    void thread_zext_ln23_37_fu_939_p1();
    void thread_zext_ln23_38_fu_951_p1();
    void thread_zext_ln23_39_fu_962_p1();
    void thread_zext_ln23_3_fu_601_p1();
    void thread_zext_ln23_40_fu_977_p1();
    void thread_zext_ln23_4_fu_647_p1();
    void thread_zext_ln23_5_fu_661_p1();
    void thread_zext_ln23_6_fu_671_p1();
    void thread_zext_ln23_7_fu_719_p1();
    void thread_zext_ln23_8_fu_729_p1();
    void thread_zext_ln23_9_fu_777_p1();
    void thread_zext_ln23_fu_479_p1();
    void thread_zext_ln33_fu_999_p1();
    void thread_zext_ln39_fu_1016_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
