User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_capacity/LeakagePower/RRAM/4096KB/4096KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...
Using cell file: ./cell_defs/RRAM.cell
numSolutions = 10755 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Leakage
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4 (2Fx2F)
Cell Aspect Ratio  : 1
Cell Turned-On Resistance : 1Mohm
Cell Turned-Off Resistance: 10Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.4V
Reset Mode: Voltage
  - Reset Voltage: 2V
  - Reset Pulse: 10ns
Set Mode: Voltage
  - Set Voltage: 2V
  - Set Pulse: 10ns
Access Type: None Access Device

=============
CONFIGURATION
=============
Bank Organization: 8 x 4
 - Row Activation   : 1 / 8
 - Column Activation: 4 / 4
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 512 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 64
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 518.117um x 447.527um = 231871um^2
 |--- Mat Area      = 64.7646um x 111.882um = 7245.97um^2   (28.0162%)
 |--- Subarray Area = 32.3823um x 51.568um = 1669.89um^2   (30.3919%)
 - Area Efficiency = 28.0162%
Timing:
 -  Read Latency = 2.15947ns
 |--- H-Tree Latency = 115.955ps
 |--- Mat Latency    = 2.04351ns
    |--- Predecoder Latency = 196.293ps
    |--- Subarray Latency   = 1.84722ns
       |--- Row Decoder Latency = 209.001ps
       |--- Bitline Latency     = 35.8028ps,2.31425e+10s,6.37654e+09s
       |--- Senseamp Latency    = 1.45399ns
       |--- Mux Latency         = 148.427ps
       |--- Precharge Latency   = 1.41026ns
       |--- Read Pulse   = 0ps
 - Write Latency = 20.9135ns
 |--- H-Tree Latency = 57.9773ps
 |--- Mat Latency    = 20.8555ns
    |--- Predecoder Latency = 196.293ps
    |--- Subarray Latency   = 20.6592ns
       |--- Row Decoder Latency = 209.001ps
       |--- Charge Latency      = 497.118ps
 - Read Bandwidth  = 5.24853GB/s
 - Write Bandwidth = 774.473MB/s
Power:
 -  Read Dynamic Energy = 40.2823pJ
 |--- H-Tree Dynamic Energy = 15.7916pJ
 |--- Mat Dynamic Energy    = 6.12269pJ per mat
    |--- Predecoder Dynamic Energy = 0.0466209pJ
    |--- Subarray Dynamic Energy   = 1.51902pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.0449063pJ
       |--- Mux Decoder Dynamic Energy = 0.0681955pJ
       |--- Bitline & Cell Read Energy = 0.00372221pJ
       |--- Senseamp Dynamic Energy    = 1.20291pJ
       |--- Mux Dynamic Energy         = 0.012661pJ
       |--- Precharge Dynamic Energy   = 0.185908pJ
 - Write Dynamic Energy = 549.868pJ
 |--- H-Tree Dynamic Energy = 15.7916pJ
 |--- Mat Dynamic Energy    = 133.519pJ per mat
    |--- Predecoder Dynamic Energy = 0.0466209pJ
    |--- Subarray Dynamic Energy   = 33.3681pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.0449063pJ
       |--- Mux Decoder Dynamic Energy = 0.0681955pJ
       |--- Mux Dynamic Energy         = 0.012661pJ
 - Leakage Power = 191.67uW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 5.98967uW per mat

Finished!
