# Day 1 â€“ Verilog Simulation and Synthesis

## ğŸ“Œ Tasks
1. Simulate a Verilog design using **Icarus Verilog (iverilog)**  
2. View output waveforms using **GTKWave**  
3. Synthesize the design with **Yosys**

---

## ğŸ”¹ Steps

### 1. Simulation with Icarus Verilog and waveform through GTKWave
```bash
# Compile Verilog source and testbench
iverilog verilog_files/good_mux.v verilog_files/tb_good_mux.v

# Run the simulation (creates tb_good_mux.vcd if $dumpfile is present in testbench)
./a.out
```
![cmd1](cmd1.png)
---
```bash
# Open waveform in GTKWave
gtkwave tb_good_mux.vcd
```
![op](mux_waveform.png)
---
### 2. Yosys Synthesis

```bash
# Open Yosys
yosys

# Load the Sky130 PDK standard cell library
yosys> read_liberty -lib lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```
![cmd3](cmd3.png)
---
```bash

# Read the Verilog design file
yosys> read_verilog verilog_files/good_mux.v
```
![cmd3](cmd4.png)
---
```bash

# Synthesize the design (set top module as good_mux)
yosys> synth -top good_mux

# Map the design to Sky130 standard cells
yosys> abc -liberty lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Write synthesized gate-level netlist to file
yosys> write_verilog -noattr synth_good_mux.v

# View schematic diagram
yosys> show
```

---

## ğŸ“ Notes
- `read_liberty` loads the **cell library** (timing + gate info).  
- `synth` performs **RTL â†’ gate-level synthesis**.  
- `abc` maps the design to **Sky130 standard cells**.  
- `show` generates a **schematic diagram** inside Yosys.  

---

## ğŸ¯ Summary
- âœ… **Icarus Verilog + GTKWave** â†’ for functional simulation & waveform analysis.  
- âœ… **Yosys** â†’ for synthesis and mapping to **Sky130 PDK**.  

---


