
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040027                       # Number of seconds simulated
sim_ticks                                 40026542000                       # Number of ticks simulated
final_tick                                40026542000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117066                       # Simulator instruction rate (inst/s)
host_op_rate                                   118931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15072443                       # Simulator tick rate (ticks/s)
host_mem_usage                                 886116                       # Number of bytes of host memory used
host_seconds                                  2655.61                       # Real time elapsed on the host
sim_insts                                   310880995                       # Number of instructions simulated
sim_ops                                     315835704                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu00.inst           20608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu00.data           18944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.inst            3840                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.data          157248                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.inst            3648                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.data          156096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.inst            3904                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.data          158144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.inst            1600                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.data          165568                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.inst            1600                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.data          128320                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.inst             960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.data          128512                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.inst            2432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.data          117760                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.inst             192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.data          112192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.inst            1536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.data          122432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.data          119936                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.inst             512                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.data          127040                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.inst             384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.data          141056                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.inst             384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.data          117632                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.inst             256                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.data          132800                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.data          120768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.data          118784                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2188736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu00.inst        20608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu01.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu02.inst         3648                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu03.inst         3904                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu04.inst         1600                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu05.inst         1600                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu06.inst          960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu07.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu08.inst          192                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu09.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu10.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu11.inst          512                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu12.inst          384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu13.inst          384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu14.inst          256                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu15.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu16.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           45504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        51328                       # Number of bytes written to this memory
system.physmem.bytes_written::total             51328                       # Number of bytes written to this memory
system.physmem.num_reads::cpu00.inst              322                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu00.data              296                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.inst               60                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.data             2457                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.inst               57                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.data             2439                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.inst               61                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.data             2471                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.inst               25                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.data             2587                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.inst               25                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.data             2005                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.inst               15                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.data             2008                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.inst               38                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.data             1840                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.inst                3                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.data             1753                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.inst               24                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.data             1913                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.data             1874                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.inst                8                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.data             1985                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.inst                6                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.data             2204                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.inst                6                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.data             1838                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.inst                4                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.data             2075                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.data             1887                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.data             1856                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34199                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             802                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  802                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu00.inst             514858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu00.data             473286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.inst              95936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.data            3928593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.inst              91140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.data            3899812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.inst              97535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.data            3950978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.inst              39973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.data            4136455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.inst              39973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.data            3205873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.inst              23984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.data            3210670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.inst              60760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.data            2942048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.inst               4797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.data            2802940                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.inst              38375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.data            3058770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.inst              30380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.data            2996412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.inst              12792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.data            3173894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.inst               9594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.data            3524062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.inst               9594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.data            2938850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.inst               6396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.data            3317798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.inst              30380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.data            3017198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.inst              30380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.data            2967631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54682116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu00.inst        514858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu01.inst         95936                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu02.inst         91140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu03.inst         97535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu04.inst         39973                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu05.inst         39973                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu06.inst         23984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu07.inst         60760                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu08.inst          4797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu09.inst         38375                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu10.inst         30380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu11.inst         12792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu12.inst          9594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu13.inst          9594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu14.inst          6396                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu15.inst         30380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu16.inst         30380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1136846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1282349                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1282349                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1282349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.inst            514858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.data            473286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.inst             95936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.data           3928593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.inst             91140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.data           3899812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.inst             97535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.data           3950978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.inst             39973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.data           4136455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.inst             39973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.data           3205873                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.inst             23984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.data           3210670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.inst             60760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.data           2942048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.inst              4797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.data           2802940                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.inst             38375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.data           3058770                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.inst             30380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.data           2996412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.inst             12792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.data           3173894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.inst              9594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.data           3524062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.inst              9594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.data           2938850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.inst              6396                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.data           3317798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.inst             30380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.data           3017198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.inst             30380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.data           2967631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               55964465                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              20001865                       # Number of BP lookups
system.cpu00.branchPred.condPredicted        20000653                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             714                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           19999528                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits              19999111                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           99.997915                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   459                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               51                       # Number of incorrect RAS predictions.
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls             506407                       # Number of system calls
system.cpu00.numCycles                       40026543                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles             8187                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                    100011277                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  20001865                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         19999570                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    40009909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  1690                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles          167                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    2475                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 249                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         40019108                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.499225                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           0.502025                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  13283      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    770      0.00%      0.04% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               19999175     49.97%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               20005880     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           40019108                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.499715                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.498624                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                   7755                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles                6405                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                40003555                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 727                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  666                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                445                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 193                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts            100012927                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                 437                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  666                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                   8488                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                   585                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         3463                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                40003457                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                2449                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts            100011702                       # Number of instructions processed by rename
system.cpu00.rename.SQFullEvents                 2331                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands         100013301                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           460058617                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups      100017747                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              16                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps           100004319                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                   8953                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts               71                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    1202                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           39999226                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores          20002391                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads        19997939                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       19997896                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                100009525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded                91                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued               100007234                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             382                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          6034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        14780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     40019108                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.498987                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.708669                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             14671      0.04%      0.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           5002652     12.50%     12.54% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2          10000773     24.99%     37.53% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          25001012     62.47%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      40019108                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            40006362     40.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                  8      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           39998794     40.00%     80.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite          20002067     20.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            100007234                       # Type of FU issued
system.cpu00.iq.rate                         2.498523                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        240033923                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes       100015726                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses    100006031                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                32                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               16                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses            100007218                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    16                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads       19998133                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         1600                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          643                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  666                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   460                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 128                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts         100009635                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             400                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            39999226                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts           20002391                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts               67                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                   4                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           71                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          490                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                561                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts           100006484                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            39998594                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             747                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          19                       # number of nop insts executed
system.cpu00.iew.exec_refs                   60000507                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               20000160                       # Number of branches executed
system.cpu00.iew.exec_stores                 20001913                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.498504                       # Inst execution rate
system.cpu00.iew.wb_sent                    100006174                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                   100006047                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                60001053                       # num instructions producing a value
system.cpu00.iew.wb_consumers                60011773                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     2.498493                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.999821                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          6053                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             535                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     40018001                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.498964                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.581590                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        15815      0.04%      0.04% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     20000575     49.98%     50.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         1289      0.00%     50.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      5001310     12.50%     62.52% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      9999153     24.99%     87.51% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      4999566     12.49%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          101      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          107      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8           85      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     40018001                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts          100000000                       # Number of instructions committed
system.cpu00.commit.committedOps            100003560                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                     59999362                       # Number of memory references committed
system.cpu00.commit.loads                    39997618                       # Number of loads committed
system.cpu00.commit.membars                        24                       # Number of memory barriers committed
system.cpu00.commit.branches                 19999714                       # Number of branches committed
system.cpu00.commit.fp_insts                       16                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                80004273                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                174                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       40004187     40.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult             8      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      39997618     40.00%     80.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite     20001744     20.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       100003560                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                  85                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                  140027008                       # The number of ROB reads
system.cpu00.rob.rob_writes                 200020360                       # The number of ROB writes
system.cpu00.timesIdled                           219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                          7435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                 100000000                       # Number of Instructions Simulated
system.cpu00.committedOps                   100003560                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.400265                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.400265                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.498342                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.498342                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads              100009885                       # number of integer regfile reads
system.cpu00.int_regfile_writes              40005300                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2576                       # number of floating regfile reads
system.cpu00.cc_regfile_reads               420014022                       # number of cc regfile reads
system.cpu00.cc_regfile_writes               60001722                       # number of cc regfile writes
system.cpu00.misc_regfile_reads              62343425                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                   50                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              41                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         128.579823                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          39998799                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             167                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        239513.766467                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   128.579823                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.251132                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.251132                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        80004307                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       80004307                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     20000103                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      20000103                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data     19999175                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     19999175                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           20                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           23                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     39999278                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       39999278                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     39999278                       # number of overall hits
system.cpu00.dcache.overall_hits::total      39999278                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          166                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          166                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         2501                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2501                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            3                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2667                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2667                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2667                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2667                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data      7917990                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total      7917990                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    123456500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    123456500                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    131374490                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    131374490                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    131374490                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    131374490                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     20000269                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     20000269                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data     20001676                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     20001676                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     40001945                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     40001945                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     40001945                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     40001945                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.000008                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.000125                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.000067                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.000067                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 47698.734940                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 47698.734940                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 49362.854858                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 49362.854858                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 49259.276340                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 49259.276340                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 49259.276340                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 49259.276340                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           24                       # number of writebacks
system.cpu00.dcache.writebacks::total              24                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           54                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2286                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2286                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         2340                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         2340                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         2340                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         2340                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          112                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          215                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          215                       # number of WriteReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          327                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          327                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      5271506                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      5271506                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     11909000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     11909000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     17180506                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     17180506                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     17180506                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     17180506                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.000008                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.000008                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 47067.017857                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 47067.017857                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 55390.697674                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 55390.697674                       # average WriteReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 52539.773700                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 52539.773700                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 52539.773700                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 52539.773700                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              53                       # number of replacements
system.cpu00.icache.tags.tagsinuse         288.918000                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              2071                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             342                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            6.055556                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   288.918000                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.564293                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.564293                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          289                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.564453                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses            5292                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses           5292                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         2071                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          2071                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         2071                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           2071                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         2071                       # number of overall hits
system.cpu00.icache.overall_hits::total          2071                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          404                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          404                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          404                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          404                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          404                       # number of overall misses
system.cpu00.icache.overall_misses::total          404                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     21193998                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     21193998                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     21193998                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     21193998                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     21193998                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     21193998                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         2475                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         2475                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         2475                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         2475                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         2475                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         2475                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.163232                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.163232                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.163232                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.163232                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.163232                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.163232                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 52460.391089                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 52460.391089                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 52460.391089                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 52460.391089                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 52460.391089                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 52460.391089                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst           62                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst           62                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst           62                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          342                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          342                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          342                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     18194502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     18194502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     18194502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     18194502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     18194502                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     18194502                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.138182                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.138182                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.138182                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.138182                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.138182                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.138182                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 53200.298246                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 53200.298246                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 53200.298246                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 53200.298246                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 53200.298246                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 53200.298246                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups               6603318                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         5019263                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect          574363                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            4909669                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits               4365369                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           88.913713                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                590514                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect           172500                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                       40000258                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles          6167540                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     30762989                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                   6603318                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches          4955883                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    33219813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles               1219792                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          469                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                 5752689                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes              106787                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         39997719                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.798649                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.232383                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               27368484     68.43%     68.43% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                1157041      2.89%     71.32% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                3629482      9.07%     80.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                7842712     19.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           39997719                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.165082                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.769070                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                5766113                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            25473131                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                 7236240                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              912909                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles               609326                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved             430607                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 661                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             21005037                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1437                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles               609326                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                6571073                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                341483                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles     24623205                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                 7339580                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles              513052                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             19305460                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 7647                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  165                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          23064859                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            88861425                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       20970042                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps            16609641                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                6455218                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts           739450                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts       738796                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 2335564                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            4645958                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           2281357                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads         1527713                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          52108                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 17165205                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded            939699                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                16473482                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued           23158                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       3867139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined      7694326                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved       252282                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     39997719                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.411861                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.777539                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          29657515     74.15%     74.15% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           5319955     13.30%     87.45% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           3907220      9.77%     97.22% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3           1113029      2.78%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      39997719                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            10031992     60.90%     60.90% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult               4335      0.03%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.92% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            4361437     26.48%     87.40% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           2075718     12.60%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             16473482                       # Type of FU issued
system.cpu01.iq.rate                         0.411834                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         72967841                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes        21974591                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses     15775905                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses             16473482                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads        1289790                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       800170                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation         4600                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       266201                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads        14770                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles               609326                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                247547                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              380464                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          18104925                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts          299045                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             4645958                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            2281357                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts           727784                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 2658                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                  57                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents         4600                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect       445137                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect       147353                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts             592490                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            16083844                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             4316960                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts          389638                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                          21                       # number of nop insts executed
system.cpu01.iew.exec_refs                    6378064                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                3524159                       # Number of branches executed
system.cpu01.iew.exec_stores                  2061104                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.402094                       # Inst execution rate
system.cpu01.iew.wb_sent                     15831190                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    15775905                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 8232862                       # num instructions producing a value
system.cpu01.iew.wb_consumers                10509935                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.394395                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.783341                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts       3867290                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls        687417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts          573793                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     39205206                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.363160                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     0.897648                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     30715257     78.34%     78.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      5833608     14.88%     93.22% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       697460      1.78%     95.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      1503758      3.84%     98.84% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       166665      0.43%     99.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        65695      0.17%     99.43% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       113543      0.29%     99.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        52191      0.13%     99.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        57029      0.15%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     39205206                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           13900505                       # Number of instructions committed
system.cpu01.commit.committedOps             14237764                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      5860944                       # Number of memory references committed
system.cpu01.commit.loads                     3845788                       # Number of loads committed
system.cpu01.commit.membars                    154325                       # Number of memory barriers committed
system.cpu01.commit.branches                  3163553                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                11353222                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              57653                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        8372553     58.81%     58.81% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult          4267      0.03%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.84% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       3845788     27.01%     85.85% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      2015156     14.15%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        14237764                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               57029                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   56807862                       # The number of ROB reads
system.cpu01.rob.rob_writes                  37020765                       # The number of ROB writes
system.cpu01.timesIdled                           231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          2539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      26284                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  13900505                       # Number of Instructions Simulated
system.cpu01.committedOps                    14237764                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.877612                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.877612                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.347510                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.347510                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               16723648                       # number of integer regfile reads
system.cpu01.int_regfile_writes               7973687                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                61796124                       # number of cc regfile reads
system.cpu01.cc_regfile_writes               10318744                       # number of cc regfile writes
system.cpu01.misc_regfile_reads              10321599                       # number of misc regfile reads
system.cpu01.misc_regfile_writes              2063999                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           15069                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         484.960554                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           3724146                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           15577                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          239.079797                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   484.960554                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.947189                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.947189                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        10017435                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       10017435                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      1956231                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1956231                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      1462911                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      1462911                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data       141932                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       141932                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data         1527                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1527                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      3419142                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        3419142                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      3419142                       # number of overall hits
system.cpu01.dcache.overall_hits::total       3419142                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       396105                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       396105                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        52607                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        52607                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data       519156                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total       519156                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data       110527                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total       110527                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       448712                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       448712                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       448712                       # number of overall misses
system.cpu01.dcache.overall_misses::total       448712                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   9392674310                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   9392674310                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   1929605452                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   1929605452                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data  13712798340                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total  13712798340                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data    727086829                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total    727086829                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data   1463831378                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total   1463831378                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  11322279762                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  11322279762                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  11322279762                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  11322279762                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      2352336                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      2352336                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      1515518                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      1515518                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data       661088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       661088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data       112054                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       112054                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      3867854                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      3867854                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      3867854                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      3867854                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.168388                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.168388                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.034712                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.034712                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.785305                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.785305                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.986373                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.986373                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.116011                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.116011                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.116011                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.116011                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 23712.587092                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 23712.587092                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 36679.632977                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 36679.632977                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 26413.637404                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 26413.637404                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  6578.363920                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  6578.363920                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 25232.843699                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 25232.843699                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 25232.843699                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 25232.843699                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    18.200000                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    18.300000                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          760                       # number of writebacks
system.cpu01.dcache.writebacks::total             760                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       171244                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       171244                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data        27517                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total        27517                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data        81562                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total        81562                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       198761                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       198761                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       198761                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       198761                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       224861                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       224861                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        25090                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        25090                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data       437594                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total       437594                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data       110527                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total       110527                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       249951                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       249951                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       249951                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       249951                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   4232157325                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   4232157325                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   1157373534                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   1157373534                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data  10146136784                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total  10146136784                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data    604103671                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total    604103671                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data   1258335122                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total   1258335122                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   5389530859                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   5389530859                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   5389530859                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   5389530859                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.095591                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.095591                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.016555                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.016555                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.661930                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.661930                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.986373                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.986373                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.064623                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.064623                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.064623                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.064623                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 18821.215440                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 18821.215440                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 46128.877401                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 46128.877401                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 23186.188074                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23186.188074                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  5465.666045                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  5465.666045                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 21562.349657                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 21562.349657                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 21562.349657                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 21562.349657                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            1485                       # number of replacements
system.cpu01.icache.tags.tagsinuse         366.888468                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           5750695                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1857                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         3096.766290                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   366.888468                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.716579                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.716579                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        11507235                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       11507235                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      5750695                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       5750695                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      5750695                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        5750695                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      5750695                       # number of overall hits
system.cpu01.icache.overall_hits::total       5750695                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1994                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1994                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1994                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1994                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1994                       # number of overall misses
system.cpu01.icache.overall_misses::total         1994                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     35043852                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     35043852                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     35043852                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     35043852                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     35043852                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     35043852                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst      5752689                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      5752689                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      5752689                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      5752689                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      5752689                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      5752689                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000347                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000347                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 17574.649950                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 17574.649950                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 17574.649950                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 17574.649950                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 17574.649950                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 17574.649950                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          137                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          137                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          137                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1857                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1857                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1857                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1857                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1857                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1857                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     28032634                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     28032634                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     28032634                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     28032634                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     28032634                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     28032634                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000323                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000323                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000323                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000323                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 15095.656435                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 15095.656435                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 15095.656435                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 15095.656435                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 15095.656435                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 15095.656435                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               6263020                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         4711142                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect          551114                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            4582357                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits               4193216                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           91.507842                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                605215                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect           166303                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                       40000065                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles          5753145                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     28756690                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   6263020                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches          4798431                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    33665452                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles               1154914                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          621                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                 5361750                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes              100395                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         39996676                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.748589                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.208155                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               28156262     70.40%     70.40% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                1065687      2.66%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                3448800      8.62%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                7325927     18.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           39996676                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.156575                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.718916                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                5339997                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            26482282                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                 6628108                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              969365                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles               576924                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved             414164                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 663                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             19622969                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1334                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles               576924                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                6137793                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                320705                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles     25617023                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                 6796086                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles              548145                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             17981030                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 7043                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  157                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          21740174                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            82945773                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       19613077                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps            15530510                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                6209656                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts           768292                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts       767909                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 2394503                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            4285645                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           2127607                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads         1378050                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          45484                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 15904696                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded            964851                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                15332256                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued           20356                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       3709264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined      7121836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved       252938                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     39996676                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.383338                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.750119                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          30214225     75.54%     75.54% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           5208077     13.02%     88.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           3598943      9.00%     97.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            975431      2.44%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      39996676                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             9392785     61.26%     61.26% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               3430      0.02%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            4013612     26.18%     87.46% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           1922429     12.54%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             15332256                       # Type of FU issued
system.cpu02.iq.rate                         0.383306                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         70681543                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes        20581603                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses     14679192                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses             15332256                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads        1149804                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       763707                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation         5032                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       256753                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads        12671                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles               576924                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                234272                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              388538                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          16869569                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts          292002                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             4285645                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            2127607                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts           757965                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 2310                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents         5032                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect       426586                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect       142052                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts             568638                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            14952375                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             3970288                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts          379880                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                          22                       # number of nop insts executed
system.cpu02.iew.exec_refs                    5882233                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                3327945                       # Number of branches executed
system.cpu02.iew.exec_stores                  1911945                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.373809                       # Inst execution rate
system.cpu02.iew.wb_sent                     14720868                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    14679192                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 7580048                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 9578882                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.366979                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.791329                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts       3709490                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls        711913                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts          550581                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     39240476                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.335375                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     0.852482                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     31186600     79.48%     79.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      5667975     14.44%     93.92% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       646298      1.65%     95.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      1333937      3.40%     98.97% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       155086      0.40%     99.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        59375      0.15%     99.51% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       101839      0.26%     99.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        45284      0.12%     99.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        44082      0.11%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     39240476                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           12889813                       # Number of instructions committed
system.cpu02.commit.committedOps             13160279                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      5392791                       # Number of memory references committed
system.cpu02.commit.loads                     3521937                       # Number of loads committed
system.cpu02.commit.membars                    151152                       # Number of memory barriers committed
system.cpu02.commit.branches                  2959127                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                10453181                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              46709                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        7764134     59.00%     59.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          3354      0.03%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.02% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       3521937     26.76%     85.78% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      1870854     14.22%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        13160279                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               44082                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   55742437                       # The number of ROB reads
system.cpu02.rob.rob_writes                  34513830                       # The number of ROB writes
system.cpu02.timesIdled                           262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          3389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      26477                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  12889813                       # Number of Instructions Simulated
system.cpu02.committedOps                    13160279                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             3.103231                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       3.103231                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.322245                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.322245                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               15535575                       # number of integer regfile reads
system.cpu02.int_regfile_writes               7415407                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                57536871                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                9766073                       # number of cc regfile writes
system.cpu02.misc_regfile_reads               9835523                       # number of misc regfile reads
system.cpu02.misc_regfile_writes              2226033                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           12315                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         469.661108                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           3331536                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           12808                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          260.113679                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   469.661108                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.917307                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.917307                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         9318949                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        9318949                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      1734508                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1734508                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      1293753                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      1293753                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data       137144                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       137144                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data         1714                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      3028261                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        3028261                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      3028261                       # number of overall hits
system.cpu02.dcache.overall_hits::total       3028261                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       373354                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       373354                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        40491                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        40491                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data       564742                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total       564742                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data       120941                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total       120941                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       413845                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       413845                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       413845                       # number of overall misses
system.cpu02.dcache.overall_misses::total       413845                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   9094853332                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   9094853332                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   1507574244                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   1507574244                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data  14609576911                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total  14609576911                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data    547915950                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total    547915950                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data   1769373412                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total   1769373412                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  10602427576                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  10602427576                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  10602427576                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  10602427576                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      2107862                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      2107862                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      1334244                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      1334244                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data       701886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       701886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data       122655                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       122655                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      3442106                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      3442106                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      3442106                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      3442106                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.177124                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.177124                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.030348                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.030348                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.804606                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.804606                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.986026                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.986026                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.120230                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.120230                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.120230                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.120230                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 24359.865790                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 24359.865790                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 37232.329258                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 37232.329258                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 25869.471212                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 25869.471212                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  4530.440049                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  4530.440049                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 25619.320219                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 25619.320219                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 25619.320219                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 25619.320219                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    20.750000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          542                       # number of writebacks
system.cpu02.dcache.writebacks::total             542                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       163537                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       163537                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        21328                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        21328                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data        82831                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total        82831                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       184865                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       184865                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       184865                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       184865                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       209817                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       209817                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        19163                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        19163                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data       481911                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total       481911                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data       120941                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total       120941                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       228980                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       228980                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       228980                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       228980                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   4092768852                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   4092768852                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data    920739469                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total    920739469                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data  10836700334                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total  10836700334                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data    457871550                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total    457871550                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data   1498843088                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total   1498843088                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   5013508321                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   5013508321                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   5013508321                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   5013508321                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.099540                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.099540                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.014362                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.014362                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.686594                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.686594                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.986026                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.986026                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.066523                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.066523                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.066523                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.066523                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 19506.373897                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 19506.373897                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 48047.772739                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 48047.772739                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 22486.932927                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22486.932927                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  3785.908418                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  3785.908418                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 21894.961660                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 21894.961660                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 21894.961660                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 21894.961660                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            1456                       # number of replacements
system.cpu02.icache.tags.tagsinuse         359.008929                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           5359788                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1820                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         2944.938462                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   359.008929                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.701189                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.701189                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        10725321                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       10725321                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      5359788                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       5359788                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      5359788                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        5359788                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      5359788                       # number of overall hits
system.cpu02.icache.overall_hits::total       5359788                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1962                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1962                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1962                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1962                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1962                       # number of overall misses
system.cpu02.icache.overall_misses::total         1962                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     36538255                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     36538255                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     36538255                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     36538255                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     36538255                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     36538255                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst      5361750                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      5361750                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      5361750                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      5361750                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      5361750                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      5361750                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000366                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000366                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000366                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000366                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000366                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000366                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 18622.963812                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 18622.963812                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 18622.963812                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 18622.963812                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 18622.963812                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 18622.963812                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          141                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          141                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          141                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1821                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1821                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1821                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1821                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1821                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1821                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     29264703                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     29264703                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     29264703                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     29264703                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     29264703                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     29264703                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000340                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000340                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000340                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000340                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 16070.677100                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 16070.677100                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 16070.677100                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 16070.677100                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 16070.677100                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 16070.677100                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               5979803                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         4238835                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect          613747                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            4100562                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits               3656347                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           89.166973                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                688430                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect           185357                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                       39999835                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles          4450351                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     26890129                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   5979803                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          4344777                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    34904133                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles               1283724                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          456                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 4013572                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes              111320                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples         39996803                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.706179                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.191228                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               28850062     72.13%     72.13% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                1179184      2.95%     75.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                2836954      7.09%     82.17% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                7130603     17.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           39996803                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.149496                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.672256                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                3969266                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            28914626                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                 5411044                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles             1060561                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles               641306                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved             467533                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 646                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             16859739                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1427                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles               641306                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                4851494                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                349328                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles     27971026                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                 5585973                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles              597676                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             15046634                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 6919                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                   19                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  173                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          19263418                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            68428544                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       15842977                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps            12295354                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                6968063                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts           840451                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts       840006                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 2631223                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            2778262                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           1366909                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          535272                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          48841                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 12727494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded           1059705                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                12100549                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued           21196                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       4120486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined      7835766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved       279506                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     39996803                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.302538                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.690046                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          32112122     80.29%     80.29% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           4755609     11.89%     92.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           2042276      5.11%     97.28% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3           1086796      2.72%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      39996803                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             8477077     70.06%     70.06% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               3947      0.03%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.09% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            2480326     20.50%     90.59% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           1139199      9.41%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             12100549                       # Type of FU issued
system.cpu03.iq.rate                         0.302515                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         64219097                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes        17910921                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses     11369897                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses             12100549                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads         287433                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       847278                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation         5778                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       286650                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads        14081                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles               641306                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                253653                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              426816                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          13787221                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts          343119                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             2778262                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            1366909                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts           829286                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 2136                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents         5778                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect       476078                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect       157298                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts             633376                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            11670739                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             2430061                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts          429810                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                          22                       # number of nop insts executed
system.cpu03.iew.exec_refs                    3556618                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                2710903                       # Number of branches executed
system.cpu03.iew.exec_stores                  1126557                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.291770                       # Inst execution rate
system.cpu03.iew.wb_sent                     11414839                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    11369897                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 5472202                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 7719820                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.284249                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.708851                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts       4120751                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls        780199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts          613191                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     39157406                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.246868                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     0.770854                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     33191670     84.76%     84.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      4291179     10.96%     95.72% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       727928      1.86%     97.58% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       500960      1.28%     98.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       169957      0.43%     99.30% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        63973      0.16%     99.46% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       112505      0.29%     99.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        51798      0.13%     99.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        47436      0.12%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     39157406                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            9359047                       # Number of instructions committed
system.cpu03.commit.committedOps              9666712                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      3011242                       # Number of memory references committed
system.cpu03.commit.loads                     1930984                       # Number of loads committed
system.cpu03.commit.membars                    168151                       # Number of memory barriers committed
system.cpu03.commit.branches                  2293962                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 7654616                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              52574                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        6651592     68.81%     68.81% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          3878      0.04%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.85% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       1930984     19.98%     88.82% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      1080258     11.18%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         9666712                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               47436                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   52553440                       # The number of ROB reads
system.cpu03.rob.rob_writes                  28434010                       # The number of ROB writes
system.cpu03.timesIdled                           270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          3032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      26707                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   9359047                       # Number of Instructions Simulated
system.cpu03.committedOps                     9666712                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             4.273922                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       4.273922                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.233977                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.233977                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               11331468                       # number of integer regfile reads
system.cpu03.int_regfile_writes               6271798                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                43130095                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                7880092                       # number of cc regfile writes
system.cpu03.misc_regfile_reads               7666325                       # number of misc regfile reads
system.cpu03.misc_regfile_writes              2429199                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           12816                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         480.717865                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1270656                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           13321                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           95.387433                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   480.717865                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.938902                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.938902                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         6365714                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        6365714                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       954237                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        954237                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       449746                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       449746                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data       154552                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       154552                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data         2667                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2667                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1403983                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1403983                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1403983                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1403983                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       406773                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       406773                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        44170                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        44170                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data       615101                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total       615101                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data       128973                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total       128973                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       450943                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       450943                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       450943                       # number of overall misses
system.cpu03.dcache.overall_misses::total       450943                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   9847330221                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   9847330221                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   1636104609                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   1636104609                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data  16014985041                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total  16014985041                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data    595033432                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total    595033432                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data   1884134834                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total   1884134834                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  11483434830                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  11483434830                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  11483434830                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  11483434830                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      1361010                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1361010                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       493916                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       493916                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data       769653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       769653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data       131640                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       131640                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1854926                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1854926                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1854926                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1854926                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.298876                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.298876                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.089428                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.089428                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.799193                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.799193                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.979740                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.979740                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.243106                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.243106                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.243106                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.243106                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 24208.416539                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 24208.416539                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 37041.082386                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 37041.082386                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 26036.350195                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 26036.350195                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  4613.627907                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  4613.627907                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 25465.379948                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 25465.379948                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 25465.379948                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 25465.379948                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          274                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    11.333333                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    24.909091                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          624                       # number of writebacks
system.cpu03.dcache.writebacks::total             624                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       177488                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       177488                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        23218                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        23218                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data        91065                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total        91065                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       200706                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       200706                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       200706                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       200706                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       229285                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       229285                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        20952                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        20952                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data       524036                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total       524036                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data       128973                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total       128973                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       250237                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       250237                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       250237                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       250237                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   4449555121                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   4449555121                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data    988137900                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total    988137900                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data  11878207116                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total  11878207116                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data    498625568                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total    498625568                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data   1596126166                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total   1596126166                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   5437693021                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   5437693021                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   5437693021                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   5437693021                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.168467                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.168467                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.042420                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.042420                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.680873                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.680873                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.979740                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.979740                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.134904                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.134904                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.134904                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.134904                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 19406.219862                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 19406.219862                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 47161.984536                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 47161.984536                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 22666.776931                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22666.776931                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  3866.123669                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  3866.123669                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 21730.171881                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 21730.171881                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 21730.171881                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 21730.171881                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1531                       # number of replacements
system.cpu03.icache.tags.tagsinuse         358.936598                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           4011554                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1895                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         2116.915040                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   358.936598                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.701048                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.701048                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         8029039                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        8029039                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      4011554                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       4011554                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      4011554                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        4011554                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      4011554                       # number of overall hits
system.cpu03.icache.overall_hits::total       4011554                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         2018                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         2018                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         2018                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         2018                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         2018                       # number of overall misses
system.cpu03.icache.overall_misses::total         2018                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     36881312                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     36881312                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     36881312                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     36881312                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     36881312                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     36881312                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      4013572                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      4013572                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      4013572                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      4013572                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      4013572                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      4013572                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000503                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000503                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000503                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000503                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000503                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000503                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 18276.170466                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 18276.170466                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 18276.170466                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 18276.170466                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 18276.170466                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 18276.170466                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          123                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          123                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          123                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1895                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1895                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1895                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1895                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1895                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1895                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     29623649                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     29623649                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     29623649                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     29623649                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     29623649                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     29623649                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000472                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000472                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000472                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000472                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 15632.532454                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 15632.532454                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 15632.532454                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 15632.532454                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 15632.532454                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 15632.532454                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               6006994                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         4372363                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect          603920                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            4156368                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits               3698687                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           88.988439                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                649458                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect           183489                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                       39999642                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles          4640679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     27465119                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   6006994                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          4348145                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    34723019                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles               1266642                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          678                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                 4205698                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes              105794                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples         39997698                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.719156                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.197273                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               28624241     71.56%     71.56% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                1219676      3.05%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                2916452      7.29%     81.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                7237329     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           39997698                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.150176                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.686634                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                4210236                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            28450559                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 5664658                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles             1039472                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles               632773                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved             431091                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 674                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             17420217                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1388                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles               632773                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                5068825                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                349241                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles     27519491                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 5841273                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles              586095                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             15648452                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 7230                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                   14                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  169                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          19802142                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            71362378                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       16595651                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps            12911472                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                6890667                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts           824951                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts       824424                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 2584933                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            3059855                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           1508404                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          687611                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          65726                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 13382182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded           1040456                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                12695541                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           21825                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       4087687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined      8026182                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved       274016                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     39997698                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.317407                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.703096                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          31765963     79.42%     79.42% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           4857488     12.14%     91.56% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           2284688      5.71%     97.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3           1089559      2.72%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      39997698                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             8650820     68.14%     68.14% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               4092      0.03%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.17% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            2759035     21.73%     89.91% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           1281594     10.09%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             12695541                       # Type of FU issued
system.cpu04.iq.rate                         0.317391                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         65410605                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes        18513363                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses     11980680                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses             12695541                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads         437126                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       843373                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation         5439                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       285482                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads        14056                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles               632773                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                254346                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              419617                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          14422662                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts          301631                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             3059855                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            1508404                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts           813664                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 2336                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents         5439                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect       468863                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect       154541                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts             623404                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            12282014                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             2709768                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts          413527                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                          24                       # number of nop insts executed
system.cpu04.iew.exec_refs                    3977614                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                2809392                       # Number of branches executed
system.cpu04.iew.exec_stores                  1267846                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.307053                       # Inst execution rate
system.cpu04.iew.wb_sent                     12028196                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    11980680                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 5869558                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 8107368                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.299520                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.723978                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts       4087914                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls        766440                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts          603372                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     39167919                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.263863                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     0.793989                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     32841528     83.85%     83.85% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      4519149     11.54%     95.39% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       709186      1.81%     97.20% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       647033      1.65%     98.85% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       170178      0.43%     99.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        63714      0.16%     99.45% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       113939      0.29%     99.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        52121      0.13%     99.87% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        51071      0.13%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     39167919                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           10022969                       # Number of instructions committed
system.cpu04.commit.committedOps             10334951                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      3439404                       # Number of memory references committed
system.cpu04.commit.loads                     2216482                       # Number of loads committed
system.cpu04.commit.membars                    165713                       # Number of memory barriers committed
system.cpu04.commit.branches                  2422295                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 8195518                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              54178                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        6891538     66.68%     66.68% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          4009      0.04%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       2216482     21.45%     88.17% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      1222922     11.83%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        10334951                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               51071                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   53177624                       # The number of ROB reads
system.cpu04.rob.rob_writes                  29694985                       # The number of ROB writes
system.cpu04.timesIdled                           226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      26900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  10022969                       # Number of Instructions Simulated
system.cpu04.committedOps                    10334951                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             3.990798                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       3.990798                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.250576                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.250576                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               12093595                       # number of integer regfile reads
system.cpu04.int_regfile_writes               6512338                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                45773816                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                8219098                       # number of cc regfile writes
system.cpu04.misc_regfile_reads               8062744                       # number of misc regfile reads
system.cpu04.misc_regfile_writes              2378979                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           13178                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         476.786010                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           2028078                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           13682                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          148.229645                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   476.786010                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.931223                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.931223                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          164                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         6914144                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        6914144                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1102037                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1102037                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       602320                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       602320                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data       151792                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       151792                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data         2182                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2182                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1704357                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1704357                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1704357                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1704357                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       405394                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       405394                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        46977                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        46977                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data       600862                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total       600862                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data       127052                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total       127052                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       452371                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       452371                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       452371                       # number of overall misses
system.cpu04.dcache.overall_misses::total       452371                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   9827926594                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   9827926594                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   1710740377                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   1710740377                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data  15664824232                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total  15664824232                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data    628868467                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total    628868467                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data   1821000816                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total   1821000816                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  11538666971                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  11538666971                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  11538666971                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  11538666971                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1507431                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1507431                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       649297                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       649297                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data       752654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       752654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data       129234                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       129234                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      2156728                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2156728                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      2156728                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2156728                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.268930                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.268930                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.072351                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.072351                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.798324                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.798324                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.983116                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.983116                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.209749                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.209749                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.209749                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.209749                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 24242.900965                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 24242.900965                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 36416.552292                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 36416.552292                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 26070.585645                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 26070.585645                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  4949.693566                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  4949.693566                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 25507.088144                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 25507.088144                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 25507.088144                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 25507.088144                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          409                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    29.214286                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          482                       # number of writebacks
system.cpu04.dcache.writebacks::total             482                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       176673                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       176673                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        24679                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        24679                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data        89247                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total        89247                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       201352                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       201352                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       201352                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       201352                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       228721                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       228721                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        22298                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        22298                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data       511615                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total       511615                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data       127052                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total       127052                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       251019                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       251019                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       251019                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       251019                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   4437295621                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   4437295621                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   1031630698                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   1031630698                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data  11616286199                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total  11616286199                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data    527999533                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total    527999533                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data   1543457684                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total   1543457684                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   5468926319                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   5468926319                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   5468926319                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   5468926319                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.151729                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.151729                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.034342                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.034342                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.679748                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.679748                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.983116                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.983116                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.116389                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.116389                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.116389                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.116389                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 19400.473157                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 19400.473157                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 46265.615661                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 46265.615661                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 22705.132178                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22705.132178                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  4155.775061                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  4155.775061                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 21786.901864                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 21786.901864                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 21786.901864                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 21786.901864                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            1533                       # number of replacements
system.cpu04.icache.tags.tagsinuse         365.826299                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           4203659                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1904                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         2207.804097                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   365.826299                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.714504                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.714504                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         8413300                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        8413300                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      4203659                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       4203659                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      4203659                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        4203659                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      4203659                       # number of overall hits
system.cpu04.icache.overall_hits::total       4203659                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         2039                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2039                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         2039                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2039                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         2039                       # number of overall misses
system.cpu04.icache.overall_misses::total         2039                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     34488356                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     34488356                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     34488356                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     34488356                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     34488356                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     34488356                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      4205698                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      4205698                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      4205698                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      4205698                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      4205698                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      4205698                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000485                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000485                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000485                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000485                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000485                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000485                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 16914.348210                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 16914.348210                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 16914.348210                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 16914.348210                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 16914.348210                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 16914.348210                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          135                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          135                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          135                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         1904                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         1904                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         1904                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         1904                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         1904                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         1904                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     27458617                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     27458617                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     27458617                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     27458617                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     27458617                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     27458617                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000453                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000453                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000453                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000453                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000453                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000453                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 14421.542542                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 14421.542542                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 14421.542542                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 14421.542542                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 14421.542542                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 14421.542542                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               5950715                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         4307545                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect          589462                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups            4223691                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits               3751690                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           88.824916                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                639308                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect           178850                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                       39999421                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles          4657568                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     27052561                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   5950715                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches          4390998                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    34721699                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles               1233220                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         2750                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 4238988                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes              105547                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples         39998629                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.707825                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.190487                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               28813101     72.04%     72.04% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                1140707      2.85%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                2963143      7.41%     82.30% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                7081678     17.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           39998629                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.148770                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.676324                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                4215282                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            28516842                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 5601619                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles             1048822                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles               616064                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved             440763                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 665                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             17295317                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1285                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles               616064                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                5073901                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                340561                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles     27587484                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 5788460                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles              592159                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             15535000                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 7219                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          19565260                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            71020867                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       16570909                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps            12936611                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                6628648                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts           827674                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts       827070                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 2576786                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            3099862                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           1535644                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          721985                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          42420                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 13306565                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded           1039051                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                12693244                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued           22289                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       3972342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined      7654570                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved       271102                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     39998629                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.317342                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.700525                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          31748311     79.37%     79.37% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           4846255     12.12%     91.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           2365200      5.91%     97.40% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3           1038863      2.60%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      39998629                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             8568004     67.50%     67.50% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               3717      0.03%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.53% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            2807890     22.12%     89.65% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           1313633     10.35%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             12693244                       # Type of FU issued
system.cpu05.iq.rate                         0.317336                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         65407406                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes        18321036                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses     11997859                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses             12693244                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads         482494                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       820108                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation         5530                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       276950                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads        12581                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles               616064                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                247925                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              416662                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          14345682                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts          305655                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             3099862                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            1535644                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts           817095                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 2282                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                  59                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents         5530                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect       456629                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect       151599                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts             608228                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            12287614                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             2760181                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts          405630                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                          66                       # number of nop insts executed
system.cpu05.iew.exec_refs                    4061452                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                2818521                       # Number of branches executed
system.cpu05.iew.exec_stores                  1301271                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.307195                       # Inst execution rate
system.cpu05.iew.wb_sent                     12042056                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    11997859                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 5891083                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 8042942                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.299951                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.732454                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts       3972637                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls        767949                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts          588916                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     39190286                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.264690                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     0.787730                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     32780063     83.64%     83.64% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      4608882     11.76%     95.40% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       688033      1.76%     97.16% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       685855      1.75%     98.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       161301      0.41%     99.32% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        59351      0.15%     99.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       107272      0.27%     99.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        51063      0.13%     99.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        48466      0.12%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     39190286                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           10082088                       # Number of instructions committed
system.cpu05.commit.committedOps             10373273                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      3538447                       # Number of memory references committed
system.cpu05.commit.loads                     2279754                       # Number of loads committed
system.cpu05.commit.membars                    162380                       # Number of memory barriers committed
system.cpu05.commit.branches                  2425115                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 8217189                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              49313                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        6831209     65.85%     65.85% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          3617      0.03%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.89% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       2279754     21.98%     87.87% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      1258693     12.13%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        10373273                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               48466                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   53154865                       # The number of ROB reads
system.cpu05.rob.rob_writes                  29519391                       # The number of ROB writes
system.cpu05.timesIdled                           163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                           792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      27121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  10082088                       # Number of Instructions Simulated
system.cpu05.committedOps                    10373273                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             3.967375                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       3.967375                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.252056                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.252056                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               12178880                       # number of integer regfile reads
system.cpu05.int_regfile_writes               6454051                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                45987849                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                8240276                       # number of cc regfile writes
system.cpu05.misc_regfile_reads               8128925                       # number of misc regfile reads
system.cpu05.misc_regfile_writes              2410285                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           13031                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         476.136174                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           2069595                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           13532                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          152.940807                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   476.136174                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.929953                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.929953                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         7002951                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        7002951                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      1110897                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1110897                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data       633418                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       633418                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data       149876                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total       149876                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          983                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          983                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1744315                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1744315                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1744315                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1744315                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       396172                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       396172                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        44550                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        44550                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data       609000                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total       609000                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data       132271                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total       132271                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       440722                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       440722                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       440722                       # number of overall misses
system.cpu05.dcache.overall_misses::total       440722                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   9506538869                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   9506538869                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   1610472128                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   1610472128                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data  15664552093                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total  15664552093                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data    603058410                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total    603058410                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data   1940402296                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total   1940402296                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  11117010997                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  11117010997                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  11117010997                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  11117010997                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      1507069                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1507069                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       677968                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       677968                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data       758876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       758876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data       133254                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total       133254                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      2185037                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      2185037                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      2185037                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      2185037                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.262876                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.262876                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.065711                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.065711                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.802503                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.802503                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.992623                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.992623                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.201700                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.201700                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.201700                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.201700                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 23995.988785                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 23995.988785                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 36149.767183                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 36149.767183                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 25721.760415                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 25721.760415                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  4559.264011                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  4559.264011                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 25224.542902                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 25224.542902                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 25224.542902                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 25224.542902                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs          205                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          509                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              42                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            19                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     4.880952                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    26.789474                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          703                       # number of writebacks
system.cpu05.dcache.writebacks::total             703                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       172649                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       172649                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        22953                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        22953                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data        87652                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total        87652                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       195602                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       195602                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       195602                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       195602                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       223523                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       223523                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        21597                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        21597                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data       521348                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total       521348                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data       132271                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total       132271                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       245120                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       245120                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       245120                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       245120                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   4279749456                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   4279749456                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data    977709636                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total    977709636                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data  11629310183                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total  11629310183                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data    508432090                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total    508432090                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data   1640806704                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total   1640806704                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   5257459092                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   5257459092                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   5257459092                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   5257459092                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.148316                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.148316                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.031855                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.031855                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.687000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.687000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.992623                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.992623                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.112181                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.112181                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.112181                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.112181                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 19146.796777                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 19146.796777                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 45270.622586                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 45270.622586                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 22306.233424                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22306.233424                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  3843.866683                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  3843.866683                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 21448.511309                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 21448.511309                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 21448.511309                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 21448.511309                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1555                       # number of replacements
system.cpu05.icache.tags.tagsinuse         365.974365                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           4236926                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1926                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         2199.857736                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   365.974365                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.714794                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.714794                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         8479902                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        8479902                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      4236926                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       4236926                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      4236926                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        4236926                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      4236926                       # number of overall hits
system.cpu05.icache.overall_hits::total       4236926                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         2062                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2062                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         2062                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2062                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         2062                       # number of overall misses
system.cpu05.icache.overall_misses::total         2062                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     32384492                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     32384492                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     32384492                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     32384492                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     32384492                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     32384492                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      4238988                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      4238988                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      4238988                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      4238988                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      4238988                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      4238988                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000486                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000486                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000486                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000486                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000486                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000486                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 15705.379243                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 15705.379243                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 15705.379243                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 15705.379243                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 15705.379243                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 15705.379243                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          136                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          136                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          136                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1926                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1926                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1926                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1926                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1926                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1926                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     25586008                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     25586008                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     25586008                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     25586008                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     25586008                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     25586008                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000454                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000454                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000454                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000454                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000454                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000454                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 13284.531672                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 13284.531672                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 13284.531672                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 13284.531672                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 13284.531672                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 13284.531672                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               6240211                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         4596264                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect          594786                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            4480581                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits               3992600                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           89.108979                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                625839                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect           178815                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                       39999237                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles          5229523                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     28686772                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   6240211                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          4618439                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    34140645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles               1254780                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          995                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 4804498                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes              110384                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         39998554                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.747770                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.210641                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               28185580     70.47%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                1159396      2.90%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                3210422      8.03%     81.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                7443156     18.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           39998554                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.156008                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.717183                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                4777817                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            27380965                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                 6218746                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              994224                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles               626802                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved             448450                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 719                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             18698058                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1385                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles               626802                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                5627129                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                336677                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles     26489044                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                 6359565                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles              559337                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             16924078                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 6938                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                   21                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          20865780                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            77493652                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       18133853                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps            14202117                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                6663661                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts           796177                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts       795628                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 2494248                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            3619834                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           1782849                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          984491                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          41132                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 14697042                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded           1005659                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                14040315                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           23059                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       3999525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined      7779098                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved       267041                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     39998554                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.351021                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.731632                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          31019195     77.55%     77.55% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           5006815     12.52%     90.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           2884132      7.21%     97.28% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3           1088412      2.72%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      39998554                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             9141668     65.11%     65.11% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               4039      0.03%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.14% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            3329811     23.72%     88.85% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           1564797     11.15%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             14040315                       # Type of FU issued
system.cpu06.iq.rate                         0.351015                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         68102243                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes        19705181                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses     13321260                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses             14040315                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads         745861                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       822973                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation         5229                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       278222                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads        13395                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles               626802                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                242320                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              403902                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          15702731                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts          311813                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             3619834                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            1782849                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts           784577                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 2466                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  59                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents         5229                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect       461082                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect       152372                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts             613454                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            13627308                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             3282149                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts          413007                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                          30                       # number of nop insts executed
system.cpu06.iew.exec_refs                    4833522                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                3067405                       # Number of branches executed
system.cpu06.iew.exec_stores                  1551373                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.340689                       # Inst execution rate
system.cpu06.iew.wb_sent                     13372647                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    13321260                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 6700165                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 8942745                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.333038                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.749229                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts       3999760                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls        738618                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts          594198                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     39180246                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.298701                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     0.832647                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     32091480     81.91%     81.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      4981771     12.72%     94.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       703036      1.79%     96.42% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       958946      2.45%     98.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       165274      0.42%     99.29% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        62245      0.16%     99.44% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       110789      0.28%     99.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        52200      0.13%     99.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        54505      0.14%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     39180246                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           11386237                       # Number of instructions committed
system.cpu06.commit.committedOps             11703176                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      4301488                       # Number of memory references committed
system.cpu06.commit.loads                     2796861                       # Number of loads committed
system.cpu06.commit.membars                    160988                       # Number of memory barriers committed
system.cpu06.commit.branches                  2678686                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 9301098                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              53434                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        7397726     63.21%     63.21% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          3962      0.03%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       2796861     23.90%     87.14% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      1504627     12.86%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        11703176                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               54505                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   54423987                       # The number of ROB reads
system.cpu06.rob.rob_writes                  32243293                       # The number of ROB writes
system.cpu06.timesIdled                           170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                           683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      27305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  11386237                       # Number of Instructions Simulated
system.cpu06.committedOps                    11703176                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             3.512946                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       3.512946                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.284661                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.284661                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               13737582                       # number of integer regfile reads
system.cpu06.int_regfile_writes               7004254                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                51449169                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                8957963                       # number of cc regfile writes
system.cpu06.misc_regfile_reads               8852851                       # number of misc regfile reads
system.cpu06.misc_regfile_writes              2264770                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           13994                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         481.627934                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           2168977                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           14500                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          149.584621                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   481.627934                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.940680                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.940680                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         8016409                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        8016409                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      1401182                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1401182                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data       908403                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       908403                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data       148368                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total       148368                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          947                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          947                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      2309585                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        2309585                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      2309585                       # number of overall hits
system.cpu06.dcache.overall_hits::total       2309585                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       402944                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       402944                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        48969                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        48969                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data       571523                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total       571523                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data       123672                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total       123672                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       451913                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       451913                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       451913                       # number of overall misses
system.cpu06.dcache.overall_misses::total       451913                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   9566437205                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   9566437205                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   1774696968                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   1774696968                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data  14892920330                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total  14892920330                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data    678928813                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total    678928813                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data   1713265940                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total   1713265940                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  11341134173                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  11341134173                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  11341134173                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  11341134173                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1804126                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1804126                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       957372                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       957372                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data       719891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total       719891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data       124619                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total       124619                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      2761498                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2761498                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      2761498                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2761498                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.223346                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.223346                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.051149                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.051149                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.793902                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.793902                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.992401                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.992401                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.163648                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.163648                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.163648                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.163648                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 23741.356628                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 23741.356628                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 36241.233597                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 36241.233597                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 26058.304443                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 26058.304443                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  5489.753647                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  5489.753647                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 25095.835201                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 25095.835201                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 25095.835201                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 25095.835201                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs          188                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          300                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              45                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     4.177778                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    27.272727                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          672                       # number of writebacks
system.cpu06.dcache.writebacks::total             672                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       173744                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       173744                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        25394                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        25394                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data        86024                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total        86024                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       199138                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       199138                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       199138                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       199138                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       229200                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       229200                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        23575                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        23575                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data       485499                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total       485499                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data       123672                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total       123672                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       252775                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       252775                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       252775                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       252775                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   4341702119                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   4341702119                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   1073878765                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   1073878765                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data  11037112083                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total  11037112083                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data    566776687                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total    566776687                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data   1457316560                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total   1457316560                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   5415580884                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   5415580884                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   5415580884                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   5415580884                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.127042                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.127042                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.024625                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.024625                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.674406                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.674406                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.992401                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.992401                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.091535                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.091535                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.091535                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.091535                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 18942.853922                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 18942.853922                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 45551.591304                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 45551.591304                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 22733.542362                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22733.542362                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  4582.902249                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  4582.902249                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 21424.511459                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 21424.511459                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 21424.511459                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 21424.511459                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            1530                       # number of replacements
system.cpu06.icache.tags.tagsinuse         376.097002                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           4802456                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1911                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         2513.059131                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   376.097002                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.734564                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.734564                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         9610907                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        9610907                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      4802456                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       4802456                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      4802456                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        4802456                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      4802456                       # number of overall hits
system.cpu06.icache.overall_hits::total       4802456                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         2042                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         2042                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         2042                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         2042                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         2042                       # number of overall misses
system.cpu06.icache.overall_misses::total         2042                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     32105974                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     32105974                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     32105974                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     32105974                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     32105974                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     32105974                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      4804498                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      4804498                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      4804498                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      4804498                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      4804498                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      4804498                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000425                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000425                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000425                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000425                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000425                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000425                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 15722.808031                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 15722.808031                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 15722.808031                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 15722.808031                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 15722.808031                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 15722.808031                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          131                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          131                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          131                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1911                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1911                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1911                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1911                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1911                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1911                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     25336022                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     25336022                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     25336022                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     25336022                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     25336022                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     25336022                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000398                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000398                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000398                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000398                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 13257.991627                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 13257.991627                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 13257.991627                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 13257.991627                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 13257.991627                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 13257.991627                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               6091056                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         4506280                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect          587797                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            4320079                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               3846243                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           89.031775                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                640387                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect           177695                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                       39999036                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles          5086898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     28104161                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   6091056                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          4486630                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    34292113                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles               1235740                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          685                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 4659953                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes              102561                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples         39997567                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.735262                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.205189                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               28379608     70.95%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                1191574      2.98%     73.93% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                3062045      7.66%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                7364340     18.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           39997567                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.152280                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.702621                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                4663019                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            27618475                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 6089998                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles             1008756                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles               617319                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved             417557                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 631                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             18398742                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1303                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles               617319                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                5498750                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                336896                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles     26717645                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 6259093                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles              567864                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             16666445                       # Number of instructions processed by rename
system.cpu07.rename.IQFullEvents                 6533                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                    7                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                   64                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          20699875                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            76349278                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       17886800                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps            13986269                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                6713605                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts           800981                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts       800409                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 2498623                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            3540687                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           1748341                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          941016                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          51920                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 14482397                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded           1008542                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                13791536                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           24562                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       4021818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined      7934667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved       264385                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     39997567                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.344809                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.725899                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          31145230     77.87%     77.87% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           4993838     12.49%     90.35% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           2777799      6.94%     97.30% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3           1080700      2.70%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      39997567                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             9011217     65.34%     65.34% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               4019      0.03%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            3246516     23.54%     88.91% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           1529784     11.09%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             13791536                       # Type of FU issued
system.cpu07.iq.rate                         0.344797                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         67605201                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes        19515680                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses     13084211                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses             13791536                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads         701503                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       828075                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation         5278                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       280241                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads        13648                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles               617319                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                244479                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              404533                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          15490963                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts          275277                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             3540687                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            1748341                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts           789787                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 2138                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                  58                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents         5278                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect       455769                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect       150970                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts             606739                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            13382779                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             3197762                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts          408757                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                          24                       # number of nop insts executed
system.cpu07.iew.exec_refs                    4712510                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                3003161                       # Number of branches executed
system.cpu07.iew.exec_stores                  1514748                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.334578                       # Inst execution rate
system.cpu07.iew.wb_sent                     13132514                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    13084211                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 6574046                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 8802841                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.327113                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.746810                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts       4022041                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls        744157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts          587246                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     39185120                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.292691                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     0.823990                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     32200137     82.17%     82.17% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      4940851     12.61%     94.78% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       693531      1.77%     96.55% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       910522      2.32%     98.88% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       163395      0.42%     99.29% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        62006      0.16%     99.45% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       109698      0.28%     99.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        51997      0.13%     99.86% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        52983      0.14%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     39185120                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           11155649                       # Number of instructions committed
system.cpu07.commit.committedOps             11469120                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      4180711                       # Number of memory references committed
system.cpu07.commit.loads                     2712612                       # Number of loads committed
system.cpu07.commit.membars                    159786                       # Number of memory barriers committed
system.cpu07.commit.branches                  2631831                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 9112011                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              53122                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        7284472     63.51%     63.51% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          3937      0.03%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.55% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       2712612     23.65%     87.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      1468099     12.80%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        11469120                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               52983                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   54251719                       # The number of ROB reads
system.cpu07.rob.rob_writes                  31813756                       # The number of ROB writes
system.cpu07.timesIdled                           181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1469                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      27506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  11155649                       # Number of Instructions Simulated
system.cpu07.committedOps                    11469120                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             3.585541                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       3.585541                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.278898                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.278898                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               13487073                       # number of integer regfile reads
system.cpu07.int_regfile_writes               6924585                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                50502184                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                8856778                       # number of cc regfile writes
system.cpu07.misc_regfile_reads               8727735                       # number of misc regfile reads
system.cpu07.misc_regfile_writes              2308750                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           14027                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         478.861401                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           2549247                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           14531                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          175.435070                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   478.861401                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.935276                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.935276                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          109                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         7864786                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        7864786                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1358026                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1358026                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       863015                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       863015                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data       146710                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total       146710                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data         1024                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1024                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      2221041                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        2221041                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      2221041                       # number of overall hits
system.cpu07.dcache.overall_hits::total       2221041                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       396606                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       396606                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        48503                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        48503                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data       581533                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total       581533                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data       128093                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total       128093                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       445109                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       445109                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       445109                       # number of overall misses
system.cpu07.dcache.overall_misses::total       445109                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   9459351088                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   9459351088                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   1730962818                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   1730962818                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data  15032755194                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total  15032755194                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data    655830431                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total    655830431                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data   1806992795                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total   1806992795                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  11190313906                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  11190313906                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  11190313906                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  11190313906                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1754632                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1754632                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       911518                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       911518                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data       728243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total       728243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data       129117                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total       129117                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      2666150                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2666150                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      2666150                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2666150                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.226034                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.226034                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.053211                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.053211                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.798543                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.798543                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.992069                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.992069                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.166948                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.166948                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.166948                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.166948                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 23850.751345                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 23850.751345                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 35687.747521                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 35687.747521                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 25850.218636                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 25850.218636                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  5119.955275                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  5119.955275                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 25140.614784                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 25140.614784                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 25140.614784                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 25140.614784                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          243                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          236                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              40                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     6.075000                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    23.600000                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          701                       # number of writebacks
system.cpu07.dcache.writebacks::total             701                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       171759                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       171759                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        24958                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        24958                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data        85103                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total        85103                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       196717                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       196717                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       196717                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       196717                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       224847                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       224847                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        23545                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        23545                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data       496430                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total       496430                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data       128093                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total       128093                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       248392                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       248392                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       248392                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       248392                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   4267563082                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   4267563082                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   1052267792                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   1052267792                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data  11146126675                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total  11146126675                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data    551649069                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total    551649069                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data   1529784205                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total   1529784205                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   5319830874                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   5319830874                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   5319830874                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   5319830874                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.128145                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.128145                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.025831                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.025831                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.681682                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.681682                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.992069                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.992069                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.093165                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.093165                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.093165                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.093165                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 18979.853331                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 18979.853331                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 44691.772860                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 44691.772860                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 22452.564662                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22452.564662                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  4306.629316                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  4306.629316                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 21417.078143                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 21417.078143                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 21417.078143                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 21417.078143                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            1523                       # number of replacements
system.cpu07.icache.tags.tagsinuse         362.250903                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           4657937                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1890                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         2464.516931                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   362.250903                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.707521                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.707521                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         9321796                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        9321796                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      4657937                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4657937                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      4657937                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4657937                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      4657937                       # number of overall hits
system.cpu07.icache.overall_hits::total       4657937                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         2016                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2016                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         2016                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2016                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         2016                       # number of overall misses
system.cpu07.icache.overall_misses::total         2016                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     33328387                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     33328387                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     33328387                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     33328387                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     33328387                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     33328387                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      4659953                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4659953                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      4659953                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4659953                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      4659953                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4659953                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000433                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000433                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000433                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000433                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000433                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000433                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 16531.937996                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 16531.937996                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 16531.937996                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 16531.937996                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 16531.937996                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 16531.937996                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          126                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          126                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          126                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1890                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1890                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1890                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1890                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1890                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1890                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     26481072                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     26481072                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     26481072                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     26481072                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     26481072                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     26481072                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000406                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000406                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000406                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000406                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000406                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000406                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 14011.149206                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 14011.149206                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 14011.149206                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 14011.149206                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 14011.149206                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 14011.149206                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               5952459                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         4235272                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect          605708                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            4157298                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               3624087                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           87.174097                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                662282                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect           182633                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                       39998816                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles          4402793                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     26884149                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   5952459                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          4286369                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    34959473                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles               1267690                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         2302                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 3967728                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes              104250                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         39998414                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.703122                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.189132                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               28895682     72.24%     72.24% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                1165621      2.91%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                2853205      7.13%     82.29% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                7083906     17.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           39998414                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.148816                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.672124                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                3962735                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            28964754                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                 5372715                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles             1064927                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles               633283                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved             466431                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 780                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             16765381                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1316                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles               633283                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                4838230                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                340849                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles     28027876                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                 5558256                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles              599920                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             14972427                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 6565                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.SQFullEvents                   63                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          19140640                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            68165993                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       15798584                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps            12239763                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                6900876                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts           840652                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts       840034                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 2622782                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            2783831                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           1383104                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          545804                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          40451                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 12661399                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded           1057437                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                12057393                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           22620                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       4077576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined      7717502                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved       277028                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     39998414                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.301447                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.687380                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          32125234     80.32%     80.32% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           4742842     11.86%     92.17% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           2076463      5.19%     97.37% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3           1053875      2.63%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      39998414                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             8400904     69.67%     69.67% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               3768      0.03%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.71% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            2496486     20.71%     90.41% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           1156235      9.59%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             12057393                       # Type of FU issued
system.cpu08.iq.rate                         0.301444                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         64135820                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes        17799641                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses     11335313                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses             12057393                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads         310760                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       828118                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation         5820                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       286038                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads        12866                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           45                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles               633283                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                245632                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              424089                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          13718890                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts          348684                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             2783831                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            1383104                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts           829503                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 2164                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  22                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents         5820                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect       468525                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect       156404                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts             624929                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            11630529                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             2446533                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts          426864                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                          54                       # number of nop insts executed
system.cpu08.iew.exec_refs                    3589479                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                2700884                       # Number of branches executed
system.cpu08.iew.exec_stores                  1142946                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.290772                       # Inst execution rate
system.cpu08.iew.wb_sent                     11379420                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    11335313                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 5453895                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 7622206                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.283391                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.715527                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts       4077882                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls        780409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts          605146                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     39168528                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.246148                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     0.766925                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     33191739     84.74%     84.74% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      4315790     11.02%     95.76% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       709161      1.81%     97.57% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       520057      1.33%     98.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       164748      0.42%     99.32% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        59694      0.15%     99.47% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       109038      0.28%     99.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        51122      0.13%     99.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        47179      0.12%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     39168528                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            9347253                       # Number of instructions committed
system.cpu08.commit.committedOps              9641259                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      3052778                       # Number of memory references committed
system.cpu08.commit.loads                     1955713                       # Number of loads committed
system.cpu08.commit.membars                    166048                       # Number of memory barriers committed
system.cpu08.commit.branches                  2287058                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 7628232                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              49914                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        6584796     68.30%     68.30% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          3685      0.04%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.34% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       1955713     20.28%     88.62% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      1097065     11.38%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         9641259                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               47179                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   52496237                       # The number of ROB reads
system.cpu08.rob.rob_writes                  28287819                       # The number of ROB writes
system.cpu08.timesIdled                           155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                           402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      27726                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   9347253                       # Number of Instructions Simulated
system.cpu08.committedOps                     9641259                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             4.279205                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       4.279205                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.233688                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.233688                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               11329593                       # number of integer regfile reads
system.cpu08.int_regfile_writes               6227524                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                43083835                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                7862389                       # number of cc regfile writes
system.cpu08.misc_regfile_reads               7687703                       # number of misc regfile reads
system.cpu08.misc_regfile_writes              2442803                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           13009                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         475.857842                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1747850                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           13512                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          129.355388                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   475.857842                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.929410                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.929410                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         6396341                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        6396341                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       951095                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        951095                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data       463281                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       463281                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data       151874                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total       151874                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          955                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          955                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1414376                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1414376                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1414376                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1414376                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       404682                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       404682                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        45167                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        45167                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data       617882                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total       617882                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data       133002                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total       133002                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       449849                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       449849                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       449849                       # number of overall misses
system.cpu08.dcache.overall_misses::total       449849                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   9692833607                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   9692833607                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   1635099763                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   1635099763                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data  15951173505                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total  15951173505                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data    615839434                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total    615839434                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data   1937088789                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total   1937088789                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  11327933370                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  11327933370                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  11327933370                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  11327933370                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1355777                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1355777                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       508448                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       508448                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data       769756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       769756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data       133957                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total       133957                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1864225                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1864225                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1864225                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1864225                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.298487                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.298487                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.088833                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.088833                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.802699                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.802699                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.992871                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.992871                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.241306                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.241306                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.241306                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.241306                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 23951.729029                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 23951.729029                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 36201.203600                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 36201.203600                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 25815.889612                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 25815.889612                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  4630.302056                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  4630.302056                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 25181.635104                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 25181.635104                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 25181.635104                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 25181.635104                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          196                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              46                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     3.891304                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    24.500000                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          642                       # number of writebacks
system.cpu08.dcache.writebacks::total             642                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       175806                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       175806                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        23438                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        23438                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data        89807                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total        89807                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       199244                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       199244                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       199244                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       199244                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       228876                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       228876                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        21729                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        21729                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data       528075                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total       528075                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data       133002                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total       133002                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       250605                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       250605                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       250605                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       250605                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   4368282767                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   4368282767                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data    978982270                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total    978982270                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data  11850436956                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total  11850436956                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data    518728566                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total    518728566                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data   1637869711                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total   1637869711                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   5347265037                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   5347265037                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   5347265037                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   5347265037                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.168815                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.168815                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.042736                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.042736                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.686029                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.686029                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.992871                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.992871                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.134429                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.134429                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.134429                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.134429                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 19085.805270                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 19085.805270                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 45054.179668                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 45054.179668                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 22440.821770                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22440.821770                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  3900.156133                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  3900.156133                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 21337.423583                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 21337.423583                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 21337.423583                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 21337.423583                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            1494                       # number of replacements
system.cpu08.icache.tags.tagsinuse         364.182098                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           3965722                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1863                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         2128.675255                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   364.182098                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.711293                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.711293                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         7937319                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        7937319                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      3965722                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       3965722                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      3965722                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        3965722                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      3965722                       # number of overall hits
system.cpu08.icache.overall_hits::total       3965722                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         2006                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2006                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         2006                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2006                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         2006                       # number of overall misses
system.cpu08.icache.overall_misses::total         2006                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     30201483                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     30201483                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     30201483                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     30201483                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     30201483                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     30201483                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      3967728                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      3967728                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      3967728                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      3967728                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      3967728                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      3967728                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000506                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000506                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000506                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000506                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000506                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000506                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 15055.574776                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 15055.574776                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 15055.574776                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 15055.574776                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 15055.574776                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 15055.574776                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          143                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          143                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          143                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1863                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1863                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1863                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1863                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1863                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1863                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     23733011                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     23733011                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     23733011                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     23733011                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     23733011                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     23733011                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000470                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000470                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000470                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000470                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 12739.136339                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 12739.136339                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 12739.136339                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 12739.136339                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 12739.136339                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 12739.136339                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups               5947497                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         4276018                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect          616311                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            4113526                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits               3610219                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           87.764584                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                657868                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect           187393                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                       39998632                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles          4384028                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     27177516                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                   5947497                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          4268087                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    34965199                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles               1294202                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         1857                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 3947807                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes              112646                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         39998186                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.712350                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.195658                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               28764279     71.91%     71.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                1208975      3.02%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                2791045      6.98%     81.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                7233887     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           39998186                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.148693                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.679461                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                3935105                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            28915961                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                 5445713                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles             1054867                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles               646540                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved             441493                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 682                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             16948281                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1310                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles               646540                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                4821071                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                347483                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles     27978713                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                 5610532                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles              593847                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             15104365                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                 7055                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          19262289                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            68688780                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       15911726                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps            12337306                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                6924977                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts           839346                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts       838777                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 2627089                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            2776074                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           1356041                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          525157                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          39769                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 12803488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded           1059068                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                12096228                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           23305                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       4168818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined      8195934                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved       279960                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     39998186                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.302419                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.692071                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          32133445     80.34%     80.34% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           4761522     11.90%     92.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           1974951      4.94%     97.18% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3           1128268      2.82%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      39998186                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             8504603     70.31%     70.31% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               4212      0.03%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.34% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            2460186     20.34%     90.68% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           1127227      9.32%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             12096228                       # Type of FU issued
system.cpu09.iq.rate                         0.302416                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         64213947                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes        18034457                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses     11366808                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses             12096228                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads         265422                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       869414                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation         5532                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       289154                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads        14269                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles               646540                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                250760                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              425077                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          13862604                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts          295902                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             2776074                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            1356041                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts           827947                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 2120                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                  20                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents         5532                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect       477221                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect       158314                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts             635535                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            11676998                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             2410698                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts          419230                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                          48                       # number of nop insts executed
system.cpu09.iew.exec_refs                    3525251                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                2688983                       # Number of branches executed
system.cpu09.iew.exec_stores                  1114553                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.291935                       # Inst execution rate
system.cpu09.iew.wb_sent                     11417853                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    11366808                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 5485326                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 7837428                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.284180                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.699889                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts       4169092                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls        779107                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts          615750                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     39151551                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.247595                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     0.782023                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     33234254     84.89%     84.89% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      4237767     10.82%     95.71% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       730758      1.87%     97.58% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       486516      1.24%     98.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       170911      0.44%     99.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        64055      0.16%     99.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       115856      0.30%     99.72% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        55623      0.14%     99.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        55811      0.14%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     39151551                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            9364775                       # Number of instructions committed
system.cpu09.commit.committedOps              9693735                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      2973545                       # Number of memory references committed
system.cpu09.commit.loads                     1906659                       # Number of loads committed
system.cpu09.commit.membars                    168842                       # Number of memory barriers committed
system.cpu09.commit.branches                  2296646                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 7686841                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              55916                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        6716068     69.28%     69.28% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          4122      0.04%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       1906659     19.67%     88.99% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      1066886     11.01%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         9693735                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               55811                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   52578616                       # The number of ROB reads
system.cpu09.rob.rob_writes                  28592497                       # The number of ROB writes
system.cpu09.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      27910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   9364775                       # Number of Instructions Simulated
system.cpu09.committedOps                     9693735                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             4.271179                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       4.271179                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.234127                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.234127                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               11307938                       # number of integer regfile reads
system.cpu09.int_regfile_writes               6299990                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                43061653                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                7862206                       # number of cc regfile writes
system.cpu09.misc_regfile_reads               7627408                       # number of misc regfile reads
system.cpu09.misc_regfile_writes              2411207                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           14607                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         478.410016                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1212729                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           15109                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           80.265339                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   478.410016                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.934395                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.934395                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         6350947                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        6350947                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       950518                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        950518                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       435172                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       435172                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data       155852                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total       155852                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data         1237                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1237                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1385690                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1385690                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1385690                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1385690                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       415085                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       415085                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        49931                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        49931                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data       608759                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total       608759                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data       132341                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total       132341                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       465016                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       465016                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       465016                       # number of overall misses
system.cpu09.dcache.overall_misses::total       465016                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   9944923913                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   9944923913                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   1809427550                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   1809427550                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data  15794141760                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total  15794141760                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data    684662402                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total    684662402                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data   1874117297                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total   1874117297                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  11754351463                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  11754351463                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  11754351463                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  11754351463                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      1365603                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1365603                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       485103                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       485103                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data       764611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total       764611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data       133578                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total       133578                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1850706                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1850706                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1850706                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1850706                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.303957                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.303957                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.102929                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.102929                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.796168                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.796168                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.990739                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.990739                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.251264                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.251264                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.251264                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.251264                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 23958.764863                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 23958.764863                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 36238.560213                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 36238.560213                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 25944.818491                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 25944.818491                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  5173.471577                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  5173.471577                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 25277.305433                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 25277.305433                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 25277.305433                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 25277.305433                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          228                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              45                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     4.444444                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    25.333333                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          612                       # number of writebacks
system.cpu09.dcache.writebacks::total             612                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       179485                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       179485                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        25637                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        25637                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data        90900                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total        90900                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       205122                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       205122                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       205122                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       205122                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       235600                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       235600                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        24294                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        24294                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data       517859                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total       517859                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data       132341                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total       132341                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       259894                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       259894                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       259894                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       259894                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   4493780675                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   4493780675                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   1099312195                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   1099312195                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data  11689273640                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total  11689273640                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data    576444598                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total    576444598                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data   1588331703                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total   1588331703                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   5593092870                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   5593092870                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   5593092870                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   5593092870                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.172525                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.172525                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.050080                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.050080                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.677284                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.677284                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.990739                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.990739                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.140430                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.140430                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.140430                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.140430                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 19073.771965                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 19073.771965                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 45250.357907                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 45250.357907                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 22572.309528                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22572.309528                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  4355.752171                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  4355.752171                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 21520.669465                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 21520.669465                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 21520.669465                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 21520.669465                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1464                       # number of replacements
system.cpu09.icache.tags.tagsinuse         369.353496                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           3945842                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1838                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         2146.812840                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   369.353496                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.721394                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.721394                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         7897452                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        7897452                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      3945842                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       3945842                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      3945842                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        3945842                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      3945842                       # number of overall hits
system.cpu09.icache.overall_hits::total       3945842                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1965                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1965                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1965                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1965                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1965                       # number of overall misses
system.cpu09.icache.overall_misses::total         1965                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     30700980                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     30700980                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     30700980                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     30700980                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     30700980                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     30700980                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      3947807                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      3947807                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      3947807                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      3947807                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      3947807                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      3947807                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000498                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000498                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000498                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000498                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000498                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000498                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 15623.908397                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 15623.908397                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 15623.908397                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 15623.908397                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 15623.908397                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 15623.908397                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          127                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          127                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          127                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          127                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          127                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         1838                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         1838                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         1838                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         1838                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         1838                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         1838                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     24363019                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     24363019                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     24363019                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     24363019                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     24363019                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     24363019                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000466                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000466                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000466                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000466                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000466                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000466                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 13255.178999                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 13255.178999                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 13255.178999                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 13255.178999                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 13255.178999                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 13255.178999                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               6048536                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         4382072                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect          604465                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            4273786                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               3782080                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           88.494838                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                645669                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect           182678                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                       39998438                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles          4696032                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     27588372                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   6048536                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          4427749                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    34665135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles               1270600                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         1462                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 4264813                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes              106683                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         39997930                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.721970                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.199003                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               28602663     71.51%     71.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                1167528      2.92%     74.43% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                2973459      7.43%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                7254280     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           39997930                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.151219                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.689736                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                4252679                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            28364366                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 5712423                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles             1033714                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles               634748                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved             449662                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 672                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             17550899                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1290                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles               634748                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                5122430                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                338784                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles     27446493                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 5872590                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles              582885                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             15745234                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                 6534                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                   11                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                   63                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          19797861                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            71827069                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       16717835                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps            13003788                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                6794072                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts           825123                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts       824544                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 2578046                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            3101276                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           1525175                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          706339                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          46483                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 13476436                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded           1038732                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                12807597                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           23534                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       4085048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined      7957037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved       273692                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     39997930                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.320206                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.706169                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          31715953     79.29%     79.29% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           4850460     12.13%     91.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           2337414      5.84%     97.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3           1094103      2.74%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      39997930                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             8703764     67.96%     67.96% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               4035      0.03%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.99% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            2799379     21.86%     89.85% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           1300419     10.15%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             12807597                       # Type of FU issued
system.cpu10.iq.rate                         0.320202                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         65636658                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes        18603310                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses     12084756                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses             12807597                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads         458462                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       846936                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation         5499                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       284260                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads        13991                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           65                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles               634748                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                245705                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              417124                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          14515203                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts          312359                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             3101276                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            1525175                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts           813735                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 2011                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  22                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents         5499                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect       468971                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect       154274                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts             623245                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            12390930                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             2750553                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts          416667                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                          35                       # number of nop insts executed
system.cpu10.iew.exec_refs                    4037262                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                2832276                       # Number of branches executed
system.cpu10.iew.exec_stores                  1286709                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.309785                       # Inst execution rate
system.cpu10.iew.wb_sent                     12134600                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                    12084756                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 5926732                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 8188736                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.302131                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.723766                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts       4085284                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls        765040                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts          603913                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     39165736                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.266307                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     0.797829                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     32791950     83.73%     83.73% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      4544161     11.60%     95.33% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       709728      1.81%     97.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       671391      1.71%     98.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       167740      0.43%     99.28% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        62874      0.16%     99.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       111769      0.29%     99.73% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        52599      0.13%     99.86% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        53524      0.14%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     39165736                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts           10115916                       # Number of instructions committed
system.cpu10.commit.committedOps             10430119                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      3495254                       # Number of memory references committed
system.cpu10.commit.loads                     2254340                       # Number of loads committed
system.cpu10.commit.membars                    164865                       # Number of memory barriers committed
system.cpu10.commit.branches                  2437538                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 8273666                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              53760                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        6930915     66.45%     66.45% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          3950      0.04%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.49% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       2254340     21.61%     88.10% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      1240914     11.90%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        10430119                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               53524                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   53246325                       # The number of ROB reads
system.cpu10.rob.rob_writes                  29882633                       # The number of ROB writes
system.cpu10.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                           508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      28104                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                  10115916                       # Number of Instructions Simulated
system.cpu10.committedOps                    10430119                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             3.954010                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       3.954010                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.252908                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.252908                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               12218812                       # number of integer regfile reads
system.cpu10.int_regfile_writes               6538053                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                46208252                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                8259418                       # number of cc regfile writes
system.cpu10.misc_regfile_reads               8105910                       # number of misc regfile reads
system.cpu10.misc_regfile_writes              2372249                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           14340                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         484.079093                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           2060835                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           14850                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          138.776768                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   484.079093                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.945467                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.945467                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          109                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         6995841                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        6995841                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1119109                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1119109                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       620606                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       620606                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data       152624                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       152624                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          907                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          907                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1739715                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1739715                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1739715                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1739715                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       408864                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       408864                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        48706                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        48706                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data       597911                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       597911                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data       129932                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total       129932                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       457570                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       457570                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       457570                       # number of overall misses
system.cpu10.dcache.overall_misses::total       457570                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   9772481128                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   9772481128                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   1726400242                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   1726400242                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data  15482992522                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total  15482992522                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data    671002377                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    671002377                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data   1834974350                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total   1834974350                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  11498881370                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  11498881370                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  11498881370                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  11498881370                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1527973                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1527973                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       669312                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       669312                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data       750535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       750535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data       130839                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       130839                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      2197285                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      2197285                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      2197285                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      2197285                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.267586                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.267586                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.072770                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.072770                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.796646                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.796646                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.993068                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.993068                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.208243                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.208243                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.208243                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.208243                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 23901.544592                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 23901.544592                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 35445.329980                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 35445.329980                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 25895.145803                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 25895.145803                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  5164.258050                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  5164.258050                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 25130.321852                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 25130.321852                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 25130.321852                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 25130.321852                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          535                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              38                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets            22                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     3.763158                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    24.318182                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          633                       # number of writebacks
system.cpu10.dcache.writebacks::total             633                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       177280                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       177280                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        25099                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        25099                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data        88647                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        88647                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       202379                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       202379                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       202379                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       202379                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       231584                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       231584                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        23607                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        23607                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data       509264                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total       509264                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data       129932                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total       129932                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       255191                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       255191                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       255191                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       255191                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   4417798012                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   4417798012                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   1040835599                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   1040835599                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data  11467772039                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total  11467772039                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data    564226123                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    564226123                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data   1554886650                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total   1554886650                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   5458633611                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   5458633611                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   5458633611                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   5458633611                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.151563                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.151563                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.035271                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.035271                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.678535                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.678535                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.993068                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.993068                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.116139                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.116139                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.116139                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.116139                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 19076.438839                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 19076.438839                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 44090.125768                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 44090.125768                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 22518.324561                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22518.324561                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  4342.472393                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  4342.472393                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 21390.384500                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 21390.384500                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 21390.384500                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 21390.384500                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            1442                       # number of replacements
system.cpu10.icache.tags.tagsinuse         362.356626                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           4262878                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1809                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2356.483140                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   362.356626                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.707728                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.707728                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         8531435                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        8531435                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      4262878                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       4262878                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      4262878                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        4262878                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      4262878                       # number of overall hits
system.cpu10.icache.overall_hits::total       4262878                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1935                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1935                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1935                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1935                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1935                       # number of overall misses
system.cpu10.icache.overall_misses::total         1935                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     30071996                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     30071996                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     30071996                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     30071996                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     30071996                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     30071996                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      4264813                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      4264813                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      4264813                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      4264813                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      4264813                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      4264813                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000454                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000454                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000454                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000454                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000454                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000454                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 15541.083204                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 15541.083204                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 15541.083204                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 15541.083204                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 15541.083204                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 15541.083204                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          126                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          126                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          126                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1809                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1809                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1809                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1809                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1809                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1809                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     23712503                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     23712503                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     23712503                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     23712503                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     23712503                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     23712503                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000424                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000424                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000424                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000424                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000424                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000424                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 13108.072416                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 13108.072416                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 13108.072416                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 13108.072416                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 13108.072416                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 13108.072416                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               6241719                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         4514695                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect          607113                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            4451656                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               3917637                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           88.004037                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                652308                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect           180337                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                       39998225                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles          5060872                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     28267552                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   6241719                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          4569945                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    34295178                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles               1279518                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         1890                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 4624473                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes              110558                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples         39997701                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.738742                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.206233                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               28320032     70.80%     70.80% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                1175550      2.94%     73.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                3133942      7.84%     81.58% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                7368177     18.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           39997701                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.156050                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.706720                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                4591534                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            27741057                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 6017668                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles             1008229                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles               639213                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved             479326                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 679                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             18212789                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1284                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles               639213                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                5452916                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                345198                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles     26833689                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                 6160502                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles              566183                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             16423861                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                 6579                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                   13                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          20454055                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            74961453                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       17456311                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps            13596995                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                6857059                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts           806670                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts       805845                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 2528335                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            3368641                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           1665510                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          847865                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          53820                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 14128954                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded           1019056                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                13506262                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           22465                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       4059213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined      7709668                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved       270588                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     39997701                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.337676                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.720596                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          31322588     78.31%     78.31% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           4924626     12.31%     90.62% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           2669825      6.67%     97.30% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3           1080662      2.70%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      39997701                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             8970245     66.42%     66.42% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               3993      0.03%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.45% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            3088887     22.87%     89.32% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           1443137     10.68%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             13506262                       # Type of FU issued
system.cpu11.iq.rate                         0.337672                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         67032690                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes        19210180                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses     12767892                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses             13506262                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads         617736                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       824285                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation         5323                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       284268                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads        14672                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           46                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles               639213                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                249984                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              410478                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          15148052                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts          352470                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             3368641                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            1665510                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts           794781                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 2249                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                  93                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents         5323                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect       470645                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect       155719                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts             626364                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            13078853                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             3039411                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts          427409                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                          42                       # number of nop insts executed
system.cpu11.iew.exec_refs                    4468472                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                2978109                       # Number of branches executed
system.cpu11.iew.exec_stores                  1429061                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.326986                       # Inst execution rate
system.cpu11.iew.wb_sent                     12817631                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    12767892                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 6327033                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 8533075                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.319211                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.741472                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts       4059463                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls        748468                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts          606567                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     39163662                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.283140                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     0.813171                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     32412536     82.76%     82.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      4762126     12.16%     94.92% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       718904      1.84%     96.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       830312      2.12%     98.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       166076      0.42%     99.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        62217      0.16%     99.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       109394      0.28%     99.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        50603      0.13%     99.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        51494      0.13%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     39163662                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           10779051                       # Number of instructions committed
system.cpu11.commit.committedOps             11088796                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      3925597                       # Number of memory references committed
system.cpu11.commit.loads                     2544356                       # Number of loads committed
system.cpu11.commit.membars                    163148                       # Number of memory barriers committed
system.cpu11.commit.branches                  2565065                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 8801990                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              53263                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        7159297     64.56%     64.56% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          3902      0.04%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.60% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       2544356     22.95%     87.54% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      1381241     12.46%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        11088796                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               51494                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   53854879                       # The number of ROB reads
system.cpu11.rob.rob_writes                  31150247                       # The number of ROB writes
system.cpu11.timesIdled                           193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      28317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  10779051                       # Number of Instructions Simulated
system.cpu11.committedOps                    11088796                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             3.710737                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       3.710737                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.269488                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.269488                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               13043533                       # number of integer regfile reads
system.cpu11.int_regfile_writes               6801731                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                49082728                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                8628824                       # number of cc regfile writes
system.cpu11.misc_regfile_reads               8503332                       # number of misc regfile reads
system.cpu11.misc_regfile_writes              2297519                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           14129                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         479.661812                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           2377342                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           14633                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          162.464430                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   479.661812                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.936839                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.936839                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         7535624                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        7535624                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      1272000                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1272000                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       777974                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       777974                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data       149370                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       149370                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          918                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          918                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      2049974                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        2049974                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      2049974                       # number of overall hits
system.cpu11.dcache.overall_hits::total       2049974                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       407517                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       407517                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        48303                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        48303                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data       580938                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       580938                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data       123510                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       123510                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       455820                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       455820                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       455820                       # number of overall misses
system.cpu11.dcache.overall_misses::total       455820                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   9664288616                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   9664288616                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   1754668937                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   1754668937                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data  15190576618                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total  15190576618                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data    676025841                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    676025841                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data   1712609880                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total   1712609880                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  11418957553                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  11418957553                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  11418957553                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  11418957553                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      1679517                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      1679517                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       826277                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       826277                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data       730308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       730308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data       124428                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       124428                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      2505794                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      2505794                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      2505794                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      2505794                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.242639                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.242639                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.058459                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.058459                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.795470                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.795470                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.992622                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.992622                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.181906                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.181906                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.181906                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.181906                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 23715.056344                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 23715.056344                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 36326.293129                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 36326.293129                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 26148.361130                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 26148.361130                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  5473.450255                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  5473.450255                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 25051.462316                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 25051.462316                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 25051.462316                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 25051.462316                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          302                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     5.866667                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    23.230769                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          711                       # number of writebacks
system.cpu11.dcache.writebacks::total             711                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       175416                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       175416                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        25227                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        25227                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data        87945                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        87945                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       200643                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       200643                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       200643                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       200643                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       232101                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       232101                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        23076                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        23076                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data       492993                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total       492993                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data       123510                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total       123510                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       255177                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       255177                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       255177                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       255177                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   4369415656                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   4369415656                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   1054578399                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   1054578399                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data  11265253289                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total  11265253289                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data    564171659                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    564171659                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data   1456824120                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total   1456824120                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   5423994055                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   5423994055                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   5423994055                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   5423994055                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.138195                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.138195                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.027928                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.027928                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.675048                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.675048                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.992622                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.992622                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.101835                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.101835                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.101835                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.101835                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 18825.492592                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 18825.492592                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 45700.225299                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 45700.225299                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 22850.736804                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22850.736804                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  4567.821707                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  4567.821707                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 21255.810888                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 21255.810888                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 21255.810888                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 21255.810888                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            1518                       # number of replacements
system.cpu11.icache.tags.tagsinuse         373.637535                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           4622439                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1897                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         2436.710069                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   373.637535                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.729761                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.729761                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         9250843                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        9250843                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      4622439                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       4622439                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      4622439                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        4622439                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      4622439                       # number of overall hits
system.cpu11.icache.overall_hits::total       4622439                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         2034                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         2034                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         2034                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         2034                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         2034                       # number of overall misses
system.cpu11.icache.overall_misses::total         2034                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     30903993                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     30903993                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     30903993                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     30903993                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     30903993                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     30903993                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      4624473                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      4624473                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      4624473                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      4624473                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      4624473                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      4624473                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000440                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000440                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000440                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000440                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000440                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000440                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 15193.703540                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 15193.703540                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 15193.703540                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 15193.703540                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 15193.703540                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 15193.703540                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          137                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          137                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          137                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1897                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1897                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1897                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1897                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1897                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1897                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     24347506                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     24347506                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     24347506                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     24347506                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     24347506                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     24347506                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000410                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000410                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000410                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000410                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000410                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 12834.742225                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 12834.742225                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 12834.742225                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 12834.742225                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 12834.742225                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 12834.742225                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               6549378                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         4821538                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect          607775                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            4748231                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               4194574                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           88.339721                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                653484                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect           179131                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                       39998032                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles          5755455                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     29952292                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   6549378                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          4848058                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    33594101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles               1291014                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles         2576                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 5316270                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes              113972                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples         39997640                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.781560                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.226884                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               27663591     69.16%     69.16% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                1169850      2.92%     72.09% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                3401890      8.51%     80.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                7762309     19.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           39997640                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.163743                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.748844                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                5271997                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            26394461                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 6735762                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              950479                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles               644941                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved             479589                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 701                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             19860620                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1330                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles               644941                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                6119667                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                349104                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles     25517275                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 6834025                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles              532628                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             18067266                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 7034                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          21979185                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            82685161                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       19339496                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps            15122283                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                6856896                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts           772615                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts       771949                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 2437057                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            4025477                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           1972919                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads         1190510                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          45892                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 15796329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded            981631                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                15113299                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           25235                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       4080207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined      7873666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved       265108                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     39997640                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.377855                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.753829                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          30431458     76.08%     76.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           5135098     12.84%     88.92% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           3315051      8.29%     97.21% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3           1116033      2.79%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      39997640                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             9614436     63.62%     63.62% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               4240      0.03%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            3736869     24.73%     88.37% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           1757754     11.63%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             15113299                       # Type of FU issued
system.cpu12.iq.rate                         0.377851                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         70249473                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes        20860862                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses     14364094                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses             15113299                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads         949450                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       836287                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation         4834                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       282309                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads        15203                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          101                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles               644941                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                253028                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              395695                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          16778021                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts          354602                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             4025477                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            1972919                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts           759937                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 2313                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents         4834                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect       471066                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect       155974                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts             627040                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            14686975                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             3689101                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts          426324                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                          61                       # number of nop insts executed
system.cpu12.iew.exec_refs                    5431105                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                3278281                       # Number of branches executed
system.cpu12.iew.exec_stores                  1742004                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.367192                       # Inst execution rate
system.cpu12.iew.wb_sent                     14420607                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    14364094                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 7298615                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 9556311                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.359120                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.763748                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts       4080458                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls        716522                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts          607209                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     39157565                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.324273                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     0.859949                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     31548026     80.57%     80.57% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      5257777     13.43%     93.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       728332      1.86%     95.85% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3      1170205      2.99%     98.84% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       171153      0.44%     99.28% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        63682      0.16%     99.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       113179      0.29%     99.73% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        51090      0.13%     99.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        54121      0.14%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     39157565                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           12370458                       # Number of instructions committed
system.cpu12.commit.committedOps             12697750                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      4879798                       # Number of memory references committed
system.cpu12.commit.loads                     3189189                       # Number of loads committed
system.cpu12.commit.membars                    160894                       # Number of memory barriers committed
system.cpu12.commit.branches                  2875527                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                10105649                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              56727                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        7813808     61.54%     61.54% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          4144      0.03%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.57% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       3189189     25.12%     86.69% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      1690609     13.31%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        12697750                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               54121                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   55409219                       # The number of ROB reads
system.cpu12.rob.rob_writes                  34415668                       # The number of ROB writes
system.cpu12.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                           392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      28510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  12370458                       # Number of Instructions Simulated
system.cpu12.committedOps                    12697750                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             3.233351                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       3.233351                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.309277                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.309277                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               14937747                       # number of integer regfile reads
system.cpu12.int_regfile_writes               7451469                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                55741538                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                9495243                       # number of cc regfile writes
system.cpu12.misc_regfile_reads               9432892                       # number of misc regfile reads
system.cpu12.misc_regfile_writes              2150324                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           16004                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         481.019340                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           3065100                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           16510                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          185.651121                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   481.019340                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.939491                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.939491                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         8789446                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        8789446                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      1626431                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1626431                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data      1119211                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      1119211                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data       148290                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       148290                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          847                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          847                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      2745642                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        2745642                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      2745642                       # number of overall hits
system.cpu12.dcache.overall_hits::total       2745642                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       410882                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       410882                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        51348                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        51348                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data       541191                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       541191                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data       113810                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       113810                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       462230                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       462230                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       462230                       # number of overall misses
system.cpu12.dcache.overall_misses::total       462230                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   9629922731                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   9629922731                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   1869490733                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   1869490733                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data  14306360778                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total  14306360778                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data    740209348                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    740209348                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data   1488809334                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total   1488809334                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  11499413464                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  11499413464                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  11499413464                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  11499413464                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      2037313                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      2037313                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data      1170559                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      1170559                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data       689481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       689481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data       114657                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       114657                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      3207872                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      3207872                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      3207872                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      3207872                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.201678                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.201678                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.043866                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.043866                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.784925                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.784925                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.992613                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.992613                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.144092                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.144092                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.144092                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.144092                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 23437.197860                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 23437.197860                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 36408.248286                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 36408.248286                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 26434.956934                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 26434.956934                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  6503.904297                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6503.904297                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 24878.120122                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 24878.120122                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 24878.120122                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 24878.120122                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          754                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              40                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            31                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     4.375000                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    24.322581                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          710                       # number of writebacks
system.cpu12.dcache.writebacks::total             710                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       176242                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       176242                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        26709                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        26709                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data        85002                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        85002                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       202951                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       202951                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       202951                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       202951                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       234640                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       234640                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        24639                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        24639                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data       456189                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total       456189                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data       113810                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total       113810                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       259279                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       259279                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       259279                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       259279                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   4353406112                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   4353406112                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   1132539832                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   1132539832                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data  10595540720                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total  10595540720                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data    611425152                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    611425152                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data   1279226166                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total   1279226166                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   5485945944                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   5485945944                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   5485945944                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   5485945944                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.115171                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.115171                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.021049                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.021049                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.661641                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.661641                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.992613                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.992613                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.080826                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.080826                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.080826                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.080826                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 18553.554859                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 18553.554859                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 45965.332684                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 45965.332684                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 23226.208260                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23226.208260                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  5372.332414                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  5372.332414                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 21158.466147                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 21158.466147                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 21158.466147                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 21158.466147                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            1426                       # number of replacements
system.cpu12.icache.tags.tagsinuse         369.581510                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           5314328                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1801                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         2950.765130                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   369.581510                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.721839                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.721839                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          375                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        10634341                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       10634341                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      5314328                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       5314328                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      5314328                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        5314328                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      5314328                       # number of overall hits
system.cpu12.icache.overall_hits::total       5314328                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1942                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1942                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1942                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1942                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1942                       # number of overall misses
system.cpu12.icache.overall_misses::total         1942                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     29413998                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     29413998                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     29413998                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     29413998                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     29413998                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     29413998                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      5316270                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      5316270                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      5316270                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      5316270                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      5316270                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      5316270                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000365                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000365                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000365                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000365                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000365                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 15146.239959                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 15146.239959                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 15146.239959                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 15146.239959                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 15146.239959                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 15146.239959                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          141                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          141                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          141                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1801                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1801                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1801                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1801                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1801                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1801                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     23054502                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     23054502                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     23054502                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     23054502                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     23054502                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     23054502                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000339                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000339                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000339                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000339                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 12800.945031                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 12800.945031                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 12800.945031                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 12800.945031                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 12800.945031                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 12800.945031                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               7811080                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         6409162                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect          473945                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            6171796                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits               5779424                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           93.642499                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                566711                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect           140142                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                       39997802                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles         10087518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     36990733                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   7811080                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          6346135                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    29394953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles               1027916                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          930                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 9723367                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes               94230                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         39997360                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.956687                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.283588                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               24872224     62.18%     62.18% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 966617      2.42%     64.60% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                5177232     12.94%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                8981287     22.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           39997360                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.195288                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.924819                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                9533150                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            18525322                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                10764153                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              661294                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles               513441                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved             372762                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 632                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             29073827                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1277                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles               513441                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles               10172839                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                295443                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles     17872778                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                10780653                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles              362206                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             27683571                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  30                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 5460                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                   12                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          30657396                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups           129399186                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       31217994                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps            25159776                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                5497614                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts           542236                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts       542269                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1755045                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            8512114                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           4200977                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads         3618402                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          50888                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 25934959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded            707546                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                25293843                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           22935                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       3261145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined      6482102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved       195774                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     39997360                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.632388                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.879916                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          24577636     61.45%     61.45% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           6506356     16.27%     77.72% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           7952617     19.88%     97.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            960751      2.40%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      39997360                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu            12965544     51.26%     51.26% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               3858      0.02%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.27% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            8279959     32.74%     84.01% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           4044482     15.99%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             25293843                       # Type of FU issued
system.cpu13.iq.rate                         0.632381                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         90607981                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes        29905465                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses     24688736                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses             25293843                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads        3426670                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       665420                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation         3271                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       221228                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads        12532                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles               513441                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                207853                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              289716                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          26642525                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts          262599                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             8512114                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            4200977                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts           532991                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 2071                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents         3271                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect       363147                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect       126231                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts             489378                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            24960045                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             8242575                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts          333798                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                          20                       # number of nop insts executed
system.cpu13.iew.exec_refs                   12271692                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                5214173                       # Number of branches executed
system.cpu13.iew.exec_stores                  4029117                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.624035                       # Inst execution rate
system.cpu13.iew.wb_sent                     24746508                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    24688736                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                13804237                       # num instructions producing a value
system.cpu13.iew.wb_consumers                15697443                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.617252                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.879394                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts       3261217                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls        511771                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts          473428                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     39322527                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.594605                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.040162                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     25506993     64.87%     64.87% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      9206770     23.41%     88.28% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       598324      1.52%     89.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3      3624649      9.22%     99.02% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       144478      0.37%     99.39% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        57639      0.15%     99.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        95034      0.24%     99.77% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        41439      0.11%     99.88% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        47201      0.12%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     39322527                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           23082298                       # Number of instructions committed
system.cpu13.commit.committedOps             23381357                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                     11826441                       # Number of memory references committed
system.cpu13.commit.loads                     7846693                       # Number of loads committed
system.cpu13.commit.membars                    122759                       # Number of memory barriers committed
system.cpu13.commit.branches                  4915912                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                18698567                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              51024                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu       11551151     49.40%     49.40% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          3765      0.02%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.42% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       7846693     33.56%     82.98% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      3979748     17.02%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        23381357                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               47201                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   65410445                       # The number of ROB reads
system.cpu13.rob.rob_writes                  53975349                       # The number of ROB writes
system.cpu13.timesIdled                           169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                           442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      28740                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  23082298                       # Number of Instructions Simulated
system.cpu13.committedOps                    23381357                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.732834                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.732834                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.577089                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.577089                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               27770215                       # number of integer regfile reads
system.cpu13.int_regfile_writes              11270015                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                99912409                       # number of cc regfile reads
system.cpu13.cc_regfile_writes               15386121                       # number of cc regfile writes
system.cpu13.misc_regfile_reads              15963871                       # number of misc regfile reads
system.cpu13.misc_regfile_writes              1455512                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           12959                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         482.603294                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           7828914                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           13467                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          581.340610                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   482.603294                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.942585                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.942585                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        17549564                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       17549564                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      4009856                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       4009856                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      3582782                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      3582782                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data       110656                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       110656                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data         1368                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1368                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      7592638                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        7592638                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      7592638                       # number of overall hits
system.cpu13.dcache.overall_hits::total       7592638                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       328404                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       328404                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        46253                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        46253                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data       355739                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       355739                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data        80071                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        80071                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       374657                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       374657                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       374657                       # number of overall misses
system.cpu13.dcache.overall_misses::total       374657                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   7424021590                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   7424021590                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   1680767525                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   1680767525                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data   9615263776                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   9615263776                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data    681290458                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    681290458                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data    941774467                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total    941774467                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   9104789115                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   9104789115                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   9104789115                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   9104789115                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      4338260                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      4338260                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      3629035                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      3629035                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data       466395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       466395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data        81439                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        81439                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      7967295                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      7967295                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      7967295                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      7967295                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.075699                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.075699                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.012745                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.012745                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.762742                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.762742                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.983202                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.983202                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.047024                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.047024                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.047024                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.047024                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 22606.367736                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 22606.367736                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 36338.562364                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 36338.562364                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 27028.984104                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 27028.984104                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  8508.579361                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  8508.579361                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 24301.665563                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 24301.665563                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 24301.665563                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 24301.665563                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          535                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            21                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     5.857143                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    25.476190                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          826                       # number of writebacks
system.cpu13.dcache.writebacks::total             826                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       141486                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       141486                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        24147                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        24147                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data        62355                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        62355                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       165633                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       165633                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       165633                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       165633                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       186918                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       186918                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        22106                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        22106                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data       293384                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total       293384                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data        80071                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        80071                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       209024                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       209024                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       209024                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       209024                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   3322718146                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   3322718146                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   1038179030                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   1038179030                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data   7064736151                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total   7064736151                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data    547282542                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    547282542                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data    838090033                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total    838090033                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   4360897176                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   4360897176                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   4360897176                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   4360897176                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.043086                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.043086                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.006091                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.006091                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.629046                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.629046                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.983202                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.983202                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.026235                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.026235                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.026235                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.026235                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 17776.341208                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 17776.341208                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 46963.676377                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 46963.676377                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 24080.168486                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24080.168486                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  6834.965743                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  6834.965743                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 20863.140960                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 20863.140960                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 20863.140960                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 20863.140960                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            1371                       # number of replacements
system.cpu13.icache.tags.tagsinuse         352.254304                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           9721514                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1728                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         5625.876157                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   352.254304                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.687997                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.687997                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        19448462                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       19448462                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      9721514                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       9721514                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      9721514                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        9721514                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      9721514                       # number of overall hits
system.cpu13.icache.overall_hits::total       9721514                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1853                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1853                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1853                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1853                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1853                       # number of overall misses
system.cpu13.icache.overall_misses::total         1853                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     28157495                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     28157495                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     28157495                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     28157495                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     28157495                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     28157495                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      9723367                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      9723367                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      9723367                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      9723367                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      9723367                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      9723367                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000191                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000191                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 15195.626012                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 15195.626012                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 15195.626012                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 15195.626012                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 15195.626012                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 15195.626012                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          125                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          125                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          125                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1728                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1728                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1728                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1728                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1728                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1728                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     22209505                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     22209505                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     22209505                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     22209505                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     22209505                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     22209505                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 12852.722801                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 12852.722801                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 12852.722801                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 12852.722801                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 12852.722801                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 12852.722801                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               7093298                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         5405916                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect          577174                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            5256246                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               4780669                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           90.952155                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                655632                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect           168127                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                       39997627                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles          7335502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     32693373                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   7093298                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          5436301                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    32043039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles               1235220                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          722                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 6908833                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes              110670                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         39996874                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.850898                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.253953                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               26583117     66.46%     66.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                1083027      2.71%     69.17% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                4041938     10.11%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                8288792     20.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           39996874                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.177343                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.817383                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                6766955                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            23618735                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 8151331                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              842777                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles               617076                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved             462031                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 625                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             23079107                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1329                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles               617076                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                7558198                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                327621                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles     22828029                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                 8198548                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles              467402                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             21382386                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                 5873                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                    4                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          25009972                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            98638302                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       23339373                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps            18474508                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                6535446                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts           693896                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts       693517                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 2220295                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            5531211                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           2707832                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads         2007667                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          43805                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 19245995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded            893234                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                18578099                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           23242                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       3855966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined      7428207                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved       247847                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     39996874                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.464489                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.808183                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          28441017     71.11%     71.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           5599143     14.00%     85.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           4891186     12.23%     97.34% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3           1065528      2.66%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      39996874                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu            10801017     58.14%     58.14% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               3985      0.02%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.16% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            5261203     28.32%     86.48% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           2511894     13.52%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             18578099                       # Type of FU issued
system.cpu14.iq.rate                         0.464480                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         77176314                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes        23997520                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses     17849014                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses             18578099                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads        1782701                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       784477                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation         4171                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       259388                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads        13902                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles               617076                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                231905                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              363606                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          20139252                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts          352245                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             5531211                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            2707832                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts           682080                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 2419                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                  59                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents         4171                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect       445961                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect       149834                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts             595795                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            18165121                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             5216626                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts          412978                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                          23                       # number of nop insts executed
system.cpu14.iew.exec_refs                    7713620                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                3946588                       # Number of branches executed
system.cpu14.iew.exec_stores                  2496994                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.454155                       # Inst execution rate
system.cpu14.iew.wb_sent                     17907225                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    17849014                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 9480096                       # num instructions producing a value
system.cpu14.iew.wb_consumers                11606995                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.446252                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.816757                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts       3856135                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls        645386                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts          576640                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     39198593                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.415404                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     0.933292                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     29525298     75.32%     75.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      6546163     16.70%     92.02% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       695853      1.78%     93.80% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      1998805      5.10%     98.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       165040      0.42%     99.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        62902      0.16%     99.48% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       107408      0.27%     99.75% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        47146      0.12%     99.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        49978      0.13%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     39198593                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           15970946                       # Number of instructions committed
system.cpu14.commit.committedOps             16283248                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      7195174                       # Number of memory references committed
system.cpu14.commit.loads                     4746731                       # Number of loads committed
system.cpu14.commit.membars                    150614                       # Number of memory barriers committed
system.cpu14.commit.branches                  3565038                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                12984075                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              53305                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        9084153     55.79%     55.79% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          3921      0.02%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.81% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       4746731     29.15%     84.96% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      2448443     15.04%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        16283248                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               49978                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   58778541                       # The number of ROB reads
system.cpu14.rob.rob_writes                  41095572                       # The number of ROB writes
system.cpu14.timesIdled                           176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                           753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      28915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  15970946                       # Number of Instructions Simulated
system.cpu14.committedOps                    16283248                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.504399                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.504399                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.399297                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.399297                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               19231110                       # number of integer regfile reads
system.cpu14.int_regfile_writes               8732330                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                70606763                       # number of cc regfile reads
system.cpu14.cc_regfile_writes               11489329                       # number of cc regfile writes
system.cpu14.misc_regfile_reads              11625040                       # number of misc regfile reads
system.cpu14.misc_regfile_writes              1890407                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           13737                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         482.055230                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           4657235                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           14243                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          326.984133                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   482.055230                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.941514                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.941514                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        11695313                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       11695313                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      2425668                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       2425668                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      1944010                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      1944010                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data       137592                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       137592                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data         1401                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1401                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      4369678                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        4369678                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      4369678                       # number of overall hits
system.cpu14.dcache.overall_hits::total       4369678                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       389234                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       389234                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        48128                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        48128                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data       471897                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       471897                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data        95062                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        95062                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       437362                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       437362                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       437362                       # number of overall misses
system.cpu14.dcache.overall_misses::total       437362                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   8985246342                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   8985246342                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   1757600277                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   1757600277                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data  12803374431                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total  12803374431                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data    712702406                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    712702406                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data   1195137333                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total   1195137333                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  10742846619                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  10742846619                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  10742846619                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  10742846619                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      2814902                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      2814902                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      1992138                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      1992138                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data       609489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       609489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data        96463                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        96463                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      4807040                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      4807040                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      4807040                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      4807040                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.138276                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.138276                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.024159                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.024159                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.774250                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.774250                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.985476                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.985476                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.090984                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.090984                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.090984                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.090984                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 23084.433379                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 23084.433379                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 36519.287670                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 36519.287670                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 27131.713978                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 27131.713978                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  7497.237655                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  7497.237655                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 24562.825803                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 24562.825803                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 24562.825803                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 24562.825803                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          966                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            33                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     6.111111                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    29.272727                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          517                       # number of writebacks
system.cpu14.dcache.writebacks::total             517                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       166755                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       166755                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        25224                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        25224                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data        78910                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        78910                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       191979                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       191979                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       191979                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       191979                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       222479                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       222479                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        22904                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        22904                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data       392987                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total       392987                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data        95062                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        95062                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       245383                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       245383                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       245383                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       245383                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   4079197950                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   4079197950                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   1070364960                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   1070364960                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data   9483777149                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total   9483777149                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data    577769594                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    577769594                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data   1047585667                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total   1047585667                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   5149562910                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   5149562910                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   5149562910                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   5149562910                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.079036                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.079036                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.011497                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.011497                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.644781                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.644781                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.985476                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.985476                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.051047                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.051047                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.051047                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.051047                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 18335.204446                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 18335.204446                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 46732.665037                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 46732.665037                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 24132.546748                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24132.546748                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  6077.818624                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  6077.818624                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 20985.817722                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 20985.817722                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 20985.817722                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 20985.817722                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            1360                       # number of replacements
system.cpu14.icache.tags.tagsinuse         364.564036                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           6906967                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1730                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         3992.466474                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   364.564036                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.712039                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.712039                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        13819397                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       13819397                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      6906967                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       6906967                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      6906967                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        6906967                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      6906967                       # number of overall hits
system.cpu14.icache.overall_hits::total       6906967                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1866                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1866                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1866                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1866                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1866                       # number of overall misses
system.cpu14.icache.overall_misses::total         1866                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     29170892                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     29170892                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     29170892                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     29170892                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     29170892                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     29170892                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      6908833                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      6908833                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      6908833                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      6908833                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      6908833                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      6908833                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000270                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000270                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000270                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000270                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000270                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000270                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 15632.846731                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 15632.846731                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 15632.846731                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 15632.846731                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 15632.846731                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 15632.846731                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          135                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          135                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          135                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1731                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1731                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1731                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1731                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1731                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1731                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     22905576                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     22905576                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     22905576                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     22905576                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     22905576                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     22905576                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000251                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000251                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000251                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000251                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 13232.568458                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 13232.568458                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 13232.568458                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 13232.568458                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 13232.568458                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 13232.568458                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               7193679                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         5531461                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect          558312                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            5405627                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               4933057                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           91.257813                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                648153                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect           163102                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                       39997443                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles          7722826                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     33147668                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   7193679                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          5581210                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    31675682                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles               1194766                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          679                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 7308948                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes              108379                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples         39996571                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.862293                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.256744                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               26387912     65.98%     65.98% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                1059192      2.65%     68.62% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                4218835     10.55%     79.17% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                8330632     20.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           39996571                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.179853                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.828745                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                7168612                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            22882501                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 8533616                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              814997                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles               596845                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved             458616                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 621                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             23955631                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1346                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles               596845                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                7930388                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                316937                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles     22116926                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                 8582698                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles              452777                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             22325121                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 5969                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          25890497                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups           103242121                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       24530935                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps            19533801                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                6356690                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts           670915                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts       670605                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 2142773                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            5969027                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           2935820                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads         2233815                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          45158                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 20247639                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded            862454                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                19617868                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued           22667                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       3728799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined      7127317                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved       238374                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     39996571                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.490489                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.822880                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          27859263     69.65%     69.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           5719880     14.30%     83.96% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           5354296     13.39%     97.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3           1063132      2.66%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      39996571                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu            11150077     56.84%     56.84% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               4126      0.02%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.86% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            5717290     29.14%     86.00% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           2746375     14.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             19617868                       # Type of FU issued
system.cpu15.iq.rate                         0.490478                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         79254974                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes        24841198                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses     18907308                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses             19617868                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads        2025342                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       752788                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation         4158                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       253973                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads        14053                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles               596845                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                225196                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              350072                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          21110115                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts          355380                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             5969027                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            2935820                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts           659592                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 2285                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents         4158                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect       431762                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect       144817                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts             576579                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            19214061                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             5673778                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts          403807                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                          22                       # number of nop insts executed
system.cpu15.iew.exec_refs                    8404881                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                4141943                       # Number of branches executed
system.cpu15.iew.exec_stores                  2731103                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.480382                       # Inst execution rate
system.cpu15.iew.wb_sent                     18963426                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    18907308                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                10153672                       # num instructions producing a value
system.cpu15.iew.wb_consumers                12276706                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.472713                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.827068                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts       3728914                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls        624079                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts          557774                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     39222890                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.443142                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     0.954209                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     28910324     73.71%     73.71% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      6962535     17.75%     91.46% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       682357      1.74%     93.20% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      2238835      5.71%     98.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       161490      0.41%     99.32% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        62841      0.16%     99.48% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       105461      0.27%     99.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        47770      0.12%     99.87% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        51277      0.13%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     39222890                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           17059765                       # Number of instructions committed
system.cpu15.commit.committedOps             17381291                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      7898084                       # Number of memory references committed
system.cpu15.commit.loads                     5216238                       # Number of loads committed
system.cpu15.commit.membars                    145144                       # Number of memory barriers committed
system.cpu15.commit.branches                  3768671                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                13875735                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              54531                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        9479167     54.54%     54.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          4040      0.02%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       5216238     30.01%     84.57% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      2681846     15.43%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        17381291                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               51277                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   59789391                       # The number of ROB reads
system.cpu15.rob.rob_writes                  43011886                       # The number of ROB writes
system.cpu15.timesIdled                           183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      29099                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  17059765                       # Number of Instructions Simulated
system.cpu15.committedOps                    17381291                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.344548                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.344548                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.426521                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.426521                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               20558240                       # number of integer regfile reads
system.cpu15.int_regfile_writes               9139331                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                75108252                       # number of cc regfile reads
system.cpu15.cc_regfile_writes               12093606                       # number of cc regfile writes
system.cpu15.misc_regfile_reads              12265923                       # number of misc regfile reads
system.cpu15.misc_regfile_writes              1829424                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           13910                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         479.177401                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           5148602                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           14415                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          357.169754                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   479.177401                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.935893                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.935893                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        12599469                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       12599469                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      2671347                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       2671347                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      2190421                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      2190421                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data       133467                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       133467                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data         1467                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1467                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      4861768                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        4861768                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      4861768                       # number of overall hits
system.cpu15.dcache.overall_hits::total       4861768                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       377432                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       377432                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        49609                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        49609                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data       456051                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       456051                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data        94878                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        94878                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       427041                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       427041                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       427041                       # number of overall misses
system.cpu15.dcache.overall_misses::total       427041                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   8732107688                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   8732107688                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   1820441571                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   1820441571                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data  12289452445                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total  12289452445                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data    712321885                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    712321885                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data   1197223295                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total   1197223295                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  10552549259                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  10552549259                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  10552549259                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  10552549259                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      3048779                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      3048779                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      2240030                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      2240030                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data       589518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       589518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data        96345                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        96345                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      5288809                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      5288809                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      5288809                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      5288809                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.123798                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.123798                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.022147                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.022147                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.773600                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.773600                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.984773                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.984773                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.080744                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.080744                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.080744                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.080744                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 23135.578562                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 23135.578562                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 36695.792517                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 36695.792517                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 26947.539738                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 26947.539738                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  7507.766658                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  7507.766658                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 24710.857409                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 24710.857409                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 24710.857409                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 24710.857409                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          946                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            35                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     5.800000                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    27.028571                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          764                       # number of writebacks
system.cpu15.dcache.writebacks::total             764                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       161656                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       161656                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        26061                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        26061                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data        76166                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        76166                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       187717                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       187717                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       187717                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       187717                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       215776                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       215776                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        23548                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        23548                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data       379885                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total       379885                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data        94878                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        94878                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       239324                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       239324                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       239324                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       239324                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   3955988645                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   3955988645                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   1106771770                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   1106771770                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data   9073809443                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total   9073809443                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data    579902115                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    579902115                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data   1047766705                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total   1047766705                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   5062760415                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   5062760415                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   5062760415                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   5062760415                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.070775                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.070775                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.010512                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.010512                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.644399                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.644399                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.984773                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.984773                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.045251                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.045251                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.045251                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.045251                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 18333.775049                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 18333.775049                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 47000.669696                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 47000.669696                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 23885.674462                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23885.674462                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  6112.081990                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  6112.081990                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 21154.420012                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 21154.420012                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 21154.420012                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 21154.420012                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            1359                       # number of replacements
system.cpu15.icache.tags.tagsinuse         357.917965                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           7307100                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1722                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         4243.379791                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   357.917965                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.699059                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.699059                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        14619618                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       14619618                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      7307100                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       7307100                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      7307100                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        7307100                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      7307100                       # number of overall hits
system.cpu15.icache.overall_hits::total       7307100                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1848                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1848                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1848                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1848                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1848                       # number of overall misses
system.cpu15.icache.overall_misses::total         1848                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     29398431                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     29398431                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     29398431                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     29398431                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     29398431                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     29398431                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      7308948                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      7308948                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      7308948                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      7308948                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      7308948                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      7308948                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000253                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000253                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 15908.241883                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 15908.241883                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 15908.241883                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 15908.241883                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 15908.241883                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 15908.241883                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          126                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          126                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          126                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1722                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1722                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1722                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1722                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1722                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1722                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     23276550                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     23276550                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     23276550                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     23276550                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     23276550                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     23276550                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000236                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000236                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000236                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000236                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000236                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000236                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 13517.160279                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 13517.160279                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 13517.160279                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 13517.160279                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 13517.160279                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 13517.160279                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups               7920774                       # Number of BP lookups
system.cpu16.branchPred.condPredicted         6544706                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect          460895                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups            6334345                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits               5919563                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           93.451857                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                569088                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect           135062                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                       39997224                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles         10510361                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                     37646712                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                   7920774                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches          6488651                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                    28983007                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles               1002420                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles         2154                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                10144623                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes               87916                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples         39996733                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.974470                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.288103                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0               24584959     61.47%     61.47% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                 968037      2.42%     63.89% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                5323621     13.31%     77.20% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                9120116     22.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total           39996733                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.198033                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      0.941233                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                9946322                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles            17737027                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                11179844                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles              632882                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles               500658                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved             366844                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                 664                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts             30026720                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                1288                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles               500658                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles               10565027                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                313201                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles     17085450                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                11188514                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles              343883                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts             28678356                       # Number of instructions processed by rename
system.cpu16.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.IQFullEvents                 7012                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.LQFullEvents                   35                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.SQFullEvents                   95                       # Number of times rename has blocked due to SQ full
system.cpu16.rename.RenamedOperands          31603150                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups           134163338                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups       32423577                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps            25988520                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                5614624                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts           513366                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts       512790                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                 1677777                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads            8948939                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores           4417555                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads         3841013                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores        2483098                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                 26979462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded            672114                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                26135863                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued          105159                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined       3362259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined      7074027                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved       186795                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples     39996733                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.653450                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.747124                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0          20129559     50.33%     50.33% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1          13964084     34.91%     85.24% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2           5537491     13.84%     99.09% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3            365599      0.91%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total      39996733                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                685313     14.19%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%     14.19% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead              3983284     82.49%     96.68% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite              160276      3.32%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu            13221267     50.59%     50.59% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult               3753      0.01%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.60% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead            8669692     33.17%     83.77% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite           4241151     16.23%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total             26135863                       # Type of FU issued
system.cpu16.iq.rate                         0.653442                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                   4828873                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.184760                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads         97202491                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes        31015200                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses     25564193                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses             30964736                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads        3652066                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads       689265                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation         1368                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores       237832                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads        12641                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked           79                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles               500658                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                224421                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles              276978                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts          27651623                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts          251510                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts             8948939                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts            4417555                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts           503444                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                 2365                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents         1368                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect       357515                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect       124357                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts             481872                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts            25776491                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts             8610341                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts          359372                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                          47                       # number of nop insts executed
system.cpu16.iew.exec_refs                   12839067                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                5381999                       # Number of branches executed
system.cpu16.iew.exec_stores                  4228726                       # Number of stores executed
system.cpu16.iew.exec_rate                   0.644457                       # Inst execution rate
system.cpu16.iew.wb_sent                     25622596                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                    25564193                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                14424721                       # num instructions producing a value
system.cpu16.iew.wb_consumers                16367172                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     0.639149                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.881320                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts       3362343                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls        485318                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts          460343                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples     39321499                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.617711                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     0.989943                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0     23594775     60.00%     60.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1     10785496     27.43%     87.43% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2      3166749      8.05%     95.49% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3       233509      0.59%     96.08% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4      1406956      3.58%     99.66% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        45257      0.12%     99.77% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6        38319      0.10%     99.87% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7        17734      0.05%     99.92% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        32704      0.08%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total     39321499                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts           23994225                       # Number of instructions committed
system.cpu16.commit.committedOps             24289314                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                     12439395                       # Number of memory references committed
system.cpu16.commit.loads                     8259673                       # Number of loads committed
system.cpu16.commit.membars                    117838                       # Number of memory barriers committed
system.cpu16.commit.branches                  5085452                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                19429784                       # Number of committed integer instructions.
system.cpu16.commit.function_calls              49982                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu       11846268     48.77%     48.77% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult          3651      0.02%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.79% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead       8259673     34.01%     82.79% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite      4179722     17.21%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total        24289314                       # Class of committed instruction
system.cpu16.commit.bw_lim_events               32704                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                   66432399                       # The number of ROB reads
system.cpu16.rob.rob_writes                  55992723                       # The number of ROB writes
system.cpu16.timesIdled                           142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                           491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                      29318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                  23994225                       # Number of Instructions Simulated
system.cpu16.committedOps                    24289314                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             1.666952                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       1.666952                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             0.599897                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.599897                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads               28838674                       # number of integer regfile reads
system.cpu16.int_regfile_writes              11582051                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads               103581317                       # number of cc regfile reads
system.cpu16.cc_regfile_writes               15879245                       # number of cc regfile writes
system.cpu16.misc_regfile_reads              16544516                       # number of misc regfile reads
system.cpu16.misc_regfile_writes              1363215                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements           13584                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         480.395984                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs           8233008                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs           14090                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs          584.315685                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   480.395984                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.938273                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.938273                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        18250788                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       18250788                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data      4198713                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total       4198713                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data      3805018                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total      3805018                       # number of WriteReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data        99933                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total        99933                       # number of LoadLockedReq hits
system.cpu16.dcache.StoreCondReq_hits::cpu16.data          805                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total          805                       # number of StoreCondReq hits
system.cpu16.dcache.demand_hits::cpu16.data      8003731                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total        8003731                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data      8003731                       # number of overall hits
system.cpu16.dcache.overall_hits::total       8003731                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data       317483                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       317483                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data        45616                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        45616                       # number of WriteReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data       332561                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total       332561                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data        77557                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        77557                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data       363099                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       363099                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data       363099                       # number of overall misses
system.cpu16.dcache.overall_misses::total       363099                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data   6985962581                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total   6985962581                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data   1651041473                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total   1651041473                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data   9024373710                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   9024373710                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data    689603960                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    689603960                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data    887969576                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total    887969576                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data   8637004054                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total   8637004054                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data   8637004054                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total   8637004054                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data      4516196                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total      4516196                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data      3850634                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total      3850634                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data       432494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       432494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data        78362                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total        78362                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data      8366830                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total      8366830                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data      8366830                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total      8366830                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.070299                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.070299                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.011846                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.011846                       # miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.768938                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.768938                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data     0.989727                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.989727                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.043397                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.043397                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.043397                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.043397                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 22004.209929                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 22004.209929                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 36194.350075                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 36194.350075                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 27135.995231                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 27135.995231                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data  8891.576002                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  8891.576002                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 23786.912258                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 23786.912258                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 23786.912258                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 23786.912258                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets          975                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs              32                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets            35                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs     3.531250                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    27.857143                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks          667                       # number of writebacks
system.cpu16.dcache.writebacks::total             667                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data       138147                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total       138147                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data        23323                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total        23323                       # number of WriteReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::cpu16.data        53241                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        53241                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data       161470                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total       161470                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data       161470                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total       161470                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data       179336                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total       179336                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data        22293                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total        22293                       # number of WriteReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data       279320                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total       279320                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data        77557                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        77557                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data       201629                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total       201629                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data       201629                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total       201629                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data   2981304179                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total   2981304179                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data   1034461470                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total   1034461470                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data   6853316136                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total   6853316136                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data    555716040                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    555716040                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data    791836424                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total    791836424                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data   4015765649                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total   4015765649                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data   4015765649                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total   4015765649                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.039710                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.039710                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.005789                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.005789                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.645836                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.645836                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data     0.989727                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.989727                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.024099                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.024099                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.024099                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.024099                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 16624.125546                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 16624.125546                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 46402.972682                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 46402.972682                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data 24535.715796                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24535.715796                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data  7165.259616                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total  7165.259616                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 19916.607477                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 19916.607477                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 19916.607477                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 19916.607477                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements            1408                       # number of replacements
system.cpu16.icache.tags.tagsinuse         363.208620                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs          10142704                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs            1776                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs         5710.981982                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst   363.208620                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.709392                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.709392                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses        20291022                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses       20291022                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst     10142704                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total      10142704                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst     10142704                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total       10142704                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst     10142704                       # number of overall hits
system.cpu16.icache.overall_hits::total      10142704                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst         1919                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total         1919                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst         1919                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total         1919                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst         1919                       # number of overall misses
system.cpu16.icache.overall_misses::total         1919                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst     29598500                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     29598500                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst     29598500                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     29598500                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst     29598500                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     29598500                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst     10144623                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total     10144623                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst     10144623                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total     10144623                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst     10144623                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total     10144623                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.000189                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000189                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.000189                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000189                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.000189                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000189                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 15423.918708                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 15423.918708                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 15423.918708                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 15423.918708                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 15423.918708                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 15423.918708                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst          143                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst          143                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst          143                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst         1776                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total         1776                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst         1776                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total         1776                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst         1776                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total         1776                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst     23320500                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total     23320500                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst     23320500                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total     23320500                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst     23320500                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total     23320500                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.000175                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000175                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.000175                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000175                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 13130.912162                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 13130.912162                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 13130.912162                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 13130.912162                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 13130.912162                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 13130.912162                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     30198                       # number of replacements
system.l2.tags.tagsinuse                  3639.241810                       # Cycle average of tags in use
system.l2.tags.total_refs                      193239                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.676488                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1970.191819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      321.900275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       75.145421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       59.846452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data       63.842717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       55.725885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       59.134370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst       60.881142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       63.956697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       24.924484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       59.723091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst       24.842406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       54.811906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst       14.838935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       55.739029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst       37.964252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       53.427887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        2.997668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       50.188062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst       23.904569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       51.445946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       18.437793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       49.692723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        7.653287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       54.105626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        5.856508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       55.821536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        5.995155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       52.745300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        3.994973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       55.285317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       18.166521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       54.762998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.inst       18.894477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data       52.396581                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.030063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.004912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.001147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.inst       0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.000800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.055530                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3844                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.058655                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    624807                       # Number of tag accesses
system.l2.tags.data_accesses                   624807                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                 18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst               1745                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              10536                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst               1668                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data               8397                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst               1759                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data               8764                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst               1819                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data               9070                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst               1898                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data               9138                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst               1885                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              10072                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst               1827                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              10282                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst               1858                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data               9515                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst               1811                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              10544                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst               1790                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              10449                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst               1888                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              10296                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst               1794                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              11445                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst               1721                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data               9382                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst               1705                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data               9646                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst               1686                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              10026                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst               1757                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data               9625                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  185839                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10590                       # number of Writeback hits
system.l2.Writeback_hits::total                 10590                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu03.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu01.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    72                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                  18                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  23                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                1745                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               10544                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1668                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                8398                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                1759                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                8766                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                1819                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                9072                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                1898                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                9140                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                1885                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               10074                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1827                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               10284                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1858                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                9529                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                1811                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               10548                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                1790                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               10451                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1888                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               10300                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1794                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               11463                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1721                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                9385                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1705                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                9649                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1686                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               10028                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                1757                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data                9628                       # number of demand (read+write) hits
system.l2.demand_hits::total                   185911                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                 18                       # number of overall hits
system.l2.overall_hits::cpu00.data                 23                       # number of overall hits
system.l2.overall_hits::cpu01.inst               1745                       # number of overall hits
system.l2.overall_hits::cpu01.data              10544                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1668                       # number of overall hits
system.l2.overall_hits::cpu02.data               8398                       # number of overall hits
system.l2.overall_hits::cpu03.inst               1759                       # number of overall hits
system.l2.overall_hits::cpu03.data               8766                       # number of overall hits
system.l2.overall_hits::cpu04.inst               1819                       # number of overall hits
system.l2.overall_hits::cpu04.data               9072                       # number of overall hits
system.l2.overall_hits::cpu05.inst               1898                       # number of overall hits
system.l2.overall_hits::cpu05.data               9140                       # number of overall hits
system.l2.overall_hits::cpu06.inst               1885                       # number of overall hits
system.l2.overall_hits::cpu06.data              10074                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1827                       # number of overall hits
system.l2.overall_hits::cpu07.data              10284                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1858                       # number of overall hits
system.l2.overall_hits::cpu08.data               9529                       # number of overall hits
system.l2.overall_hits::cpu09.inst               1811                       # number of overall hits
system.l2.overall_hits::cpu09.data              10548                       # number of overall hits
system.l2.overall_hits::cpu10.inst               1790                       # number of overall hits
system.l2.overall_hits::cpu10.data              10451                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1888                       # number of overall hits
system.l2.overall_hits::cpu11.data              10300                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1794                       # number of overall hits
system.l2.overall_hits::cpu12.data              11463                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1721                       # number of overall hits
system.l2.overall_hits::cpu13.data               9385                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1705                       # number of overall hits
system.l2.overall_hits::cpu14.data               9649                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1686                       # number of overall hits
system.l2.overall_hits::cpu15.data              10028                       # number of overall hits
system.l2.overall_hits::cpu16.inst               1757                       # number of overall hits
system.l2.overall_hits::cpu16.data               9628                       # number of overall hits
system.l2.overall_hits::total                  185911                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              324                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data               89                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst              112                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data             2252                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst              151                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data             2258                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst              136                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data             2271                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               85                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data             2396                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data             1826                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data             1810                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               63                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data             1666                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data             1575                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data             1714                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data             1703                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data             1822                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data             2020                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data             1656                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst               25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data             1879                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst               36                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data             1701                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data             1657                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 31374                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data         16609                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data         13002                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data         14095                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data         14795                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data         13857                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data         15242                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data         15016                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data         13927                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data         15628                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data         14929                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data         15002                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data         16053                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data         14530                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data         15143                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data         15601                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu16.data         14320                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             237751                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data         8163                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data         6277                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data         6883                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data         7325                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data         7123                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data         7748                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data         7685                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data         7251                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data         8051                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data         7856                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data         7706                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data         8134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data         6743                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data         7304                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data         7419                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu16.data         6907                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           118575                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            205                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data            186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data            205                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data            194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data            180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data            200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data            177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data            178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data            199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data            171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data            163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data            184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data            198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data            199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3222                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               302                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              2457                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               151                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              2444                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst               136                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              2476                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                85                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              2590                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              2006                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              2010                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              1843                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              1753                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              1913                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              1874                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              1985                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              2204                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              1838                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              2077                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              1889                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data              1856                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34596                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              324                       # number of overall misses
system.l2.overall_misses::cpu00.data              302                       # number of overall misses
system.l2.overall_misses::cpu01.inst              112                       # number of overall misses
system.l2.overall_misses::cpu01.data             2457                       # number of overall misses
system.l2.overall_misses::cpu02.inst              151                       # number of overall misses
system.l2.overall_misses::cpu02.data             2444                       # number of overall misses
system.l2.overall_misses::cpu03.inst              136                       # number of overall misses
system.l2.overall_misses::cpu03.data             2476                       # number of overall misses
system.l2.overall_misses::cpu04.inst               85                       # number of overall misses
system.l2.overall_misses::cpu04.data             2590                       # number of overall misses
system.l2.overall_misses::cpu05.inst               28                       # number of overall misses
system.l2.overall_misses::cpu05.data             2006                       # number of overall misses
system.l2.overall_misses::cpu06.inst               26                       # number of overall misses
system.l2.overall_misses::cpu06.data             2010                       # number of overall misses
system.l2.overall_misses::cpu07.inst               63                       # number of overall misses
system.l2.overall_misses::cpu07.data             1843                       # number of overall misses
system.l2.overall_misses::cpu08.inst                5                       # number of overall misses
system.l2.overall_misses::cpu08.data             1753                       # number of overall misses
system.l2.overall_misses::cpu09.inst               27                       # number of overall misses
system.l2.overall_misses::cpu09.data             1913                       # number of overall misses
system.l2.overall_misses::cpu10.inst               19                       # number of overall misses
system.l2.overall_misses::cpu10.data             1874                       # number of overall misses
system.l2.overall_misses::cpu11.inst                9                       # number of overall misses
system.l2.overall_misses::cpu11.data             1985                       # number of overall misses
system.l2.overall_misses::cpu12.inst                7                       # number of overall misses
system.l2.overall_misses::cpu12.data             2204                       # number of overall misses
system.l2.overall_misses::cpu13.inst                7                       # number of overall misses
system.l2.overall_misses::cpu13.data             1838                       # number of overall misses
system.l2.overall_misses::cpu14.inst               25                       # number of overall misses
system.l2.overall_misses::cpu14.data             2077                       # number of overall misses
system.l2.overall_misses::cpu15.inst               36                       # number of overall misses
system.l2.overall_misses::cpu15.data             1889                       # number of overall misses
system.l2.overall_misses::cpu16.inst               19                       # number of overall misses
system.l2.overall_misses::cpu16.data             1856                       # number of overall misses
system.l2.overall_misses::total                 34596                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     17313000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      4804000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      5645000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data    119278500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      7640000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data    119604000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      6999000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data    120316000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      4166000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data    126886500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      1500500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data     96745000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      1348000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data     95780500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst      3232000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data     88236500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       230500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data     83419000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst      1416000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data     90775500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst      1015000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data     90188500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       447000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data     96483500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       362000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data    106950500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       392500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data     87698000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst      1210000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data     99528500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst      1840500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data     90070000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst      1005500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data     87728500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1660255500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data       105500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu16.data       424500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       953500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data       159000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu16.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       212000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     11365000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11131999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10096999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11040500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10540999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9740500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10774500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      9551000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      9596000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10568500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      9233500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      8842499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9891500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      9757999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     10617999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10130999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data     10674499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     173554992                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     17313000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     16169000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      5645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data    130410499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      7640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data    129700999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      6999000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data    131356500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      4166000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data    137427499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      1500500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data    106485500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      1348000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data    106555000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      3232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     97787500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       230500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     93015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      1416000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data    101344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      1015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     99422000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       447000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data    105325999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data    116842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       392500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     97455999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      1210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data    110146499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      1840500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data    100200999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst      1005500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data     98402999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1833810492                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     17313000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     16169000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      5645000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data    130410499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      7640000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data    129700999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      6999000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data    131356500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      4166000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data    137427499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      1500500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data    106485500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      1348000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data    106555000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      3232000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     97787500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       230500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     93015000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      1416000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data    101344000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      1015000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     99422000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       447000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data    105325999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       362000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data    116842000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       392500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     97455999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      1210000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data    110146499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      1840500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data    100200999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst      1005500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data     98402999                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1833810492                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst           1857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          12788                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst           1819                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          10655                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst           1895                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          11035                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst           1904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          11466                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst           1926                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          10964                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst           1911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          11882                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst           1890                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          11948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst           1863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          11090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst           1838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          12258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst           1809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          12152                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst           1897                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          12118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst           1801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          13465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst           1728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          11038                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst           1730                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          11525                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst           1722                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          11727                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst           1776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data          11282                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              217213                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10590                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10590                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data        16609                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data        13002                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data        14096                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data        14795                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data        13858                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data        15243                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data        15017                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data        13927                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data        15629                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data        14930                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data        15003                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data        16054                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data        14530                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data        15143                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data        15602                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu16.data        14320                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           237760                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data         8164                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data         6277                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data         6885                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data         7325                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data         7123                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data         7748                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data         7685                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data         7251                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data         8051                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data         7857                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data         7706                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data         8134                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data         6743                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data         7304                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data         7419                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu16.data         6907                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         118579                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3294                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             342                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data             325                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1857                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           13001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1819                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           10842                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1895                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           11242                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            1904                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           11662                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1926                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           11146                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1911                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           12084                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1890                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           12127                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1863                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           11282                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            1838                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           12461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1809                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           12325                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1897                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           12285                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1801                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           13667                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1728                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           11223                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1730                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           11726                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1722                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           11917                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst            1776                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data           11484                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               220507                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            342                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data            325                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1857                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          13001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1819                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          10842                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1895                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          11242                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           1904                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          11662                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1926                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          11146                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1911                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          12084                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1890                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          12127                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1863                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          11282                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           1838                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          12461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1809                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          12325                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1897                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          12285                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1801                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          13667                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1728                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          11223                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1730                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          11726                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1722                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          11917                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst           1776                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data          11484                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              220507                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.794643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.060312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.176103                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.083013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.211919                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.071768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.205800                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.044643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.208966                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.014538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.166545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.013605                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.152331                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.033333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.139438                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.002684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.142020                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.014690                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.139827                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.010503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.140142                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.004744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.150355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.003887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.150019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.004051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.150027                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.014451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.163037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.020906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.145050                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.010698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.146871                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.144439                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.999929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.999928                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.999934                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.999933                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.999936                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.999933                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.999933                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.999938                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.999936                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu16.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999962                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.999878                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.999710                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.999873                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu16.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999966                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.962441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.994652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.990338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.989796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.989011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.990099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.988827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.927083                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.980296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.988439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.976048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.910891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.983784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.985075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.989474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.985149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978142                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.929231                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.060312                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.188985                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.083013                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.225420                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.071768                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.220246                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.044643                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.222089                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.014538                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.179975                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.013605                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.166336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.033333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.151975                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.002684                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.155380                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.014690                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.153519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.010503                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.152049                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.004744                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.161579                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.003887                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.161264                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.004051                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.163771                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.014451                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.177128                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.020906                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.158513                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.010698                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.161616                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156893                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.929231                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.060312                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.188985                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.083013                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.225420                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.071768                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.220246                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.044643                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.222089                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.014538                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.179975                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.013605                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.166336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.033333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.151975                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.002684                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.155380                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.014690                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.153519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.010503                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.152049                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.004744                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.161579                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.003887                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.161264                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.004051                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.163771                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.014451                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.177128                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.020906                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.158513                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.010698                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.161616                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156893                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 53435.185185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 53977.528090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 50401.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 52965.586146                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 50596.026490                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 52968.999114                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 51463.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 52979.304271                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 49011.764706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data 52957.637730                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 53589.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 52981.927711                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 51846.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data 52917.403315                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 51301.587302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data 52963.085234                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst        46100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data 52964.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 52444.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data 52961.201867                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 53421.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data 52958.602466                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 49666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data 52954.720088                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 51714.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data 52945.792079                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 56071.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data 52957.729469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst        48400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data 52968.866418                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        51125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data 52951.205173                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 52921.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data 52944.176222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52918.196596                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data     6.351978                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data     3.805558                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data     3.391349                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data    14.556091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data     3.499967                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data     3.397218                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu16.data    29.643855                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     4.010498                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data    23.580009                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu16.data     7.673375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     1.787898                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 53356.807512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 54302.434146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 54284.940860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 53856.097561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 54335.046392                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 54113.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 53872.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 53960.451977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 53910.112360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 53108.040201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 53997.076023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 54248.460123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 53758.152174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 53615.379121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 53626.257576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 53888.292553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 53640.698492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53865.608939                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 53435.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 53539.735099                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 50401.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 53077.126170                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 50596.026490                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 53069.148527                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 51463.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 53051.898223                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 49011.764706                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 53060.810425                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 53589.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 53083.499501                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 51846.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 53012.437811                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 51301.587302                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 53058.871405                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst        46100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 53060.467770                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 52444.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 52976.476738                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 53421.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 53053.361793                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 49666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 53060.956675                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 51714.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 53013.611615                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 56071.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 53022.850381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst        48400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 53031.535388                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        51125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 53044.467443                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 52921.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 53018.857220                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53006.431148                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 53435.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 53539.735099                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 50401.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 53077.126170                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 50596.026490                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 53069.148527                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 51463.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 53051.898223                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 49011.764706                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 53060.810425                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 53589.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 53083.499501                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 51846.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 53012.437811                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 51301.587302                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 53058.871405                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst        46100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 53060.467770                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 52444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 52976.476738                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 53421.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 53053.361793                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 49666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 53060.956675                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 51714.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 53013.611615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 56071.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 53022.850381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst        48400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 53031.535388                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        51125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 53044.467443                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 52921.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 53018.857220                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53006.431148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                199                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        27                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       7.370370                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  802                       # number of writebacks
system.l2.writebacks::total                       802                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            52                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            94                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            75                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst            25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst            21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                397                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 397                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                397                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           60                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data         2252                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           57                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data         2253                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst           61                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data         2266                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data         2393                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data         1825                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data         1808                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data         1663                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data         1575                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data         1714                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data         1703                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data         1822                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data         2020                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data         1656                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data         1877                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data         1699                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data         1657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            30977                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data        16609                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data        13002                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data        14095                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data        14795                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data        13857                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data        15242                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data        15016                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data        13927                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data        15628                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data        14929                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data        15002                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data        16053                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data        14530                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data        15143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data        15601                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu16.data        14320                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        237751                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data         8163                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data         6277                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data         6883                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data         7325                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data         7123                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data         7748                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data         7685                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data         7251                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data         8051                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data         7856                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data         7706                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data         8134                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data         6743                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data         7304                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data         7419                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu16.data         6907                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       118575                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          205                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data          186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data          205                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data          194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data          200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data          177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data          178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data          199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data          163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data          198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data          199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3222                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         2457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         2439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         2471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         2587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         2005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         2008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         1840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         1753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         1913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         1874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         1985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         2204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         1838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         2075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         1887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data         1856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34199                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         2457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         2439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         2471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         2587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         2005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         2008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         1840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         1753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         1913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         1874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         1985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         2204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         1838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         2075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         1887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data         1856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34199                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     13212500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      3502500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      2506500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data     91291500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst      2313000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data     91334500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst      2490000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data     91880000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst      1024000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data     96993500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst      1065000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data     74005000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst       608000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data     73269000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst      1582000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data     67406000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       121500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data     63848500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       978500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data     69468500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       780000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data     69008000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       331500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data     73828500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       246500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data     81850000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       266500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data     67123000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       162000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data     76107500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst       769500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data     68840500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.inst       769500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data     67136500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1256119500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        85500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data    679469307                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data    532258684                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data    576561185                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data    605353310                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data    566957159                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data    623680929                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data    614443979                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data    569639314                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data    639147303                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data    610765106                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data    613882188                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data    656928959                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data    595178565                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data    619969510                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data    638638837                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu16.data    586522189                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   9729482024                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data    330815129                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data    254408184                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data    278948669                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data    296849686                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data    288705638                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data    314044132                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data    311445672                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data    293853683                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data    326310609                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data    318405599                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data    312319141                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data    329644622                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data    273261708                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data    296019162                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data    300671707                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu16.data    279937677                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   4805641018                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data      8716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      8595499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      7794999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8505000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8139999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      7511500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      8299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      7363500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      7393500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8106500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      7120500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      6828499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      7617000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      7500499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8155999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      7798499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      8210999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    133657492                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     13212500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     12218500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      2506500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     99886999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      2313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     99129499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2490000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data    100385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1024000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data    105133499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1065000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     81516500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       608000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     81568000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     74769500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     71242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       978500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     77575000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       780000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     76128500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       331500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     80656999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       246500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     89467000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       266500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     74623499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       162000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     84263499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       769500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     76638999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.inst       769500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data     75347499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1389776992                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     13212500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     12218500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      2506500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     99886999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      2313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     99129499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2490000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data    100385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1024000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data    105133499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1065000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     81516500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       608000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     81568000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     74769500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     71242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       978500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     77575000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       780000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     76128500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       331500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     80656999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       246500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     89467000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       266500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     74623499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       162000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     84263499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       769500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     76638999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.inst       769500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data     75347499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1389776992                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.941520                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.741071                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.032310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.176103                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.031336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.211450                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.032190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.205347                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.013130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.208704                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.012980                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.166454                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.007849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.152163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.020106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.139186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.001610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.142020                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.013058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.139827                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.010503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.140142                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.004217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.150355                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.003331                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.150019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.003472                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.150027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.002312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.162863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.011034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.144879                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.inst     0.010698                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.146871                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.142611                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.999929                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.999928                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.999934                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.999933                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.999936                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.999933                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.999933                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.999938                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.999936                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999962                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.999878                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.999710                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.999873                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999966                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.962441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.994652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.990338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.989796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.989011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.990099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.988827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.927083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.980296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.988439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.976048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.910891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.983784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.985075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.989474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.985149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978142                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.941520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.910769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.032310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.188985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.031336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.224958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.032190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.219801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.013130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.221832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.012980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.179885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.007849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.166170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.020106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.151728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.001610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.155380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.013058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.153519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.010503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.152049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.004217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.161579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.003331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.161264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.003472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.163771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.002312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.176957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.011034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.158345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.inst     0.010698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.161616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155093                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.941520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.910769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.032310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.188985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.031336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.224958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.032190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.219801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.013130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.221832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.012980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.179885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.007849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.166170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.020106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.151728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.001610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.155380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.013058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.153519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.010503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.152049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.004217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.161579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.003331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.161264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.003472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.163771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.002312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.176957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.011034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.158345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.inst     0.010698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.161616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155093                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 41032.608696                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 42198.795181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst        41775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data 40537.966252                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 40578.947368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data 40539.059032                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst 40819.672131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data 40547.219771                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        40960                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data 40532.177183                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst        42600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data 40550.684932                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst 40533.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data 40524.889381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst 41631.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data 40532.772099                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data 40538.730159                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst 40770.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data 40530.046674                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst 41052.631579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 40521.432766                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst 41437.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data 40520.581778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst 41083.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data 40519.801980                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst 44416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data 40533.212560                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data 40547.416090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 40518.246027                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data 40516.898008                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40550.069406                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        42750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 40909.706003                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 40936.677742                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 40905.369635                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 40916.073674                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 40914.855957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 40918.575581                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 40919.284696                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 40901.796080                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 40897.575058                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 40911.320651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 40920.023197                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 40922.504143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 40962.048520                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 40940.996500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 40935.762900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu16.data 40958.253422                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40922.990961                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 40526.170403                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 40530.218894                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 40527.192939                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 40525.554403                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 40531.466798                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 40532.283428                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 40526.437476                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 40525.952696                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 40530.444541                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 40530.244272                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 40529.346094                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 40526.754610                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 40525.242177                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 40528.362815                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 40527.255290                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu16.data 40529.560880                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40528.281830                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 40920.187793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 41929.263415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 41908.596774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 41487.804878                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 41958.757732                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 41730.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data        41495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 41601.694915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 41536.516854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 40736.180905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 41640.350877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 41892.631902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 41396.739130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 41211.532967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 41191.914141                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 41481.377660                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 41261.301508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41482.772191                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 41032.608696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 41278.716216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst        41775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 40654.049247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 40578.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 40643.501025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 40819.672131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 40625.252934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        40960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 40639.156939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst        42600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 40656.608479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 40533.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 40621.513944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 41631.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 40635.597826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 40640.045636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 40770.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 40551.489807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 41052.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 40623.532551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 41437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 40633.248866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 41083.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 40593.012704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 44416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 40600.380305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 40608.915181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 40614.201908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 40596.712823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40637.942396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 41032.608696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 41278.716216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst        41775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 40654.049247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 40578.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 40643.501025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 40819.672131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 40625.252934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        40960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 40639.156939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst        42600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 40656.608479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 40533.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 40621.513944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 41631.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 40635.597826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 40640.045636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 40770.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 40551.489807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 41052.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 40623.532551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 41437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 40633.248866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 41083.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 40593.012704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 44416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 40600.380305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 40608.915181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 40614.201908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 40596.712823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40637.942396                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               30977                       # Transaction distribution
system.membus.trans_dist::ReadResp              30977                       # Transaction distribution
system.membus.trans_dist::Writeback               802                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           453238                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         620347                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          356326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         1002                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16935                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1513826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1513826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      2240064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2240064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           731974                       # Total snoops (count)
system.membus.snoop_fanout::samples           1125460                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1125460    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1125460                       # Request fanout histogram
system.membus.reqLayer0.occupancy           540427476                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          668916199                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq           10909083                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          10871825                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        37252                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10590                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          453247                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        620351                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1073598                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq      1231341                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp      1231337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37995                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37995                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side          678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         3714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       847482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         3640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       871326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       945378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         3808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       933786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       940481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         3822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       907879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         3780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       918246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         3726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       953836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         3676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       956742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         3618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       940009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         3794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       917463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         3602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       878767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       626104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       779021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         3444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       760763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side         3552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       602073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13839453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        21888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        22336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       118848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       880704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       116416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side       728576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       121280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       759424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       121856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       777216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       123264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       758336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       122304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side       816384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       120960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side       820992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       119232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       763136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       836672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       115776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side       829312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       121408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side       831744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       115264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       920128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       110592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       771136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       110720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side       783552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       110208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side       811584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side       113664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side       777664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14790208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12675161                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         13262633                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  33                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33              13262633    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13262633                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6701262246                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            513998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            491494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2813866                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1334360564                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2780297                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1414527207                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2882351                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1537248629                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            3.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2887383                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1509589765                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            3.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2892492                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       1526250431                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            3.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2875478                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1451173286                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            3.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2849428                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       1473671677                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            3.7                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          2798989                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy       1547657730                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            3.9                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          2761981                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy       1538136189                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            3.8                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy          2715497                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy       1512210077                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            3.8                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          2846994                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy       1469095876                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            3.7                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy          2702498                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy       1386700518                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy          2594995                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        954873098                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            2.4                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy          2607424                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy       1221031680                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            3.1                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy          2592450                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy       1186312822                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy          2664000                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy        911659251                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
