module memory (
   input clk,
    input [15:0] addr,
    input [15:0] data_in,
    input we,
    output reg [15:0] data_out
);

    reg [15:0] mem [0:65535]; // 64K memory

    always @(posedge clk) begin
        if (we)
            mem[addr] <= data_in;
        data_out <= mem[addr];
 end



