  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=led_blink.cpp' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Nani/workspace/HLS_testing/hls_first/led_blink.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=led_blink.h' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Nani/workspace/HLS_testing/hls_first/led_blink.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_led.cpp' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Nani/workspace/HLS_testing/hls_first/tb_led.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=led_blink' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/Nani/workspace/HLS_testing/hls_first/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.514 seconds; current allocated memory: 425.938 MB.
INFO: [HLS 200-10] Analyzing design file 'led_blink.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.04 seconds; current allocated memory: 428.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 292 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing/hls_first/hls_first/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.09 seconds; current allocated memory: 430.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 430.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 433.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 435.281 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 455.918 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 455.934 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'led_blink' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'led_blink' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 455.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 455.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'led_blink' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_blink/delay_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_blink/enable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'led_blink/led_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'led_blink' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'led_pattern' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'delay_count', 'enable', 'led_out' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'led_blink'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 455.934 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 459.242 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 462.438 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for led_blink.
INFO: [VLOG 209-307] Generating Verilog RTL for led_blink.
INFO: [HLS 200-789] **** Estimated Fmax: 146.81 MHz
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 27.569 seconds; peak allocated memory: 462.586 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 34s
