//******************************************************************************
// Copyright (c) 2015, The Regents of the University of California (Regents).
// All Rights Reserved. See LICENSE for license details.
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
// Rename BusyTable
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
//
// Christopher Celio

package boom

import Chisel._
import config.Parameters

// internally bypasses newly busy registers (.write) to the read ports (.read)
// num_operands is the maximum number of operands per instruction (.e.g., 2 normally, but 3 if FMAs are supported)
class BusyTableIo(
   pipeline_width:Int,
   num_pregs: Int,
   num_read_ports:Int,
   num_wb_ports:Int)
   (implicit p: Parameters) extends BoomBundle()(p)
{
   private val preg_sz = log2Up(num_pregs)

   // reading out the busy bits
   val p_rs           = Vec(num_read_ports, UInt(width=preg_sz)).asInput
   val p_rs_busy      = Vec(num_read_ports, Bool()).asOutput

   def prs(i:Int, w:Int):UInt      = p_rs     (w+i*pipeline_width)
   def prs_busy(i:Int, w:Int):Bool = p_rs_busy(w+i*pipeline_width)

   // marking new registers as busy
   val allocated_pdst = Vec(pipeline_width, new ValidIO(UInt(width=preg_sz))).flip

   // marking registers being written back as unbusy
   val unbusy_pdst    = Vec(num_wb_ports, new ValidIO(UInt(width = preg_sz))).flip

   val debug = new Bundle { val busytable= Bits(width=num_pregs).asOutput }
}

// Register P0 is always NOT_BUSY, and cannot be set to BUSY
// Note: I do NOT bypass from newly busied registers to the read ports.
// That bypass check should be done elsewhere (this is to get it off the
// critical path).
class BusyTableHelper(
   pipeline_width:Int,
   num_pregs: Int,
   num_read_ports:Int,
   num_wb_ports:Int)
   (implicit p: Parameters) extends BoomModule()(p)
{
   val io = new BusyTableIo(pipeline_width, num_pregs, num_read_ports, num_wb_ports)

   def BUSY     = Bool(true)
   def NOT_BUSY = Bool(false)

   //TODO BUG chisel3
   val table_bsy = Reg(init=Vec.fill(num_pregs){Bool(false)})

   for (wb_idx <- 0 until num_wb_ports)
   {
      when (io.unbusy_pdst(wb_idx).valid)
      {
         table_bsy(io.unbusy_pdst(wb_idx).bits) := NOT_BUSY
      }
   }

   for (w <- 0 until pipeline_width)
   {
      when (io.allocated_pdst(w).valid && io.allocated_pdst(w).bits =/= UInt(0))
      {
         table_bsy(io.allocated_pdst(w).bits) := BUSY
      }
   }

   // handle bypassing a clearing of the busy-bit
   for (ridx <- 0 until num_read_ports)
   {
      val just_cleared = io.unbusy_pdst.map(p => p.valid && (p.bits === io.p_rs(ridx))).reduce(_|_)
      // note: no bypassing of the newly busied (that is done outside this module)
      io.p_rs_busy(ridx) := (table_bsy(io.p_rs(ridx)) && !just_cleared)
   }

   io.debug.busytable := table_bsy.toBits
}


class BusyTableOutput extends Bundle
{
   val prs1_busy = Bool()
   val prs2_busy = Bool()
   val prs3_busy = Bool()
}


class BusyTable(
   pl_width:Int,
   rtype: BigInt,
   num_pregs: Int,
   num_read_ports:Int,
   num_wb_ports:Int)
   (implicit p: Parameters) extends BoomModule()(p)
{
   private val preg_sz = log2Up(num_pregs)

   val io = new Bundle
   {
      // Inputs
      val ren_mask              = Vec(pl_width, Bool()).asInput
      val ren_uops              = Vec(pl_width, new MicroOp()).asInput

      val freelist_can_allocate = Vec(pl_width, Bool()).asInput
      val map_table             = Vec(pl_width, new MapTableOutput(preg_sz)).asInput

      val wb_valids             = Vec(num_wb_ports, Bool()).asInput
      val wb_pdsts              = Vec(num_wb_ports, UInt(width=preg_sz)).asInput

      // Outputs
      val values                = Vec(pl_width, new BusyTableOutput()).asOutput

      val debug                 = new Bundle { val busytable= Bits(width=num_pregs).asOutput }
   }

   val busy_table = Module(new BusyTableHelper(
      pipeline_width = pl_width,
      num_pregs = num_pregs,
      num_read_ports = num_read_ports,
      num_wb_ports = num_wb_ports))


   for (w <- 0 until pl_width)
   {
      // Reading the Busy Bits
      // for critical path reasons, we speculatively read out the busy-bits assuming no dependencies between uops
      // then verify if the uop actually uses a register and if it depends on a newly unfreed register
      busy_table.io.prs(0,w) := io.map_table(w).prs1
      busy_table.io.prs(1,w) := io.map_table(w).prs2

      io.values(w).prs1_busy := io.ren_uops(w).lrs1_rtype === UInt(rtype) && (busy_table.io.prs_busy(0,w) || io.map_table(w).prs1_was_bypassed)
      io.values(w).prs2_busy := io.ren_uops(w).lrs2_rtype === UInt(rtype) && (busy_table.io.prs_busy(1,w) || io.map_table(w).prs2_was_bypassed)

      if (rtype == RT_FLT.litValue)
      {
         busy_table.io.prs(2,w) := io.map_table(w).prs3
         io.values(w).prs3_busy := (io.ren_uops(w).frs3_en) && (busy_table.io.prs_busy(2,w) || io.map_table(w).prs3_was_bypassed)
      }
      else
      {
         io.values(w).prs3_busy := Bool(false)
      }


       // Updating the Table (new busy register)
      busy_table.io.allocated_pdst(w).valid := io.freelist_can_allocate(w) &&
                                               io.ren_mask(w) &&
                                               io.ren_uops(w).ldst_val &&
                                               io.ren_uops(w).dst_rtype === UInt(rtype)
      busy_table.io.allocated_pdst(w).bits  := io.ren_uops(w).pdst
   }

   // Clear Busy-bit
   for (i <- 0 until num_wb_ports)
   {
      busy_table.io.unbusy_pdst(i).valid := io.wb_valids(i)
      busy_table.io.unbusy_pdst(i).bits  := io.wb_pdsts(i)
   }

   // scalastyle:on
   io.debug := busy_table.io.debug
}
