$date
	Thu Jun 22 13:44:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module divisor_tb $end
$var wire 4 ! test_result [3:0] $end
$var wire 4 " test_rest [3:0] $end
$var reg 1 # clk $end
$var reg 4 $ test_den [3:0] $end
$var reg 4 % test_num [3:0] $end
$var reg 1 & test_rst $end
$scope module UUT $end
$var wire 1 # clk $end
$var wire 4 ' den [3:0] $end
$var wire 4 ( num [3:0] $end
$var wire 1 & rst $end
$var reg 4 ) rest [3:0] $end
$var reg 4 * result [3:0] $end
$var reg 2 + state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
b1111 (
b11 '
1&
b1111 %
b11 $
0#
bx "
bx !
$end
#50000
b1111 "
b1111 )
b0 !
b0 *
b0 +
1#
#100000
0#
0&
#150000
b10 +
1#
#200000
0#
#250000
b1100 "
b1100 )
b1 !
b1 *
1#
#300000
0#
#350000
b1001 "
b1001 )
b10 !
b10 *
1#
#400000
0#
#450000
b110 "
b110 )
b11 !
b11 *
1#
#500000
0#
#550000
b11 "
b11 )
b100 !
b100 *
1#
#600000
0#
#650000
b0 "
b0 )
b101 !
b101 *
1#
#700000
0#
#750000
b11 +
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
1&
b10 %
b10 (
#1150000
b10 "
b10 )
b0 !
b0 *
b0 +
1#
#1200000
0#
0&
#1250000
b1 +
1#
#1300000
0#
#1350000
b1111 "
b1111 )
b1111 !
b1111 *
1#
#1400000
0#
#1450000
1#
#1500000
0#
#1550000
1#
#1600000
0#
#1650000
1#
#1700000
0#
#1750000
1#
#1800000
0#
#1850000
1#
#1900000
0#
#1950000
1#
#2000000
0#
#2050000
1#
#2100000
0#
#2150000
1#
#2200000
0#
1&
b101 $
b101 '
b0 %
b0 (
#2250000
b0 "
b0 )
b0 !
b0 *
b0 +
1#
#2300000
0#
0&
#2350000
b11 +
1#
#2400000
0#
#2450000
1#
#2500000
0#
#2550000
1#
#2600000
0#
#2650000
1#
#2700000
0#
#2750000
1#
#2800000
0#
#2850000
1#
#2900000
0#
#2950000
1#
#3000000
0#
#3050000
1#
#3100000
0#
#3150000
1#
#3200000
0#
#3250000
1#
#3300000
0#
