-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Sun Jun 14 10:33:46 2020
-- Host        : johan-Latitude-E5550 running 64-bit Ubuntu 16.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/johan/v20/c64fpga/src/bd/ip/design_1_vga_tst_c64_0_1/design_1_vga_tst_c64_0_1_sim_netlist.vhdl
-- Design      : design_1_vga_tst_c64_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_GrayCounter is
  port (
    pNextWordToRead : out STD_LOGIC;
    \horiz_pos_reg[2]\ : out STD_LOGIC;
    \GrayCount_out_reg[1]_0\ : out STD_LOGIC;
    Status_read_side1_out : out STD_LOGIC;
    \horiz_pos_reg[10]\ : out STD_LOGIC;
    \horiz_pos_reg[8]\ : out STD_LOGIC;
    \horiz_pos_reg[5]\ : out STD_LOGIC;
    \horiz_pos_reg[7]\ : out STD_LOGIC;
    \horiz_pos_reg[1]\ : out STD_LOGIC;
    \vert_pos_reg[8]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vert_pos_reg[6]\ : out STD_LOGIC;
    \vert_pos_reg[0]\ : out STD_LOGIC;
    \vert_pos_reg[2]\ : out STD_LOGIC;
    \vert_pos_reg[0]_0\ : out STD_LOGIC;
    \vert_pos_reg[6]_0\ : out STD_LOGIC;
    \vert_pos_reg[10]\ : out STD_LOGIC;
    \vert_pos_reg[4]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \BinaryCount_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \horiz_pos_reg[10]_0\ : in STD_LOGIC;
    \horiz_pos_reg[10]_1\ : in STD_LOGIC;
    \horiz_pos_reg[10]_2\ : in STD_LOGIC;
    \horiz_pos_reg[9]\ : in STD_LOGIC;
    \horiz_pos_reg[9]_0\ : in STD_LOGIC;
    \BinaryCount_reg[0]_1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Status_read_prev_side_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Status_read_prev_side : in STD_LOGIC;
    \horiz_pos_reg[10]_3\ : in STD_LOGIC;
    \horiz_pos_reg[10]_4\ : in STD_LOGIC;
    \horiz_pos_reg[10]_5\ : in STD_LOGIC;
    \BinaryCount_reg[0]_2\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \vert_pos_reg[9]\ : in STD_LOGIC;
    c64_mode : in STD_LOGIC;
    \horiz_pos_reg[9]_1\ : in STD_LOGIC;
    \horiz_pos_reg[9]_2\ : in STD_LOGIC;
    \horiz_pos_reg[9]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_GrayCounter : entity is "GrayCounter";
end design_1_vga_tst_c64_0_1_GrayCounter;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_GrayCounter is
  signal BinaryCount_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \BinaryCount_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Data_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \GrayCount_out[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \GrayCount_out[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \GrayCount_out[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^status_read_side1_out\ : STD_LOGIC;
  signal \horiz_pos[10]_i_4_n_0\ : STD_LOGIC;
  signal \horiz_pos[10]_i_5_n_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[1]\ : STD_LOGIC;
  signal \^horiz_pos_reg[2]\ : STD_LOGIC;
  signal \^horiz_pos_reg[5]\ : STD_LOGIC;
  signal \^horiz_pos_reg[7]\ : STD_LOGIC;
  signal \^horiz_pos_reg[8]\ : STD_LOGIC;
  signal \^pnextwordtoread\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \red[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \vert_pos[9]_i_5_n_0\ : STD_LOGIC;
  signal \^vert_pos_reg[0]_0\ : STD_LOGIC;
  signal \^vert_pos_reg[2]\ : STD_LOGIC;
  signal \^vert_pos_reg[4]\ : STD_LOGIC;
  signal \^vert_pos_reg[6]\ : STD_LOGIC;
  signal \^vert_pos_reg[6]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BinaryCount[2]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \BinaryCount[3]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Data_out[15]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GrayCount_out[0]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \GrayCount_out[1]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \horiz_pos[10]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \horiz_pos[10]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \horiz_pos[10]_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \red[4]_INST_0_i_15\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \red[4]_INST_0_i_18\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \vert_pos[4]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vert_pos[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \vert_pos[9]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vert_pos[9]_i_5\ : label is "soft_lutpair18";
begin
  D(4 downto 0) <= \^d\(4 downto 0);
  Status_read_side1_out <= \^status_read_side1_out\;
  \horiz_pos_reg[1]\ <= \^horiz_pos_reg[1]\;
  \horiz_pos_reg[2]\ <= \^horiz_pos_reg[2]\;
  \horiz_pos_reg[5]\ <= \^horiz_pos_reg[5]\;
  \horiz_pos_reg[7]\ <= \^horiz_pos_reg[7]\;
  \horiz_pos_reg[8]\ <= \^horiz_pos_reg[8]\;
  pNextWordToRead <= \^pnextwordtoread\;
  \vert_pos_reg[0]_0\ <= \^vert_pos_reg[0]_0\;
  \vert_pos_reg[2]\ <= \^vert_pos_reg[2]\;
  \vert_pos_reg[4]\ <= \^vert_pos_reg[4]\;
  \vert_pos_reg[6]\ <= \^vert_pos_reg[6]\;
  \vert_pos_reg[6]_0\ <= \^vert_pos_reg[6]_0\;
\BinaryCount[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BinaryCount_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\BinaryCount[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \BinaryCount_reg__0\(2),
      I1 => \^pnextwordtoread\,
      I2 => \BinaryCount_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\BinaryCount[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => BinaryCount_reg(3),
      I1 => \BinaryCount_reg__0\(0),
      I2 => \^pnextwordtoread\,
      I3 => \BinaryCount_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\BinaryCount_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => \BinaryCount_reg__0\(0),
      S => \BinaryCount_reg[0]_0\
    );
\BinaryCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \BinaryCount_reg__0\(2),
      R => \BinaryCount_reg[0]_0\
    );
\BinaryCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => BinaryCount_reg(3),
      R => \BinaryCount_reg[0]_0\
    );
\Data_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220022002201222"
    )
        port map (
      I0 => \horiz_pos_reg[10]_3\,
      I1 => \^horiz_pos_reg[8]\,
      I2 => \horiz_pos_reg[10]_4\,
      I3 => \Data_out[15]_i_5_n_0\,
      I4 => \^horiz_pos_reg[5]\,
      I5 => \^horiz_pos_reg[7]\,
      O => \horiz_pos_reg[10]\
    );
\Data_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000000001001"
    )
        port map (
      I0 => \^status_read_side1_out\,
      I1 => \BinaryCount_reg[0]_1\,
      I2 => \out\(1),
      I3 => Status_read_prev_side_reg(1),
      I4 => \out\(0),
      I5 => Status_read_prev_side_reg(0),
      O => \GrayCount_out_reg[1]_0\
    );
\Data_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \horiz_pos_reg[10]_5\,
      I1 => \^horiz_pos_reg[1]\,
      I2 => \horiz_pos_reg[10]_0\,
      I3 => \horiz_pos_reg[10]_1\,
      I4 => \horiz_pos_reg[10]_2\,
      O => \Data_out[15]_i_5_n_0\
    );
\GrayCount_out[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BinaryCount_reg__0\(0),
      I1 => \^pnextwordtoread\,
      O => \GrayCount_out[0]_i_1__0_n_0\
    );
\GrayCount_out[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pnextwordtoread\,
      I1 => \BinaryCount_reg__0\(2),
      O => \GrayCount_out[1]_i_1__0_n_0\
    );
\GrayCount_out[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BinaryCount_reg__0\(2),
      I1 => BinaryCount_reg(3),
      O => \GrayCount_out[2]_i_1__0_n_0\
    );
\GrayCount_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \GrayCount_out[0]_i_1__0_n_0\,
      Q => \^pnextwordtoread\,
      R => \BinaryCount_reg[0]_0\
    );
\GrayCount_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \GrayCount_out[1]_i_1__0_n_0\,
      Q => Q(0),
      R => \BinaryCount_reg[0]_0\
    );
\GrayCount_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => \GrayCount_out[2]_i_1__0_n_0\,
      Q => Q(1),
      R => \BinaryCount_reg[0]_0\
    );
\GrayCount_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => BinaryCount_reg(3),
      Q => Q(2),
      R => \BinaryCount_reg[0]_0\
    );
data_valid_in_debug_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002322332232002"
    )
        port map (
      I0 => Status_read_prev_side,
      I1 => \BinaryCount_reg[0]_0\,
      I2 => \out\(3),
      I3 => Status_read_prev_side_reg(2),
      I4 => \out\(2),
      I5 => Status_read_prev_side_reg(3),
      O => \^status_read_side1_out\
    );
\horiz_pos[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0E000000000000"
    )
        port map (
      I0 => \^horiz_pos_reg[2]\,
      I1 => \horiz_pos[10]_i_4_n_0\,
      I2 => \horiz_pos[10]_i_5_n_0\,
      I3 => \horiz_pos_reg[10]_5\,
      I4 => \horiz_pos_reg[10]_3\,
      I5 => \horiz_pos_reg[10]_4\,
      O => \^horiz_pos_reg[8]\
    );
\horiz_pos[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \horiz_pos_reg[9]_3\,
      I1 => \horiz_pos_reg[9]_2\,
      I2 => \horiz_pos_reg[9]_1\,
      O => \^horiz_pos_reg[2]\
    );
\horiz_pos[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \horiz_pos_reg[9]_0\,
      I1 => \horiz_pos_reg[9]\,
      O => \horiz_pos[10]_i_4_n_0\
    );
\horiz_pos[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \horiz_pos_reg[10]_0\,
      I1 => \horiz_pos_reg[10]_1\,
      I2 => \horiz_pos_reg[10]_2\,
      O => \horiz_pos[10]_i_5_n_0\
    );
\horiz_pos[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \horiz_pos_reg[9]_1\,
      I1 => \horiz_pos_reg[9]_2\,
      I2 => \horiz_pos_reg[9]_3\,
      I3 => \horiz_pos_reg[9]\,
      I4 => \horiz_pos_reg[9]_0\,
      O => \^horiz_pos_reg[1]\
    );
next_out_debug_INST_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(4),
      I1 => \BinaryCount_reg[0]_2\(3),
      O => \^vert_pos_reg[4]\
    );
\red[4]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28F0000000000000"
    )
        port map (
      I0 => \^vert_pos_reg[6]\,
      I1 => \BinaryCount_reg[0]_2\(0),
      I2 => \BinaryCount_reg[0]_2\(1),
      I3 => \^horiz_pos_reg[8]\,
      I4 => \BinaryCount_reg[0]_2\(2),
      I5 => \BinaryCount_reg[0]_2\(3),
      O => \red[4]_INST_0_i_10_n_0\
    );
\red[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D75F5F5FDFDFDFDF"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(7),
      I1 => \^horiz_pos_reg[8]\,
      I2 => \BinaryCount_reg[0]_2\(6),
      I3 => \BinaryCount_reg[0]_2\(5),
      I4 => \^vert_pos_reg[2]\,
      I5 => \^vert_pos_reg[6]\,
      O => \red[4]_INST_0_i_11_n_0\
    );
\red[4]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABEAABFFFFFFFF"
    )
        port map (
      I0 => \^horiz_pos_reg[8]\,
      I1 => \horiz_pos_reg[10]_2\,
      I2 => \horiz_pos_reg[10]_1\,
      I3 => \horiz_pos_reg[10]_0\,
      I4 => \^horiz_pos_reg[1]\,
      I5 => \horiz_pos_reg[10]_5\,
      O => \^horiz_pos_reg[7]\
    );
\red[4]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00C0E0E0C0C0E0E"
    )
        port map (
      I0 => \red[4]_INST_0_i_20_n_0\,
      I1 => \^horiz_pos_reg[8]\,
      I2 => \horiz_pos_reg[10]_0\,
      I3 => \^horiz_pos_reg[2]\,
      I4 => \horiz_pos_reg[9]\,
      I5 => \horiz_pos_reg[9]_0\,
      O => \^horiz_pos_reg[5]\
    );
\red[4]_INST_0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(10),
      I1 => \^horiz_pos_reg[8]\,
      I2 => c64_mode,
      O => \vert_pos_reg[10]\
    );
\red[4]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FFF0FF70FFF0EE"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(1),
      I1 => \BinaryCount_reg[0]_2\(2),
      I2 => \^vert_pos_reg[6]\,
      I3 => \^horiz_pos_reg[8]\,
      I4 => \BinaryCount_reg[0]_2\(0),
      I5 => \BinaryCount_reg[0]_2\(10),
      O => \red[4]_INST_0_i_16_n_0\
    );
\red[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEEEEEE0E0E0E0E"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(4),
      I1 => \BinaryCount_reg[0]_2\(3),
      I2 => \^horiz_pos_reg[8]\,
      I3 => \BinaryCount_reg[0]_2\(2),
      I4 => \^vert_pos_reg[0]_0\,
      I5 => \^vert_pos_reg[6]\,
      O => \red[4]_INST_0_i_17_n_0\
    );
\red[4]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EFA3232"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(6),
      I1 => \^horiz_pos_reg[8]\,
      I2 => \BinaryCount_reg[0]_2\(5),
      I3 => \^vert_pos_reg[2]\,
      I4 => \^vert_pos_reg[6]\,
      O => \red[4]_INST_0_i_18_n_0\
    );
\red[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \horiz_pos_reg[10]_2\,
      I1 => \^horiz_pos_reg[2]\,
      I2 => \horiz_pos_reg[9]\,
      I3 => \horiz_pos_reg[9]_0\,
      I4 => \horiz_pos_reg[10]_1\,
      I5 => \horiz_pos_reg[10]_0\,
      O => \red[4]_INST_0_i_20_n_0\
    );
\red[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF008000000000"
    )
        port map (
      I0 => \red[4]_INST_0_i_10_n_0\,
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => \red[4]_INST_0_i_11_n_0\,
      I4 => \^d\(3),
      I5 => \^d\(4),
      O => \vert_pos_reg[0]\
    );
\red[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(3),
      I2 => \^d\(2),
      I3 => \red[4]_INST_0_i_16_n_0\,
      I4 => \red[4]_INST_0_i_17_n_0\,
      I5 => \red[4]_INST_0_i_18_n_0\,
      O => \vert_pos_reg[8]\
    );
\vert_pos[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => \^vert_pos_reg[6]\,
      I1 => \BinaryCount_reg[0]_2\(3),
      I2 => \BinaryCount_reg[0]_2\(2),
      I3 => \^vert_pos_reg[0]_0\,
      I4 => \^horiz_pos_reg[8]\,
      I5 => \BinaryCount_reg[0]_2\(4),
      O => \^d\(0)
    );
\vert_pos[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(0),
      I1 => \BinaryCount_reg[0]_2\(1),
      O => \^vert_pos_reg[0]_0\
    );
\vert_pos[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => \^vert_pos_reg[6]\,
      I1 => \^vert_pos_reg[2]\,
      I2 => \^horiz_pos_reg[8]\,
      I3 => \BinaryCount_reg[0]_2\(5),
      O => \^d\(1)
    );
\vert_pos[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => \^vert_pos_reg[6]\,
      I1 => \^vert_pos_reg[2]\,
      I2 => \BinaryCount_reg[0]_2\(5),
      I3 => \BinaryCount_reg[0]_2\(6),
      I4 => \^horiz_pos_reg[8]\,
      I5 => \BinaryCount_reg[0]_2\(7),
      O => \^d\(2)
    );
\vert_pos[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB3BBBBB00800000"
    )
        port map (
      I0 => \^vert_pos_reg[6]\,
      I1 => \^horiz_pos_reg[8]\,
      I2 => \^vert_pos_reg[2]\,
      I3 => \^vert_pos_reg[6]_0\,
      I4 => \BinaryCount_reg[0]_2\(7),
      I5 => \BinaryCount_reg[0]_2\(8),
      O => \^d\(3)
    );
\vert_pos[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(6),
      I1 => \BinaryCount_reg[0]_2\(5),
      O => \^vert_pos_reg[6]_0\
    );
\vert_pos[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFF80000000"
    )
        port map (
      I0 => \^vert_pos_reg[6]\,
      I1 => \BinaryCount_reg[0]_2\(8),
      I2 => \vert_pos_reg[9]\,
      I3 => \^vert_pos_reg[2]\,
      I4 => \^horiz_pos_reg[8]\,
      I5 => \BinaryCount_reg[0]_2\(9),
      O => \^d\(4)
    );
\vert_pos[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000101FFFFFFFF"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(6),
      I1 => \BinaryCount_reg[0]_2\(10),
      I2 => \BinaryCount_reg[0]_2\(7),
      I3 => \^vert_pos_reg[4]\,
      I4 => \BinaryCount_reg[0]_2\(5),
      I5 => \vert_pos[9]_i_5_n_0\,
      O => \^vert_pos_reg[6]\
    );
\vert_pos[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(2),
      I1 => \BinaryCount_reg[0]_2\(0),
      I2 => \BinaryCount_reg[0]_2\(1),
      I3 => \BinaryCount_reg[0]_2\(3),
      I4 => \BinaryCount_reg[0]_2\(4),
      O => \^vert_pos_reg[2]\
    );
\vert_pos[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \BinaryCount_reg[0]_2\(10),
      I1 => \BinaryCount_reg[0]_2\(8),
      I2 => \BinaryCount_reg[0]_2\(9),
      O => \vert_pos[9]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_GrayCounter_3 is
  port (
    pNextWordToWrite : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_axi : in STD_LOGIC;
    \BinaryCount_reg[0]_0\ : in STD_LOGIC;
    \BinaryCount_reg[0]_1\ : in STD_LOGIC;
    \BinaryCount_reg[0]_2\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    buffer_full_vga_domain_1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Status_write_prev_side : in STD_LOGIC;
    trigger_restart_state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_GrayCounter_3 : entity is "GrayCounter";
end design_1_vga_tst_c64_0_1_GrayCounter_3;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_GrayCounter_3 is
  signal BinaryCount_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \BinaryCount_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_full_inferred_i_2_n_0 : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal \^pnextwordtowrite\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^p_8_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BinaryCount[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \BinaryCount[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GrayCount_out[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GrayCount_out[2]_i_1\ : label is "soft_lutpair21";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  in0 <= \^in0\;
  pNextWordToWrite <= \^pnextwordtowrite\;
  p_8_in <= \^p_8_in\;
\BinaryCount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \BinaryCount_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\BinaryCount[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \BinaryCount_reg__0\(2),
      I1 => \^pnextwordtowrite\,
      I2 => \BinaryCount_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\BinaryCount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => BinaryCount_reg(3),
      I1 => \BinaryCount_reg__0\(0),
      I2 => \^pnextwordtowrite\,
      I3 => \BinaryCount_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\BinaryCount_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_axi,
      CE => \^e\(0),
      D => \p_0_in__0\(0),
      Q => \BinaryCount_reg__0\(0),
      S => \^sr\(0)
    );
\BinaryCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^e\(0),
      D => \p_0_in__0\(2),
      Q => \BinaryCount_reg__0\(2),
      R => \^sr\(0)
    );
\BinaryCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^e\(0),
      D => \p_0_in__0\(3),
      Q => BinaryCount_reg(3),
      R => \^sr\(0)
    );
\GrayCount_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BinaryCount_reg__0\(0),
      I1 => \^pnextwordtowrite\,
      O => p_0_out(0)
    );
\GrayCount_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pnextwordtowrite\,
      I1 => \BinaryCount_reg__0\(2),
      O => p_0_out(1)
    );
\GrayCount_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \BinaryCount_reg__0\(2),
      I1 => BinaryCount_reg(3),
      O => p_0_out(2)
    );
\GrayCount_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^e\(0),
      D => p_0_out(0),
      Q => \^pnextwordtowrite\,
      R => \^sr\(0)
    );
\GrayCount_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^e\(0),
      D => p_0_out(1),
      Q => Q(0),
      R => \^sr\(0)
    );
\GrayCount_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^e\(0),
      D => p_0_out(2),
      Q => Q(1),
      R => \^sr\(0)
    );
\GrayCount_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^e\(0),
      D => BinaryCount_reg(3),
      Q => Q(2),
      R => \^sr\(0)
    );
Mem_reg_0_15_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => \BinaryCount_reg[0]_0\,
      I1 => \BinaryCount_reg[0]_1\,
      I2 => \BinaryCount_reg[0]_2\,
      I3 => \^in0\,
      O => \^e\(0)
    );
Status_write_prev_side_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082EBEB82"
    )
        port map (
      I0 => Status_write_prev_side,
      I1 => \out\(3),
      I2 => buffer_full_vga_domain_1_reg(2),
      I3 => \out\(2),
      I4 => buffer_full_vga_domain_1_reg(3),
      I5 => \^sr\(0),
      O => \^p_8_in\
    );
buffer_full_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \^p_8_in\,
      I1 => buffer_full_inferred_i_2_n_0,
      I2 => \out\(3),
      I3 => buffer_full_vga_domain_1_reg(3),
      I4 => buffer_full_vga_domain_1_reg(2),
      I5 => \out\(2),
      O => \^in0\
    );
buffer_full_inferred_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \out\(0),
      I1 => buffer_full_vga_domain_1_reg(0),
      I2 => \out\(1),
      I3 => buffer_full_vga_domain_1_reg(1),
      O => buffer_full_inferred_i_2_n_0
    );
start_debug_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trigger_restart_state(1),
      I1 => trigger_restart_state(0),
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_ramDualPort is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \fillCount_reg[2]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_ramDualPort : entity is "ramDualPort";
end design_1_vga_tst_c64_0_1_ramDualPort;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_ramDualPort is
  signal \^fillcount_reg[2]\ : STD_LOGIC;
  signal \ram_reg_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__2_n_0\ : STD_LOGIC;
  signal weA0 : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 49152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram_generate[0].ram_inst_i/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  \fillCount_reg[2]\ <= \^fillcount_reg[2]\;
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \ram_reg_i_1__2_n_0\,
      ADDRARDADDR(13) => \ram_reg_i_2__2_n_0\,
      ADDRARDADDR(12) => \ram_reg_i_3__2_n_0\,
      ADDRARDADDR(11) => \ram_reg_i_4__2_n_0\,
      ADDRARDADDR(10) => \ram_reg_i_5__2_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_6__2_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_7__2_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_8__2_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_9__2_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_10__2_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_11__2_n_0\,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram_reg_0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => weA0,
      WEA(2) => weA0,
      WEA(1) => weA0,
      WEA(0) => weA0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_4(1),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_10__2_n_0\
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_4(0),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_11__2_n_0\
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(10),
      I1 => ram_reg_4(10),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_1__2_n_0\
    );
ram_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ram_reg_5(0),
      I1 => ram_reg_6,
      I2 => \^fillcount_reg[2]\,
      I3 => ram_reg_7,
      O => weA0
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      O => \^fillcount_reg[2]\
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(9),
      I1 => ram_reg_4(9),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_2__2_n_0\
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(8),
      I1 => ram_reg_4(8),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_3__2_n_0\
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_4(7),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_4__2_n_0\
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_4(6),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_5__2_n_0\
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_4(5),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_6__2_n_0\
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_4(4),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_7__2_n_0\
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_4(3),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_8__2_n_0\
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_4(2),
      I2 => ram_reg_5(0),
      I3 => ram_reg_6,
      I4 => \^fillcount_reg[2]\,
      I5 => ram_reg_7,
      O => \ram_reg_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_ramDualPort_0 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_ramDualPort_0 : entity is "ramDualPort";
end design_1_vga_tst_c64_0_1_ramDualPort_0;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_ramDualPort_0 is
  signal \ram_reg_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__1_n_0\ : STD_LOGIC;
  signal weA03_out : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 49152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram_generate[1].ram_inst_i/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \ram_reg_i_1__1_n_0\,
      ADDRARDADDR(13) => \ram_reg_i_2__1_n_0\,
      ADDRARDADDR(12) => \ram_reg_i_3__1_n_0\,
      ADDRARDADDR(11) => \ram_reg_i_4__1_n_0\,
      ADDRARDADDR(10) => \ram_reg_i_5__1_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_6__1_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_7__1_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_8__1_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_9__1_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_10__1_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_11__1_n_0\,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram_reg_0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => weA03_out,
      WEA(2) => weA03_out,
      WEA(1) => weA03_out,
      WEA(0) => weA03_out,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_1(1),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_10__1_n_0\
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_1(0),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_11__1_n_0\
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      O => weA03_out
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(10),
      I1 => ram_reg_1(10),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_1__1_n_0\
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(9),
      I1 => ram_reg_1(9),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_2__1_n_0\
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(8),
      I1 => ram_reg_1(8),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_3__1_n_0\
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_1(7),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_4__1_n_0\
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_1(6),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_5__1_n_0\
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_1(5),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_6__1_n_0\
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_1(4),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_7__1_n_0\
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_1(3),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_8__1_n_0\
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_1(2),
      I2 => ram_reg_2(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \ram_reg_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_ramDualPort_1 is
  port (
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ram_reg_10 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC;
    ram_reg_12 : out STD_LOGIC;
    ram_reg_13 : out STD_LOGIC;
    ram_reg_14 : out STD_LOGIC;
    ram_reg_15 : out STD_LOGIC;
    ram_reg_16 : out STD_LOGIC;
    ram_reg_17 : out STD_LOGIC;
    ram_reg_18 : out STD_LOGIC;
    ram_reg_19 : out STD_LOGIC;
    ram_reg_20 : out STD_LOGIC;
    ram_reg_21 : out STD_LOGIC;
    ram_reg_22 : out STD_LOGIC;
    ram_reg_23 : out STD_LOGIC;
    ram_reg_24 : out STD_LOGIC;
    ram_reg_25 : out STD_LOGIC;
    ram_reg_26 : out STD_LOGIC;
    ram_reg_27 : out STD_LOGIC;
    ram_reg_28 : out STD_LOGIC;
    ram_reg_29 : out STD_LOGIC;
    ram_reg_30 : out STD_LOGIC;
    ram_reg_31 : out STD_LOGIC;
    ram_reg_32 : out STD_LOGIC;
    ram_reg_33 : out STD_LOGIC;
    ram_reg_34 : out STD_LOGIC;
    ram_reg_35 : out STD_LOGIC;
    ram_reg_36 : out STD_LOGIC;
    ram_reg_37 : out STD_LOGIC;
    ram_reg_38 : out STD_LOGIC;
    ram_reg_39 : out STD_LOGIC;
    ram_reg_40 : out STD_LOGIC;
    ram_reg_41 : out STD_LOGIC;
    ram_reg_42 : out STD_LOGIC;
    ram_reg_43 : out STD_LOGIC;
    ram_reg_44 : out STD_LOGIC;
    ram_reg_45 : out STD_LOGIC;
    ram_reg_46 : out STD_LOGIC;
    ram_reg_47 : out STD_LOGIC;
    ram_reg_48 : out STD_LOGIC;
    ram_reg_49 : out STD_LOGIC;
    ram_reg_50 : out STD_LOGIC;
    ram_reg_51 : out STD_LOGIC;
    ram_reg_52 : out STD_LOGIC;
    ram_reg_53 : out STD_LOGIC;
    ram_reg_54 : out STD_LOGIC;
    ram_reg_55 : out STD_LOGIC;
    ram_reg_56 : out STD_LOGIC;
    ram_reg_57 : out STD_LOGIC;
    ram_reg_58 : out STD_LOGIC;
    ram_reg_59 : out STD_LOGIC;
    ram_reg_60 : out STD_LOGIC;
    ram_reg_61 : out STD_LOGIC;
    ram_reg_62 : out STD_LOGIC;
    ram_reg_63 : out STD_LOGIC;
    clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_64 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \blend_mult_generate[2].readData00Reg_reg[23]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \blend_mult_generate[2].readData01Reg_reg[23]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_65 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_66 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_67 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_68 : in STD_LOGIC;
    ram_reg_69 : in STD_LOGIC;
    ram_reg_70 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_ramDualPort_1 : entity is "ramDualPort";
end design_1_vga_tst_c64_0_1_ramDualPort_1;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_ramDualPort_1 is
  signal \ramDataOutA[4]_7\ : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \ramDataOutB[4]_6\ : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \ram_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__0_n_0\ : STD_LOGIC;
  signal weA07_out : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 49152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram_generate[2].ram_inst_i/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
\blend_mult_generate[0].readData00Reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(3),
      I1 => Q(2),
      I2 => DOADO(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(0),
      O => ram_reg_0
    );
\blend_mult_generate[0].readData00Reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(4),
      I1 => Q(2),
      I2 => DOADO(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(1),
      O => ram_reg_1
    );
\blend_mult_generate[0].readData00Reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(5),
      I1 => Q(2),
      I2 => DOADO(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(2),
      O => ram_reg_2
    );
\blend_mult_generate[0].readData00Reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(6),
      I1 => Q(2),
      I2 => DOADO(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(3),
      O => ram_reg_3
    );
\blend_mult_generate[0].readData00Reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(7),
      I1 => Q(2),
      I2 => DOADO(4),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(4),
      O => ram_reg_4
    );
\blend_mult_generate[0].readData01Reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(3),
      I1 => Q(2),
      I2 => DOBDO(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(0),
      O => ram_reg_16
    );
\blend_mult_generate[0].readData01Reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(4),
      I1 => Q(2),
      I2 => DOBDO(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(1),
      O => ram_reg_17
    );
\blend_mult_generate[0].readData01Reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(5),
      I1 => Q(2),
      I2 => DOBDO(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(2),
      O => ram_reg_18
    );
\blend_mult_generate[0].readData01Reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(6),
      I1 => Q(2),
      I2 => DOBDO(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(3),
      O => ram_reg_19
    );
\blend_mult_generate[0].readData01Reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(7),
      I1 => Q(2),
      I2 => DOBDO(4),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(4),
      O => ram_reg_20
    );
\blend_mult_generate[0].readData10Reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(3),
      I1 => Q(1),
      I2 => DOADO(0),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(0),
      O => ram_reg_32
    );
\blend_mult_generate[0].readData10Reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(4),
      I1 => Q(1),
      I2 => DOADO(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(1),
      O => ram_reg_33
    );
\blend_mult_generate[0].readData10Reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(5),
      I1 => Q(1),
      I2 => DOADO(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(2),
      O => ram_reg_34
    );
\blend_mult_generate[0].readData10Reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(6),
      I1 => Q(1),
      I2 => DOADO(3),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(3),
      O => ram_reg_35
    );
\blend_mult_generate[0].readData10Reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(7),
      I1 => Q(1),
      I2 => DOADO(4),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(4),
      O => ram_reg_36
    );
\blend_mult_generate[0].readData11Reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(3),
      I1 => Q(1),
      I2 => DOBDO(0),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(0),
      O => ram_reg_48
    );
\blend_mult_generate[0].readData11Reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(4),
      I1 => Q(1),
      I2 => DOBDO(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(1),
      O => ram_reg_49
    );
\blend_mult_generate[0].readData11Reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(5),
      I1 => Q(1),
      I2 => DOBDO(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(2),
      O => ram_reg_50
    );
\blend_mult_generate[0].readData11Reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(6),
      I1 => Q(1),
      I2 => DOBDO(3),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(3),
      O => ram_reg_51
    );
\blend_mult_generate[0].readData11Reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(7),
      I1 => Q(1),
      I2 => DOBDO(4),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(4),
      O => ram_reg_52
    );
\blend_mult_generate[1].readData00Reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(10),
      I1 => Q(2),
      I2 => DOADO(5),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(5),
      O => ram_reg_5
    );
\blend_mult_generate[1].readData00Reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(11),
      I1 => Q(2),
      I2 => DOADO(6),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(6),
      O => ram_reg_6
    );
\blend_mult_generate[1].readData00Reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(12),
      I1 => Q(2),
      I2 => DOADO(7),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(7),
      O => ram_reg_7
    );
\blend_mult_generate[1].readData00Reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(13),
      I1 => Q(2),
      I2 => DOADO(8),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(8),
      O => ram_reg_8
    );
\blend_mult_generate[1].readData00Reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(14),
      I1 => Q(2),
      I2 => DOADO(9),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(9),
      O => ram_reg_9
    );
\blend_mult_generate[1].readData00Reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(15),
      I1 => Q(2),
      I2 => DOADO(10),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(10),
      O => ram_reg_10
    );
\blend_mult_generate[1].readData01Reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(10),
      I1 => Q(2),
      I2 => DOBDO(5),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(5),
      O => ram_reg_21
    );
\blend_mult_generate[1].readData01Reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(11),
      I1 => Q(2),
      I2 => DOBDO(6),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(6),
      O => ram_reg_22
    );
\blend_mult_generate[1].readData01Reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(12),
      I1 => Q(2),
      I2 => DOBDO(7),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(7),
      O => ram_reg_23
    );
\blend_mult_generate[1].readData01Reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(13),
      I1 => Q(2),
      I2 => DOBDO(8),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(8),
      O => ram_reg_24
    );
\blend_mult_generate[1].readData01Reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(14),
      I1 => Q(2),
      I2 => DOBDO(9),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(9),
      O => ram_reg_25
    );
\blend_mult_generate[1].readData01Reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(15),
      I1 => Q(2),
      I2 => DOBDO(10),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(10),
      O => ram_reg_26
    );
\blend_mult_generate[1].readData10Reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(10),
      I1 => Q(1),
      I2 => DOADO(5),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(5),
      O => ram_reg_37
    );
\blend_mult_generate[1].readData10Reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(11),
      I1 => Q(1),
      I2 => DOADO(6),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(6),
      O => ram_reg_38
    );
\blend_mult_generate[1].readData10Reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(12),
      I1 => Q(1),
      I2 => DOADO(7),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(7),
      O => ram_reg_39
    );
\blend_mult_generate[1].readData10Reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(13),
      I1 => Q(1),
      I2 => DOADO(8),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(8),
      O => ram_reg_40
    );
\blend_mult_generate[1].readData10Reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(14),
      I1 => Q(1),
      I2 => DOADO(9),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(9),
      O => ram_reg_41
    );
\blend_mult_generate[1].readData10Reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(15),
      I1 => Q(1),
      I2 => DOADO(10),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(10),
      O => ram_reg_42
    );
\blend_mult_generate[1].readData11Reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(10),
      I1 => Q(1),
      I2 => DOBDO(5),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(5),
      O => ram_reg_53
    );
\blend_mult_generate[1].readData11Reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(11),
      I1 => Q(1),
      I2 => DOBDO(6),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(6),
      O => ram_reg_54
    );
\blend_mult_generate[1].readData11Reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(12),
      I1 => Q(1),
      I2 => DOBDO(7),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(7),
      O => ram_reg_55
    );
\blend_mult_generate[1].readData11Reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(13),
      I1 => Q(1),
      I2 => DOBDO(8),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(8),
      O => ram_reg_56
    );
\blend_mult_generate[1].readData11Reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(14),
      I1 => Q(1),
      I2 => DOBDO(9),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(9),
      O => ram_reg_57
    );
\blend_mult_generate[1].readData11Reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(15),
      I1 => Q(1),
      I2 => DOBDO(10),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(10),
      O => ram_reg_58
    );
\blend_mult_generate[2].readData00Reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(19),
      I1 => Q(2),
      I2 => DOADO(11),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(11),
      O => ram_reg_11
    );
\blend_mult_generate[2].readData00Reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(20),
      I1 => Q(2),
      I2 => DOADO(12),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(12),
      O => ram_reg_12
    );
\blend_mult_generate[2].readData00Reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(21),
      I1 => Q(2),
      I2 => DOADO(13),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(13),
      O => ram_reg_13
    );
\blend_mult_generate[2].readData00Reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(22),
      I1 => Q(2),
      I2 => DOADO(14),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(14),
      O => ram_reg_14
    );
\blend_mult_generate[2].readData00Reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(23),
      I1 => Q(2),
      I2 => DOADO(15),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(15),
      O => ram_reg_15
    );
\blend_mult_generate[2].readData01Reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(19),
      I1 => Q(2),
      I2 => DOBDO(11),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(11),
      O => ram_reg_27
    );
\blend_mult_generate[2].readData01Reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(20),
      I1 => Q(2),
      I2 => DOBDO(12),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(12),
      O => ram_reg_28
    );
\blend_mult_generate[2].readData01Reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(21),
      I1 => Q(2),
      I2 => DOBDO(13),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(13),
      O => ram_reg_29
    );
\blend_mult_generate[2].readData01Reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(22),
      I1 => Q(2),
      I2 => DOBDO(14),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(14),
      O => ram_reg_30
    );
\blend_mult_generate[2].readData01Reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(23),
      I1 => Q(2),
      I2 => DOBDO(15),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(15),
      O => ram_reg_31
    );
\blend_mult_generate[2].readData10Reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(19),
      I1 => Q(1),
      I2 => DOADO(11),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(11),
      O => ram_reg_43
    );
\blend_mult_generate[2].readData10Reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(20),
      I1 => Q(1),
      I2 => DOADO(12),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(12),
      O => ram_reg_44
    );
\blend_mult_generate[2].readData10Reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(21),
      I1 => Q(1),
      I2 => DOADO(13),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(13),
      O => ram_reg_45
    );
\blend_mult_generate[2].readData10Reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(22),
      I1 => Q(1),
      I2 => DOADO(14),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(14),
      O => ram_reg_46
    );
\blend_mult_generate[2].readData10Reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutA[4]_7\(23),
      I1 => Q(1),
      I2 => DOADO(15),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\(15),
      O => ram_reg_47
    );
\blend_mult_generate[2].readData11Reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(19),
      I1 => Q(1),
      I2 => DOBDO(11),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(11),
      O => ram_reg_59
    );
\blend_mult_generate[2].readData11Reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(20),
      I1 => Q(1),
      I2 => DOBDO(12),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(12),
      O => ram_reg_60
    );
\blend_mult_generate[2].readData11Reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(21),
      I1 => Q(1),
      I2 => DOBDO(13),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(13),
      O => ram_reg_61
    );
\blend_mult_generate[2].readData11Reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(22),
      I1 => Q(1),
      I2 => DOBDO(14),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(14),
      O => ram_reg_62
    );
\blend_mult_generate[2].readData11Reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033308800003088"
    )
        port map (
      I0 => \ramDataOutB[4]_6\(23),
      I1 => Q(1),
      I2 => DOBDO(15),
      I3 => Q(0),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\(15),
      O => ram_reg_63
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \ram_reg_i_1__0_n_0\,
      ADDRARDADDR(13) => \ram_reg_i_2__0_n_0\,
      ADDRARDADDR(12) => \ram_reg_i_3__0_n_0\,
      ADDRARDADDR(11) => \ram_reg_i_4__0_n_0\,
      ADDRARDADDR(10) => \ram_reg_i_5__0_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_6__0_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_7__0_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_8__0_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_9__0_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_10__0_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_11__0_n_0\,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram_reg_64(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 16),
      DOADO(15 downto 11) => \ramDataOutA[4]_7\(23 downto 19),
      DOADO(10 downto 5) => \ramDataOutA[4]_7\(15 downto 10),
      DOADO(4 downto 0) => \ramDataOutA[4]_7\(7 downto 3),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 11) => \ramDataOutB[4]_6\(23 downto 19),
      DOBDO(10 downto 5) => \ramDataOutB[4]_6\(15 downto 10),
      DOBDO(4 downto 0) => \ramDataOutB[4]_6\(7 downto 3),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => weA07_out,
      WEA(2) => weA07_out,
      WEA(1) => weA07_out,
      WEA(0) => weA07_out,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(1),
      I1 => ram_reg_66(1),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_10__0_n_0\
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(0),
      I1 => ram_reg_66(0),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_11__0_n_0\
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ram_reg_67(0),
      I1 => ram_reg_68,
      I2 => ram_reg_69,
      I3 => ram_reg_70,
      O => weA07_out
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(10),
      I1 => ram_reg_66(10),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_1__0_n_0\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(9),
      I1 => ram_reg_66(9),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_2__0_n_0\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(8),
      I1 => ram_reg_66(8),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_3__0_n_0\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(7),
      I1 => ram_reg_66(7),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_4__0_n_0\
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(6),
      I1 => ram_reg_66(6),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_5__0_n_0\
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(5),
      I1 => ram_reg_66(5),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_6__0_n_0\
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(4),
      I1 => ram_reg_66(4),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_7__0_n_0\
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(3),
      I1 => ram_reg_66(3),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_8__0_n_0\
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_65(2),
      I1 => ram_reg_66(2),
      I2 => ram_reg_67(0),
      I3 => ram_reg_68,
      I4 => ram_reg_69,
      I5 => ram_reg_70,
      O => \ram_reg_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_ramDualPort_2 is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    readData00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    readData01 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    readData10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    readData11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \blend_mult_generate[0].readData00Reg_reg[3]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData00Reg_reg[4]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData00Reg_reg[5]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData00Reg_reg[6]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData00Reg_reg[7]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData00Reg_reg[10]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData00Reg_reg[11]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData00Reg_reg[12]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData00Reg_reg[13]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData00Reg_reg[14]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData00Reg_reg[15]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData00Reg_reg[19]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData00Reg_reg[20]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData00Reg_reg[21]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData00Reg_reg[22]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData00Reg_reg[23]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData01Reg_reg[3]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData01Reg_reg[4]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData01Reg_reg[5]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData01Reg_reg[6]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData01Reg_reg[7]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData01Reg_reg[10]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData01Reg_reg[11]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData01Reg_reg[12]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData01Reg_reg[13]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData01Reg_reg[14]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData01Reg_reg[15]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData01Reg_reg[19]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData01Reg_reg[20]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData01Reg_reg[21]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData01Reg_reg[22]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData01Reg_reg[23]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData10Reg_reg[3]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData10Reg_reg[4]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData10Reg_reg[5]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData10Reg_reg[6]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData10Reg_reg[7]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData10Reg_reg[10]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData10Reg_reg[11]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData10Reg_reg[12]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData10Reg_reg[13]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData10Reg_reg[14]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData10Reg_reg[15]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData10Reg_reg[19]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData10Reg_reg[20]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData10Reg_reg[21]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData10Reg_reg[22]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData10Reg_reg[23]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData11Reg_reg[3]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData11Reg_reg[4]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData11Reg_reg[5]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData11Reg_reg[6]\ : in STD_LOGIC;
    \blend_mult_generate[0].readData11Reg_reg[7]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData11Reg_reg[10]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData11Reg_reg[11]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData11Reg_reg[12]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData11Reg_reg[13]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData11Reg_reg[14]\ : in STD_LOGIC;
    \blend_mult_generate[1].readData11Reg_reg[15]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData11Reg_reg[19]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData11Reg_reg[20]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData11Reg_reg[21]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData11Reg_reg[22]\ : in STD_LOGIC;
    \blend_mult_generate[2].readData11Reg_reg[23]\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_ramDualPort_2 : entity is "ramDualPort";
end design_1_vga_tst_c64_0_1_ramDualPort_2;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_ramDualPort_2 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ramDataOutA[8]_9\ : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \ramDataOutB[8]_8\ : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal ram_reg_i_10_n_0 : STD_LOGIC;
  signal ram_reg_i_11_n_0 : STD_LOGIC;
  signal ram_reg_i_1_n_0 : STD_LOGIC;
  signal ram_reg_i_25_n_0 : STD_LOGIC;
  signal ram_reg_i_2_n_0 : STD_LOGIC;
  signal ram_reg_i_3_n_0 : STD_LOGIC;
  signal ram_reg_i_4_n_0 : STD_LOGIC;
  signal ram_reg_i_5_n_0 : STD_LOGIC;
  signal ram_reg_i_6_n_0 : STD_LOGIC;
  signal ram_reg_i_7_n_0 : STD_LOGIC;
  signal ram_reg_i_8_n_0 : STD_LOGIC;
  signal ram_reg_i_9_n_0 : STD_LOGIC;
  signal weA011_out : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 49152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram_generate[3].ram_inst_i/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  ADDRBWRADDR(10 downto 0) <= \^addrbwraddr\(10 downto 0);
\blend_mult_generate[0].readData00Reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[0].readData00Reg_reg[3]\,
      O => readData00(0)
    );
\blend_mult_generate[0].readData00Reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[0].readData00Reg_reg[4]\,
      O => readData00(1)
    );
\blend_mult_generate[0].readData00Reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(5),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[0].readData00Reg_reg[5]\,
      O => readData00(2)
    );
\blend_mult_generate[0].readData00Reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(6),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[0].readData00Reg_reg[6]\,
      O => readData00(3)
    );
\blend_mult_generate[0].readData00Reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(7),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[0].readData00Reg_reg[7]\,
      O => readData00(4)
    );
\blend_mult_generate[0].readData01Reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[0].readData01Reg_reg[3]\,
      O => readData01(0)
    );
\blend_mult_generate[0].readData01Reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(4),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[0].readData01Reg_reg[4]\,
      O => readData01(1)
    );
\blend_mult_generate[0].readData01Reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(5),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[0].readData01Reg_reg[5]\,
      O => readData01(2)
    );
\blend_mult_generate[0].readData01Reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(6),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[0].readData01Reg_reg[6]\,
      O => readData01(3)
    );
\blend_mult_generate[0].readData01Reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(7),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[0].readData01Reg_reg[7]\,
      O => readData01(4)
    );
\blend_mult_generate[0].readData10Reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(3),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[0].readData10Reg_reg[3]\,
      O => readData10(0)
    );
\blend_mult_generate[0].readData10Reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[0].readData10Reg_reg[4]\,
      O => readData10(1)
    );
\blend_mult_generate[0].readData10Reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(5),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[0].readData10Reg_reg[5]\,
      O => readData10(2)
    );
\blend_mult_generate[0].readData10Reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(6),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[0].readData10Reg_reg[6]\,
      O => readData10(3)
    );
\blend_mult_generate[0].readData10Reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(7),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[0].readData10Reg_reg[7]\,
      O => readData10(4)
    );
\blend_mult_generate[0].readData11Reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(3),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[0].readData11Reg_reg[3]\,
      O => readData11(0)
    );
\blend_mult_generate[0].readData11Reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[0].readData11Reg_reg[4]\,
      O => readData11(1)
    );
\blend_mult_generate[0].readData11Reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(5),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[0].readData11Reg_reg[5]\,
      O => readData11(2)
    );
\blend_mult_generate[0].readData11Reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(6),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[0].readData11Reg_reg[6]\,
      O => readData11(3)
    );
\blend_mult_generate[0].readData11Reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(7),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[0].readData11Reg_reg[7]\,
      O => readData11(4)
    );
\blend_mult_generate[1].readData00Reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(10),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData00Reg_reg[10]\,
      O => readData00(5)
    );
\blend_mult_generate[1].readData00Reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(11),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData00Reg_reg[11]\,
      O => readData00(6)
    );
\blend_mult_generate[1].readData00Reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(12),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData00Reg_reg[12]\,
      O => readData00(7)
    );
\blend_mult_generate[1].readData00Reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(13),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData00Reg_reg[13]\,
      O => readData00(8)
    );
\blend_mult_generate[1].readData00Reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(14),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData00Reg_reg[14]\,
      O => readData00(9)
    );
\blend_mult_generate[1].readData00Reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(15),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData00Reg_reg[15]\,
      O => readData00(10)
    );
\blend_mult_generate[1].readData01Reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(10),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData01Reg_reg[10]\,
      O => readData01(5)
    );
\blend_mult_generate[1].readData01Reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(11),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData01Reg_reg[11]\,
      O => readData01(6)
    );
\blend_mult_generate[1].readData01Reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(12),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData01Reg_reg[12]\,
      O => readData01(7)
    );
\blend_mult_generate[1].readData01Reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(13),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData01Reg_reg[13]\,
      O => readData01(8)
    );
\blend_mult_generate[1].readData01Reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(14),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData01Reg_reg[14]\,
      O => readData01(9)
    );
\blend_mult_generate[1].readData01Reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(15),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[1].readData01Reg_reg[15]\,
      O => readData01(10)
    );
\blend_mult_generate[1].readData10Reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(10),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData10Reg_reg[10]\,
      O => readData10(5)
    );
\blend_mult_generate[1].readData10Reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(11),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData10Reg_reg[11]\,
      O => readData10(6)
    );
\blend_mult_generate[1].readData10Reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(12),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData10Reg_reg[12]\,
      O => readData10(7)
    );
\blend_mult_generate[1].readData10Reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(13),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData10Reg_reg[13]\,
      O => readData10(8)
    );
\blend_mult_generate[1].readData10Reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(14),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData10Reg_reg[14]\,
      O => readData10(9)
    );
\blend_mult_generate[1].readData10Reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(15),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData10Reg_reg[15]\,
      O => readData10(10)
    );
\blend_mult_generate[1].readData11Reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(10),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData11Reg_reg[10]\,
      O => readData11(5)
    );
\blend_mult_generate[1].readData11Reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(11),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData11Reg_reg[11]\,
      O => readData11(6)
    );
\blend_mult_generate[1].readData11Reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(12),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData11Reg_reg[12]\,
      O => readData11(7)
    );
\blend_mult_generate[1].readData11Reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(13),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData11Reg_reg[13]\,
      O => readData11(8)
    );
\blend_mult_generate[1].readData11Reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(14),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData11Reg_reg[14]\,
      O => readData11(9)
    );
\blend_mult_generate[1].readData11Reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(15),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[1].readData11Reg_reg[15]\,
      O => readData11(10)
    );
\blend_mult_generate[2].readData00Reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(19),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[19]\,
      O => readData00(11)
    );
\blend_mult_generate[2].readData00Reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(20),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[20]\,
      O => readData00(12)
    );
\blend_mult_generate[2].readData00Reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(21),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[21]\,
      O => readData00(13)
    );
\blend_mult_generate[2].readData00Reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(22),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[22]\,
      O => readData00(14)
    );
\blend_mult_generate[2].readData00Reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutA[8]_9\(23),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData00Reg_reg[23]\,
      O => readData00(15)
    );
\blend_mult_generate[2].readData01Reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(19),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[19]\,
      O => readData01(11)
    );
\blend_mult_generate[2].readData01Reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(20),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[20]\,
      O => readData01(12)
    );
\blend_mult_generate[2].readData01Reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(21),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[21]\,
      O => readData01(13)
    );
\blend_mult_generate[2].readData01Reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(22),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[22]\,
      O => readData01(14)
    );
\blend_mult_generate[2].readData01Reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => \ramDataOutB[8]_8\(23),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \blend_mult_generate[2].readData01Reg_reg[23]\,
      O => readData01(15)
    );
\blend_mult_generate[2].readData10Reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(19),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[2].readData10Reg_reg[19]\,
      O => readData10(11)
    );
\blend_mult_generate[2].readData10Reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(20),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[2].readData10Reg_reg[20]\,
      O => readData10(12)
    );
\blend_mult_generate[2].readData10Reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(21),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[2].readData10Reg_reg[21]\,
      O => readData10(13)
    );
\blend_mult_generate[2].readData10Reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(22),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[2].readData10Reg_reg[22]\,
      O => readData10(14)
    );
\blend_mult_generate[2].readData10Reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutA[8]_9\(23),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[2].readData10Reg_reg[23]\,
      O => readData10(15)
    );
\blend_mult_generate[2].readData11Reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(19),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[2].readData11Reg_reg[19]\,
      O => readData11(11)
    );
\blend_mult_generate[2].readData11Reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(20),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[2].readData11Reg_reg[20]\,
      O => readData11(12)
    );
\blend_mult_generate[2].readData11Reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(21),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[2].readData11Reg_reg[21]\,
      O => readData11(13)
    );
\blend_mult_generate[2].readData11Reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(22),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[2].readData11Reg_reg[22]\,
      O => readData11(14)
    );
\blend_mult_generate[2].readData11Reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => Q(0),
      I1 => \ramDataOutB[8]_8\(23),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \blend_mult_generate[2].readData11Reg_reg[23]\,
      O => readData11(15)
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ram_reg_i_1_n_0,
      ADDRARDADDR(13) => ram_reg_i_2_n_0,
      ADDRARDADDR(12) => ram_reg_i_3_n_0,
      ADDRARDADDR(11) => ram_reg_i_4_n_0,
      ADDRARDADDR(10) => ram_reg_i_5_n_0,
      ADDRARDADDR(9) => ram_reg_i_6_n_0,
      ADDRARDADDR(8) => ram_reg_i_7_n_0,
      ADDRARDADDR(7) => ram_reg_i_8_n_0,
      ADDRARDADDR(6) => ram_reg_i_9_n_0,
      ADDRARDADDR(5) => ram_reg_i_10_n_0,
      ADDRARDADDR(4) => ram_reg_i_11_n_0,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \^addrbwraddr\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram_reg_0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 16),
      DOADO(15 downto 11) => \ramDataOutA[8]_9\(23 downto 19),
      DOADO(10 downto 5) => \ramDataOutA[8]_9\(15 downto 10),
      DOADO(4 downto 0) => \ramDataOutA[8]_9\(7 downto 3),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 11) => \ramDataOutB[8]_8\(23 downto 19),
      DOBDO(10 downto 5) => \ramDataOutB[8]_8\(15 downto 10),
      DOBDO(4 downto 0) => \ramDataOutB[8]_8\(7 downto 3),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => weA011_out,
      WEA(2) => weA011_out,
      WEA(1) => weA011_out,
      WEA(0) => weA011_out,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(10),
      I1 => ram_reg_2(10),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_1_n_0
    );
ram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => ram_reg_2(1),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_10_n_0
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => ram_reg_2(0),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_11_n_0
    );
ram_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ram_reg_4,
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      O => weA011_out
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ram_reg_2(8),
      I1 => ram_reg_2(6),
      I2 => ram_reg_i_25_n_0,
      I3 => ram_reg_2(7),
      I4 => ram_reg_2(9),
      I5 => ram_reg_2(10),
      O => \^addrbwraddr\(10)
    );
ram_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ram_reg_2(7),
      I1 => ram_reg_i_25_n_0,
      I2 => ram_reg_2(6),
      I3 => ram_reg_2(8),
      I4 => ram_reg_2(9),
      O => \^addrbwraddr\(9)
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ram_reg_2(6),
      I1 => ram_reg_i_25_n_0,
      I2 => ram_reg_2(7),
      I3 => ram_reg_2(8),
      O => \^addrbwraddr\(8)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ram_reg_i_25_n_0,
      I1 => ram_reg_2(6),
      I2 => ram_reg_2(7),
      O => \^addrbwraddr\(7)
    );
ram_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_i_25_n_0,
      I1 => ram_reg_2(6),
      O => \^addrbwraddr\(6)
    );
ram_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ram_reg_2(3),
      I1 => ram_reg_2(1),
      I2 => ram_reg_2(0),
      I3 => ram_reg_2(2),
      I4 => ram_reg_2(4),
      I5 => ram_reg_2(5),
      O => \^addrbwraddr\(5)
    );
ram_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ram_reg_2(2),
      I1 => ram_reg_2(0),
      I2 => ram_reg_2(1),
      I3 => ram_reg_2(3),
      I4 => ram_reg_2(4),
      O => \^addrbwraddr\(4)
    );
ram_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ram_reg_2(1),
      I1 => ram_reg_2(0),
      I2 => ram_reg_2(2),
      I3 => ram_reg_2(3),
      O => \^addrbwraddr\(3)
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(9),
      I1 => ram_reg_2(9),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_2_n_0
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => ram_reg_2(1),
      I2 => ram_reg_2(2),
      O => \^addrbwraddr\(2)
    );
ram_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => ram_reg_2(1),
      O => \^addrbwraddr\(1)
    );
ram_reg_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_2(0),
      O => \^addrbwraddr\(0)
    );
ram_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ram_reg_2(5),
      I1 => ram_reg_2(3),
      I2 => ram_reg_2(1),
      I3 => ram_reg_2(0),
      I4 => ram_reg_2(2),
      I5 => ram_reg_2(4),
      O => ram_reg_i_25_n_0
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(8),
      I1 => ram_reg_2(8),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_3_n_0
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(7),
      I1 => ram_reg_2(7),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_4_n_0
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(6),
      I1 => ram_reg_2(6),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_5_n_0
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(5),
      I1 => ram_reg_2(5),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_6_n_0
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(4),
      I1 => ram_reg_2(4),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_7_n_0
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => ram_reg_2(3),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_8_n_0
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCACCCCC"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => ram_reg_2(2),
      I2 => ram_reg_3(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => ram_reg_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_sync_dual_port_ram is
  port (
    \vert_pos_reg[10]\ : out STD_LOGIC;
    blue : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \horiz_pos_reg[10]\ : out STD_LOGIC;
    green : out STD_LOGIC_VECTOR ( 5 downto 0 );
    red : out STD_LOGIC_VECTOR ( 4 downto 0 );
    read_address_next0_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    nextDout0 : out STD_LOGIC;
    \horiz_pos_reg[7]\ : out STD_LOGIC;
    \horiz_pos_reg[6]\ : out STD_LOGIC;
    \vert_pos_reg[7]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    c64_mode : in STD_LOGIC;
    red_4_sp_1 : in STD_LOGIC;
    \red[4]_0\ : in STD_LOGIC;
    \red[4]_1\ : in STD_LOGIC;
    \read_address_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_valid_out_debug : in STD_LOGIC;
    \read_address_reg_reg[2]_0\ : in STD_LOGIC;
    blue_0_sp_1 : in STD_LOGIC;
    next_out_debug : in STD_LOGIC;
    next_out_debug_0 : in STD_LOGIC;
    next_out_debug_1 : in STD_LOGIC;
    \horiz_pos_reg[10]_0\ : in STD_LOGIC;
    \horiz_pos_reg[10]_1\ : in STD_LOGIC;
    next_out_debug_INST_0_i_2_0 : in STD_LOGIC;
    \red[4]_INST_0_i_2_0\ : in STD_LOGIC;
    next_out_debug_INST_0_i_2_1 : in STD_LOGIC;
    next_out_debug_INST_0_i_2_2 : in STD_LOGIC;
    next_out_debug_INST_0_i_2_3 : in STD_LOGIC;
    next_out_debug_INST_0_i_2_4 : in STD_LOGIC;
    full_vga_fifo : in STD_LOGIC;
    Data_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_debug : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \blue[4]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_sync_dual_port_ram : entity is "sync_dual_port_ram";
end design_1_vga_tst_c64_0_1_sync_dual_port_ram;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_sync_dual_port_ram is
  signal \blue[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \blue[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \blue[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \blue[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \blue[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal blue_0_sn_1 : STD_LOGIC;
  signal \green[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \green[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \green[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \green[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \green[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \green[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[10]\ : STD_LOGIC;
  signal \^horiz_pos_reg[6]\ : STD_LOGIC;
  signal \^horiz_pos_reg[7]\ : STD_LOGIC;
  signal \^nextdout0\ : STD_LOGIC;
  signal next_out_debug_INST_0_i_6_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_5_i_3_n_0 : STD_LOGIC;
  signal ram_reg_0_15_0_5_i_4_n_0 : STD_LOGIC;
  signal \^read_address_next0_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal read_address_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_address_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal read_data_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \red[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \red[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \red[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \red[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal red_4_sn_1 : STD_LOGIC;
  signal \^vert_pos_reg[10]\ : STD_LOGIC;
  signal \^vert_pos_reg[7]\ : STD_LOGIC;
  signal NLW_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \blue[0]_INST_0_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \blue[1]_INST_0_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \blue[2]_INST_0_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \blue[3]_INST_0_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \blue[4]_INST_0_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \green[0]_INST_0_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \green[1]_INST_0_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \green[2]_INST_0_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \green[3]_INST_0_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \green[4]_INST_0_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \green[5]_INST_0_i_1\ : label is "soft_lutpair7";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_5 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_5 : label is "inst/data_buf_vga/ram/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_5 : label is 5;
  attribute SOFT_HLUTNM of ram_reg_0_15_0_5_i_4 : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_12_15 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15_12_15 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_15 : label is "inst/data_buf_vga/ram/ram";
  attribute ram_addr_begin of ram_reg_0_15_12_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_15 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_15 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15_6_11 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_11 : label is "inst/data_buf_vga/ram/ram";
  attribute ram_addr_begin of ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of \read_address_reg[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \read_address_reg[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \read_address_reg[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \read_address_reg[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \red[0]_INST_0_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \red[1]_INST_0_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \red[2]_INST_0_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \red[3]_INST_0_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \red[4]_INST_0_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \red[4]_INST_0_i_19\ : label is "soft_lutpair2";
begin
  blue_0_sn_1 <= blue_0_sp_1;
  \horiz_pos_reg[10]\ <= \^horiz_pos_reg[10]\;
  \horiz_pos_reg[6]\ <= \^horiz_pos_reg[6]\;
  \horiz_pos_reg[7]\ <= \^horiz_pos_reg[7]\;
  nextDout0 <= \^nextdout0\;
  read_address_next0_out(3 downto 0) <= \^read_address_next0_out\(3 downto 0);
  red_4_sn_1 <= red_4_sp_1;
  \vert_pos_reg[10]\ <= \^vert_pos_reg[10]\;
  \vert_pos_reg[7]\ <= \^vert_pos_reg[7]\;
\blue[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \blue[0]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => blue(0)
    );
\blue[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(0),
      I1 => c64_mode,
      I2 => Data_out(0),
      O => \blue[0]_INST_0_i_1_n_0\
    );
\blue[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \blue[1]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => blue(1)
    );
\blue[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(1),
      I1 => c64_mode,
      I2 => Data_out(1),
      O => \blue[1]_INST_0_i_1_n_0\
    );
\blue[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \blue[2]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => blue(2)
    );
\blue[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(2),
      I1 => c64_mode,
      I2 => Data_out(2),
      O => \blue[2]_INST_0_i_1_n_0\
    );
\blue[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \blue[3]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => blue(3)
    );
\blue[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(3),
      I1 => c64_mode,
      I2 => Data_out(3),
      O => \blue[3]_INST_0_i_1_n_0\
    );
\blue[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \blue[4]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => blue(4)
    );
\blue[4]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(4),
      I1 => c64_mode,
      I2 => Data_out(4),
      O => \blue[4]_INST_0_i_1_n_0\
    );
\green[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \green[0]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => green(0)
    );
\green[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(5),
      I1 => c64_mode,
      I2 => Data_out(5),
      O => \green[0]_INST_0_i_1_n_0\
    );
\green[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \green[1]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => green(1)
    );
\green[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(6),
      I1 => c64_mode,
      I2 => Data_out(6),
      O => \green[1]_INST_0_i_1_n_0\
    );
\green[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \green[2]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => green(2)
    );
\green[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(7),
      I1 => c64_mode,
      I2 => Data_out(7),
      O => \green[2]_INST_0_i_1_n_0\
    );
\green[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \green[3]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => green(3)
    );
\green[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(8),
      I1 => c64_mode,
      I2 => Data_out(8),
      O => \green[3]_INST_0_i_1_n_0\
    );
\green[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \green[4]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => green(4)
    );
\green[4]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(9),
      I1 => c64_mode,
      I2 => Data_out(9),
      O => \green[4]_INST_0_i_1_n_0\
    );
\green[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \green[5]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => green(5)
    );
\green[5]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(10),
      I1 => c64_mode,
      I2 => Data_out(10),
      O => \green[5]_INST_0_i_1_n_0\
    );
horiz_sync_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \horiz_pos_reg[10]_0\,
      I1 => \horiz_pos_reg[10]_1\,
      O => \^horiz_pos_reg[6]\
    );
next_out_debug_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => next_out_debug_INST_0_i_6_n_0,
      I1 => \^horiz_pos_reg[6]\,
      I2 => next_out_debug,
      I3 => blue_0_sn_1,
      I4 => next_out_debug_0,
      I5 => next_out_debug_1,
      O => \^horiz_pos_reg[7]\
    );
next_out_debug_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000057"
    )
        port map (
      I0 => next_out_debug_INST_0_i_2_2,
      I1 => next_out_debug_INST_0_i_2_3,
      I2 => next_out_debug_INST_0_i_2_4,
      I3 => next_out_debug_INST_0_i_2_0,
      I4 => next_out_debug_INST_0_i_2_1,
      O => next_out_debug_INST_0_i_6_n_0
    );
next_out_debug_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => Q(7),
      I3 => Q(8),
      O => \^vert_pos_reg[10]\
    );
ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => read_address_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => read_address_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => read_address_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \blue[4]_INST_0_i_1_0\(3 downto 0),
      DIA(1 downto 0) => data_out_debug(1 downto 0),
      DIB(1 downto 0) => data_out_debug(3 downto 2),
      DIC(1 downto 0) => data_out_debug(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => read_data_out(1 downto 0),
      DOB(1 downto 0) => read_data_out(3 downto 2),
      DOC(1 downto 0) => read_data_out(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
ram_reg_0_15_0_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EEFE"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_0_15_0_5_i_3_n_0,
      I2 => Q(3),
      I3 => ram_reg_0_15_0_5_i_4_n_0,
      I4 => \red[4]_INST_0_i_6_n_0\,
      I5 => full_vga_fifo,
      O => \^nextdout0\
    );
ram_reg_0_15_0_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(8),
      I3 => Q(7),
      I4 => Q(9),
      I5 => Q(10),
      O => ram_reg_0_15_0_5_i_3_n_0
    );
ram_reg_0_15_0_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => ram_reg_0_15_0_5_i_4_n_0
    );
ram_reg_0_15_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => read_address_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => read_address_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => read_address_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \blue[4]_INST_0_i_1_0\(3 downto 0),
      DIA(1 downto 0) => data_out_debug(13 downto 12),
      DIB(1 downto 0) => data_out_debug(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => read_data_out(13 downto 12),
      DOB(1 downto 0) => read_data_out(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_15_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_15_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => read_address_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => read_address_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => read_address_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \blue[4]_INST_0_i_1_0\(3 downto 0),
      DIA(1 downto 0) => data_out_debug(7 downto 6),
      DIB(1 downto 0) => data_out_debug(9 downto 8),
      DIC(1 downto 0) => data_out_debug(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => read_data_out(7 downto 6),
      DOB(1 downto 0) => read_data_out(9 downto 8),
      DOC(1 downto 0) => read_data_out(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\read_address_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_address_reg_reg[3]_0\(0),
      I1 => \read_address_reg[3]_i_2_n_0\,
      O => \^read_address_next0_out\(0)
    );
\read_address_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \read_address_reg_reg[3]_0\(0),
      I1 => \read_address_reg[3]_i_2_n_0\,
      I2 => \read_address_reg_reg[3]_0\(1),
      O => \^read_address_next0_out\(1)
    );
\read_address_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \read_address_reg_reg[3]_0\(0),
      I1 => \read_address_reg_reg[3]_0\(1),
      I2 => \read_address_reg[3]_i_2_n_0\,
      I3 => \read_address_reg_reg[3]_0\(2),
      O => \^read_address_next0_out\(2)
    );
\read_address_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \read_address_reg_reg[3]_0\(1),
      I1 => \read_address_reg_reg[3]_0\(0),
      I2 => \read_address_reg_reg[3]_0\(2),
      I3 => \read_address_reg[3]_i_2_n_0\,
      I4 => \read_address_reg_reg[3]_0\(3),
      O => \^read_address_next0_out\(3)
    );
\read_address_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \^horiz_pos_reg[10]\,
      I1 => data_valid_out_debug,
      I2 => \^nextdout0\,
      I3 => \read_address_reg_reg[2]_0\,
      O => \read_address_reg[3]_i_2_n_0\
    );
\read_address_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^read_address_next0_out\(0),
      Q => read_address_reg(0),
      R => '0'
    );
\read_address_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^read_address_next0_out\(1),
      Q => read_address_reg(1),
      R => '0'
    );
\read_address_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^read_address_next0_out\(2),
      Q => read_address_reg(2),
      R => '0'
    );
\read_address_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^read_address_next0_out\(3),
      Q => read_address_reg(3),
      R => '0'
    );
\red[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \red[0]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => red(0)
    );
\red[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(11),
      I1 => c64_mode,
      I2 => Data_out(11),
      O => \red[0]_INST_0_i_1_n_0\
    );
\red[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \red[1]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => red(1)
    );
\red[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(12),
      I1 => c64_mode,
      I2 => Data_out(12),
      O => \red[1]_INST_0_i_1_n_0\
    );
\red[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \red[2]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => red(2)
    );
\red[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(13),
      I1 => c64_mode,
      I2 => Data_out(13),
      O => \red[2]_INST_0_i_1_n_0\
    );
\red[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \red[3]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => red(3)
    );
\red[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(14),
      I1 => c64_mode,
      I2 => Data_out(14),
      O => \red[3]_INST_0_i_1_n_0\
    );
\red[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \red[4]_INST_0_i_1_n_0\,
      I1 => c64_mode,
      I2 => \^horiz_pos_reg[10]\,
      I3 => red_4_sn_1,
      I4 => \red[4]_0\,
      I5 => \red[4]_1\,
      O => red(4)
    );
\red[4]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_data_out(15),
      I1 => c64_mode,
      I2 => Data_out(15),
      O => \red[4]_INST_0_i_1_n_0\
    );
\red[4]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \red[4]_INST_0_i_19_n_0\
    );
\red[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100010001"
    )
        port map (
      I0 => \^horiz_pos_reg[7]\,
      I1 => \red[4]_INST_0_i_6_n_0\,
      I2 => \red[4]_INST_0_i_7_n_0\,
      I3 => blue_0_sn_1,
      I4 => \red[4]_INST_0_i_8_n_0\,
      I5 => \red[4]_INST_0_i_9_n_0\,
      O => \^horiz_pos_reg[10]\
    );
\red[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEECCCCEEEECCCC"
    )
        port map (
      I0 => Q(8),
      I1 => Q(10),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(9),
      I5 => \^vert_pos_reg[7]\,
      O => \red[4]_INST_0_i_6_n_0\
    );
\red[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000101010"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => \^vert_pos_reg[10]\,
      I3 => Q(4),
      I4 => \red[4]_INST_0_i_19_n_0\,
      I5 => Q(3),
      O => \red[4]_INST_0_i_7_n_0\
    );
\red[4]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8880"
    )
        port map (
      I0 => next_out_debug,
      I1 => next_out_debug_INST_0_i_2_0,
      I2 => \red[4]_INST_0_i_2_0\,
      I3 => next_out_debug_INST_0_i_2_1,
      I4 => \horiz_pos_reg[10]_0\,
      I5 => \horiz_pos_reg[10]_1\,
      O => \red[4]_INST_0_i_8_n_0\
    );
\red[4]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => next_out_debug_0,
      I1 => next_out_debug_1,
      O => \red[4]_INST_0_i_9_n_0\
    );
\vert_pos[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => Q(6),
      O => \^vert_pos_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vga_tst_c64_0_1_sync_dual_port_ram__parameterized0\ is
  port (
    axi_data_out_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ip2bus_otputs[3]\ : out STD_LOGIC;
    \read_address_reg_reg[3]\ : out STD_LOGIC;
    \read_address_reg_reg[5]\ : out STD_LOGIC;
    \axi_buffer_empty_reg__0\ : out STD_LOGIC;
    bytes_to_receive_reg_12_sp_1 : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bytes_to_receive_reg_4_sp_1 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ram_reg_10 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC;
    ram_reg_12 : out STD_LOGIC;
    ram_reg_13 : out STD_LOGIC;
    ram_reg_14 : out STD_LOGIC;
    ram_reg_15 : out STD_LOGIC;
    ram_reg_16 : out STD_LOGIC;
    clk_axi : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ip2bus_mstrd_d : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_17 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ip2bus_otputs : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_23 : in STD_LOGIC;
    c64_mode : in STD_LOGIC;
    shift_reg_debug : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC;
    axi_buffer_empty : in STD_LOGIC;
    p_1_in_1 : in STD_LOGIC;
    axi_read_debug : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    bytes_to_receive_reg : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vga_tst_c64_0_1_sync_dual_port_ram__parameterized0\ : entity is "sync_dual_port_ram";
end \design_1_vga_tst_c64_0_1_sync_dual_port_ram__parameterized0\;

architecture STRUCTURE of \design_1_vga_tst_c64_0_1_sync_dual_port_ram__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^axi_buffer_empty_reg__0\ : STD_LOGIC;
  signal \^axi_data_out_debug\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bytes_to_receive_reg_12_sn_1 : STD_LOGIC;
  signal bytes_to_receive_reg_4_sn_1 : STD_LOGIC;
  signal \ip2bus_inputs[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \^ip2bus_otputs[3]\ : STD_LOGIC;
  signal read_address_next : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^read_address_reg_reg[3]\ : STD_LOGIC;
  signal \^read_address_reg_reg[5]\ : STD_LOGIC;
  signal write_en : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/my_read_block/data_buf/ram/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shift_reg_16_bit[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[10]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[11]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[13]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[14]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[15]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[16]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[17]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[18]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[19]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[20]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[21]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[22]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[23]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[24]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[25]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[26]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[27]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[28]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[29]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[30]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[31]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \shift_reg_16_bit[9]_i_1\ : label is "soft_lutpair27";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \axi_buffer_empty_reg__0\ <= \^axi_buffer_empty_reg__0\;
  axi_data_out_debug(31 downto 0) <= \^axi_data_out_debug\(31 downto 0);
  bytes_to_receive_reg_12_sp_1 <= bytes_to_receive_reg_12_sn_1;
  bytes_to_receive_reg_4_sp_1 <= bytes_to_receive_reg_4_sn_1;
  \ip2bus_otputs[3]\ <= \^ip2bus_otputs[3]\;
  \read_address_reg_reg[3]\ <= \^read_address_reg_reg[3]\;
  \read_address_reg_reg[5]\ <= \^read_address_reg_reg[5]\;
axi_read_debug_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \out\,
      I1 => axi_buffer_empty,
      I2 => p_1_in_1,
      I3 => axi_read_debug,
      O => \^axi_buffer_empty_reg__0\
    );
\ip2bus_inputs[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => bytes_to_receive_reg_4_sn_1,
      I1 => bytes_to_receive_reg(12),
      I2 => bytes_to_receive_reg(0),
      I3 => bytes_to_receive_reg(1),
      O => bytes_to_receive_reg_12_sn_1
    );
\ip2bus_inputs[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bytes_to_receive_reg(4),
      I1 => bytes_to_receive_reg(5),
      I2 => bytes_to_receive_reg(9),
      I3 => bytes_to_receive_reg(10),
      I4 => \ip2bus_inputs[2]_INST_0_i_3_n_0\,
      O => bytes_to_receive_reg_4_sn_1
    );
\ip2bus_inputs[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bytes_to_receive_reg(11),
      I1 => bytes_to_receive_reg(8),
      I2 => bytes_to_receive_reg(6),
      I3 => bytes_to_receive_reg(7),
      I4 => bytes_to_receive_reg(2),
      I5 => bytes_to_receive_reg(3),
      O => \ip2bus_inputs[2]_INST_0_i_3_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12) => \^d\(2),
      ADDRARDADDR(11 downto 10) => read_address_next(6 downto 5),
      ADDRARDADDR(9) => \^d\(1),
      ADDRARDADDR(8 downto 6) => read_address_next(3 downto 1),
      ADDRARDADDR(5) => \^d\(0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => Q(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clk_axi,
      CLKBWRCLK => clk_axi,
      DIADI(15 downto 0) => ip2bus_mstrd_d(15 downto 0),
      DIBDI(15 downto 0) => ip2bus_mstrd_d(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^axi_data_out_debug\(15 downto 0),
      DOBDO(15 downto 0) => \^axi_data_out_debug\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => write_en,
      WEBWE(2) => write_en,
      WEBWE(1) => write_en,
      WEBWE(0) => write_en
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD55"
    )
        port map (
      I0 => \^axi_buffer_empty_reg__0\,
      I1 => bytes_to_receive_reg_12_sn_1,
      I2 => ip2bus_otputs(0),
      I3 => ram_reg_23,
      O => \^ip2bus_otputs[3]\
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ram_reg_22,
      I1 => ram_reg_17(0),
      I2 => ram_reg_20,
      I3 => ram_reg_21,
      O => \^read_address_reg_reg[3]\
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \^ip2bus_otputs[3]\,
      I1 => ram_reg_17(2),
      I2 => ram_reg_18,
      I3 => \^read_address_reg_reg[3]\,
      I4 => ram_reg_17(1),
      I5 => ram_reg_19,
      O => \^d\(2)
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => \^ip2bus_otputs[3]\,
      I1 => ram_reg_19,
      I2 => ram_reg_17(1),
      I3 => \^read_address_reg_reg[3]\,
      I4 => ram_reg_18,
      O => read_address_next(6)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_18,
      I1 => \^ip2bus_otputs[3]\,
      I2 => \^read_address_reg_reg[5]\,
      O => read_address_next(5)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_17(1),
      I1 => \^ip2bus_otputs[3]\,
      I2 => ram_reg_22,
      I3 => ram_reg_17(0),
      I4 => ram_reg_20,
      I5 => ram_reg_21,
      O => \^d\(1)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => \^ip2bus_otputs[3]\,
      I1 => ram_reg_22,
      I2 => ram_reg_17(0),
      I3 => ram_reg_20,
      I4 => ram_reg_21,
      O => read_address_next(3)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => \^ip2bus_otputs[3]\,
      I1 => ram_reg_21,
      I2 => ram_reg_20,
      I3 => ram_reg_17(0),
      O => read_address_next(2)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^ip2bus_otputs[3]\,
      I1 => ram_reg_17(0),
      I2 => ram_reg_20,
      O => read_address_next(1)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ram_reg_17(0),
      I1 => \^ip2bus_otputs[3]\,
      O => \^d\(0)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ram_reg_24,
      I1 => bytes_to_receive_reg_12_sn_1,
      I2 => ip2bus_otputs(0),
      O => write_en
    );
\read_address_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_18,
      I1 => ram_reg_22,
      I2 => ram_reg_17(0),
      I3 => ram_reg_20,
      I4 => ram_reg_21,
      I5 => ram_reg_17(1),
      O => \^read_address_reg_reg[5]\
    );
\shift_reg_16_bit[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(0),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(16),
      O => ram_reg_16
    );
\shift_reg_16_bit[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(10),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(26),
      O => ram_reg_6
    );
\shift_reg_16_bit[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(11),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(27),
      O => ram_reg_5
    );
\shift_reg_16_bit[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(12),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(28),
      O => ram_reg_4
    );
\shift_reg_16_bit[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(13),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(29),
      O => ram_reg_3
    );
\shift_reg_16_bit[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(14),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(30),
      O => ram_reg_2
    );
\shift_reg_16_bit[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(15),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(31),
      O => ram_reg_1
    );
\shift_reg_16_bit[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(16),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(0),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(0),
      O => ram_reg_0(0)
    );
\shift_reg_16_bit[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(17),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(1),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(1),
      O => ram_reg_0(1)
    );
\shift_reg_16_bit[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(18),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(2),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(2),
      O => ram_reg_0(2)
    );
\shift_reg_16_bit[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(19),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(3),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(3),
      O => ram_reg_0(3)
    );
\shift_reg_16_bit[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(1),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(17),
      O => ram_reg_15
    );
\shift_reg_16_bit[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(20),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(4),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(4),
      O => ram_reg_0(4)
    );
\shift_reg_16_bit[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(21),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(5),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(5),
      O => ram_reg_0(5)
    );
\shift_reg_16_bit[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(22),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(6),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(6),
      O => ram_reg_0(6)
    );
\shift_reg_16_bit[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(23),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(7),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(7),
      O => ram_reg_0(7)
    );
\shift_reg_16_bit[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(24),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(8),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(8),
      O => ram_reg_0(8)
    );
\shift_reg_16_bit[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(25),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(9),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(9),
      O => ram_reg_0(9)
    );
\shift_reg_16_bit[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(26),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(10),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(10),
      O => ram_reg_0(10)
    );
\shift_reg_16_bit[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(27),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(11),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(11),
      O => ram_reg_0(11)
    );
\shift_reg_16_bit[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(28),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(12),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(12),
      O => ram_reg_0(12)
    );
\shift_reg_16_bit[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(29),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(13),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(13),
      O => ram_reg_0(13)
    );
\shift_reg_16_bit[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(2),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(18),
      O => ram_reg_14
    );
\shift_reg_16_bit[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(30),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(14),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(14),
      O => ram_reg_0(14)
    );
\shift_reg_16_bit[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_out_debug\(31),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(15),
      I3 => \^axi_buffer_empty_reg__0\,
      I4 => shift_reg_debug(15),
      O => ram_reg_0(15)
    );
\shift_reg_16_bit[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(3),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(19),
      O => ram_reg_13
    );
\shift_reg_16_bit[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(4),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(20),
      O => ram_reg_12
    );
\shift_reg_16_bit[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(5),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(21),
      O => ram_reg_11
    );
\shift_reg_16_bit[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(6),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(22),
      O => ram_reg_10
    );
\shift_reg_16_bit[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(7),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(23),
      O => ram_reg_9
    );
\shift_reg_16_bit[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(8),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(24),
      O => ram_reg_8
    );
\shift_reg_16_bit[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_out_debug\(9),
      I1 => c64_mode,
      I2 => \^axi_data_out_debug\(25),
      O => ram_reg_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_aFifo is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scalar_init_reg : out STD_LOGIC;
    in0 : out STD_LOGIC;
    \horiz_pos_reg[2]\ : out STD_LOGIC;
    \count_till_read_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GrayCount_out_reg[1]\ : out STD_LOGIC;
    state_5_reg : out STD_LOGIC;
    \horiz_pos_reg[10]\ : out STD_LOGIC;
    \horiz_pos_reg[8]\ : out STD_LOGIC;
    \horiz_pos_reg[5]\ : out STD_LOGIC;
    \horiz_pos_reg[7]\ : out STD_LOGIC;
    \horiz_pos_reg[1]\ : out STD_LOGIC;
    \vert_pos_reg[8]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vert_pos_reg[6]\ : out STD_LOGIC;
    \vert_pos_reg[0]\ : out STD_LOGIC;
    \vert_pos_reg[2]\ : out STD_LOGIC;
    \vert_pos_reg[0]_0\ : out STD_LOGIC;
    \vert_pos_reg[6]_0\ : out STD_LOGIC;
    \vert_pos_reg[10]\ : out STD_LOGIC;
    \vert_pos_reg[4]\ : out STD_LOGIC;
    \Data_out_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    clk_axi : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    scalar_init : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    scalar_init_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \BinaryCount_reg[0]\ : in STD_LOGIC;
    \BinaryCount_reg[0]_0\ : in STD_LOGIC;
    \BinaryCount_reg[0]_1\ : in STD_LOGIC;
    \horiz_pos_reg[10]_0\ : in STD_LOGIC;
    \horiz_pos_reg[10]_1\ : in STD_LOGIC;
    \horiz_pos_reg[10]_2\ : in STD_LOGIC;
    \horiz_pos_reg[9]\ : in STD_LOGIC;
    \horiz_pos_reg[9]_0\ : in STD_LOGIC;
    trigger_restart_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \horiz_pos_reg[10]_3\ : in STD_LOGIC;
    \horiz_pos_reg[10]_4\ : in STD_LOGIC;
    \horiz_pos_reg[10]_5\ : in STD_LOGIC;
    \BinaryCount_reg[0]_2\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \vert_pos_reg[9]\ : in STD_LOGIC;
    c64_mode : in STD_LOGIC;
    \horiz_pos_reg[9]_1\ : in STD_LOGIC;
    \horiz_pos_reg[9]_2\ : in STD_LOGIC;
    \horiz_pos_reg[9]_3\ : in STD_LOGIC;
    shift_reg_debug : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_aFifo : entity is "aFifo";
end design_1_vga_tst_c64_0_1_aFifo;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_aFifo is
  signal Data_out0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^graycount_out_reg[1]\ : STD_LOGIC;
  signal GrayCounter_pWr_n_2 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Status_read_prev_side : STD_LOGIC;
  signal Status_read_side1_out : STD_LOGIC;
  signal Status_write_prev_side : STD_LOGIC;
  signal \count_till_read[7]_i_3_n_0\ : STD_LOGIC;
  signal data_valid_in_debug_INST_0_i_1_n_0 : STD_LOGIC;
  signal data_valid_in_debug_INST_0_i_3_n_0 : STD_LOGIC;
  signal pNextWordToRead : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pNextWordToWrite : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_in : STD_LOGIC;
  signal synchro_read_side_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of synchro_read_side_0 : signal is "true";
  signal synchro_read_side_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of synchro_read_side_1 : signal is "true";
  signal synchro_write_side_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of synchro_write_side_0 : signal is "true";
  signal synchro_write_side_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of synchro_write_side_1 : signal is "true";
  signal NLW_Mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_Mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of Mem_reg_0_15_0_5 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of Mem_reg_0_15_0_5 : label is "inst/my_fifo/Mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of Mem_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of Mem_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of Mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of Mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of Mem_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_12_15 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_12_15 : label is 256;
  attribute RTL_RAM_NAME of Mem_reg_0_15_12_15 : label is "inst/my_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_12_15 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_12_15 : label is 15;
  attribute ram_offset of Mem_reg_0_15_12_15 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_12_15 : label is 12;
  attribute ram_slice_end of Mem_reg_0_15_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of Mem_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of Mem_reg_0_15_6_11 : label is 256;
  attribute RTL_RAM_NAME of Mem_reg_0_15_6_11 : label is "inst/my_fifo/Mem";
  attribute ram_addr_begin of Mem_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of Mem_reg_0_15_6_11 : label is 15;
  attribute ram_offset of Mem_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of Mem_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of Mem_reg_0_15_6_11 : label is 11;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \synchro_read_side_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \synchro_read_side_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_read_side_0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \synchro_read_side_0_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_read_side_0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \synchro_read_side_0_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_read_side_0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \synchro_read_side_0_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_read_side_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \synchro_read_side_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_read_side_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \synchro_read_side_1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_read_side_1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \synchro_read_side_1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_read_side_1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \synchro_read_side_1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_write_side_0_reg[0]\ : label is std.standard.true;
  attribute KEEP of \synchro_write_side_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_write_side_0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \synchro_write_side_0_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_write_side_0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \synchro_write_side_0_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_write_side_0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \synchro_write_side_0_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_write_side_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \synchro_write_side_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_write_side_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \synchro_write_side_1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_write_side_1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \synchro_write_side_1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \synchro_write_side_1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \synchro_write_side_1_reg[3]\ : label is "yes";
begin
  \GrayCount_out_reg[1]\ <= \^graycount_out_reg[1]\;
  SR(0) <= \^sr\(0);
\Data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(0),
      Q => \Data_out_reg[15]_0\(0),
      R => '0'
    );
\Data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(10),
      Q => \Data_out_reg[15]_0\(10),
      R => '0'
    );
\Data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(11),
      Q => \Data_out_reg[15]_0\(11),
      R => '0'
    );
\Data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(12),
      Q => \Data_out_reg[15]_0\(12),
      R => '0'
    );
\Data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(13),
      Q => \Data_out_reg[15]_0\(13),
      R => '0'
    );
\Data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(14),
      Q => \Data_out_reg[15]_0\(14),
      R => '0'
    );
\Data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(15),
      Q => \Data_out_reg[15]_0\(15),
      R => '0'
    );
\Data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(1),
      Q => \Data_out_reg[15]_0\(1),
      R => '0'
    );
\Data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(2),
      Q => \Data_out_reg[15]_0\(2),
      R => '0'
    );
\Data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(3),
      Q => \Data_out_reg[15]_0\(3),
      R => '0'
    );
\Data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(4),
      Q => \Data_out_reg[15]_0\(4),
      R => '0'
    );
\Data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(5),
      Q => \Data_out_reg[15]_0\(5),
      R => '0'
    );
\Data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(6),
      Q => \Data_out_reg[15]_0\(6),
      R => '0'
    );
\Data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(7),
      Q => \Data_out_reg[15]_0\(7),
      R => '0'
    );
\Data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(8),
      Q => \Data_out_reg[15]_0\(8),
      R => '0'
    );
\Data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => Data_out0(9),
      Q => \Data_out_reg[15]_0\(9),
      R => '0'
    );
GrayCounter_pRd: entity work.design_1_vga_tst_c64_0_1_GrayCounter
     port map (
      \BinaryCount_reg[0]_0\ => \^sr\(0),
      \BinaryCount_reg[0]_1\ => data_valid_in_debug_INST_0_i_3_n_0,
      \BinaryCount_reg[0]_2\(10 downto 0) => \BinaryCount_reg[0]_2\(10 downto 0),
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      \GrayCount_out_reg[1]_0\ => \^graycount_out_reg[1]\,
      Q(2 downto 0) => pNextWordToRead(3 downto 1),
      Status_read_prev_side => Status_read_prev_side,
      Status_read_prev_side_reg(3 downto 0) => synchro_read_side_1(3 downto 0),
      Status_read_side1_out => Status_read_side1_out,
      c64_mode => c64_mode,
      clk => clk,
      \horiz_pos_reg[10]\ => \horiz_pos_reg[10]\,
      \horiz_pos_reg[10]_0\ => \horiz_pos_reg[10]_0\,
      \horiz_pos_reg[10]_1\ => \horiz_pos_reg[10]_1\,
      \horiz_pos_reg[10]_2\ => \horiz_pos_reg[10]_2\,
      \horiz_pos_reg[10]_3\ => \horiz_pos_reg[10]_3\,
      \horiz_pos_reg[10]_4\ => \horiz_pos_reg[10]_4\,
      \horiz_pos_reg[10]_5\ => \horiz_pos_reg[10]_5\,
      \horiz_pos_reg[1]\ => \horiz_pos_reg[1]\,
      \horiz_pos_reg[2]\ => \horiz_pos_reg[2]\,
      \horiz_pos_reg[5]\ => \horiz_pos_reg[5]\,
      \horiz_pos_reg[7]\ => \horiz_pos_reg[7]\,
      \horiz_pos_reg[8]\ => \horiz_pos_reg[8]\,
      \horiz_pos_reg[9]\ => \horiz_pos_reg[9]\,
      \horiz_pos_reg[9]_0\ => \horiz_pos_reg[9]_0\,
      \horiz_pos_reg[9]_1\ => \horiz_pos_reg[9]_1\,
      \horiz_pos_reg[9]_2\ => \horiz_pos_reg[9]_2\,
      \horiz_pos_reg[9]_3\ => \horiz_pos_reg[9]_3\,
      \out\(3 downto 0) => pNextWordToRead(3 downto 0),
      pNextWordToRead => pNextWordToRead(0),
      \vert_pos_reg[0]\ => \vert_pos_reg[0]\,
      \vert_pos_reg[0]_0\ => \vert_pos_reg[0]_0\,
      \vert_pos_reg[10]\ => \vert_pos_reg[10]\,
      \vert_pos_reg[2]\ => \vert_pos_reg[2]\,
      \vert_pos_reg[4]\ => \vert_pos_reg[4]\,
      \vert_pos_reg[6]\ => \vert_pos_reg[6]\,
      \vert_pos_reg[6]_0\ => \vert_pos_reg[6]_0\,
      \vert_pos_reg[8]\ => \vert_pos_reg[8]\,
      \vert_pos_reg[9]\ => \vert_pos_reg[9]\
    );
GrayCounter_pWr: entity work.design_1_vga_tst_c64_0_1_GrayCounter_3
     port map (
      \BinaryCount_reg[0]_0\ => \BinaryCount_reg[0]\,
      \BinaryCount_reg[0]_1\ => \BinaryCount_reg[0]_0\,
      \BinaryCount_reg[0]_2\ => \BinaryCount_reg[0]_1\,
      E(0) => GrayCounter_pWr_n_2,
      Q(2 downto 0) => pNextWordToWrite(3 downto 1),
      SR(0) => \^sr\(0),
      Status_write_prev_side => Status_write_prev_side,
      buffer_full_vga_domain_1_reg(3 downto 0) => pNextWordToWrite(3 downto 0),
      clk_axi => clk_axi,
      in0 => in0,
      \out\(3 downto 0) => synchro_write_side_1(3 downto 0),
      pNextWordToWrite => pNextWordToWrite(0),
      p_8_in => p_8_in,
      trigger_restart_state(1 downto 0) => trigger_restart_state(1 downto 0)
    );
Mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => pNextWordToRead(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => pNextWordToRead(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => pNextWordToRead(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => pNextWordToWrite(3 downto 0),
      DIA(1 downto 0) => shift_reg_debug(1 downto 0),
      DIB(1 downto 0) => shift_reg_debug(3 downto 2),
      DIC(1 downto 0) => shift_reg_debug(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => Data_out0(1 downto 0),
      DOB(1 downto 0) => Data_out0(3 downto 2),
      DOC(1 downto 0) => Data_out0(5 downto 4),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk_axi,
      WE => GrayCounter_pWr_n_2
    );
Mem_reg_0_15_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => pNextWordToRead(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => pNextWordToRead(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => pNextWordToRead(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => pNextWordToWrite(3 downto 0),
      DIA(1 downto 0) => shift_reg_debug(13 downto 12),
      DIB(1 downto 0) => shift_reg_debug(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => Data_out0(13 downto 12),
      DOB(1 downto 0) => Data_out0(15 downto 14),
      DOC(1 downto 0) => NLW_Mem_reg_0_15_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk_axi,
      WE => GrayCounter_pWr_n_2
    );
Mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => pNextWordToRead(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => pNextWordToRead(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => pNextWordToRead(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => pNextWordToWrite(3 downto 0),
      DIA(1 downto 0) => shift_reg_debug(7 downto 6),
      DIB(1 downto 0) => shift_reg_debug(9 downto 8),
      DIC(1 downto 0) => shift_reg_debug(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => Data_out0(7 downto 6),
      DOB(1 downto 0) => Data_out0(9 downto 8),
      DOC(1 downto 0) => Data_out0(11 downto 10),
      DOD(1 downto 0) => NLW_Mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk_axi,
      WE => GrayCounter_pWr_n_2
    );
Status_read_prev_side_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Status_read_side1_out,
      Q => Status_read_prev_side,
      R => '0'
    );
Status_write_prev_side_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => p_8_in,
      Q => Status_write_prev_side,
      R => '0'
    );
\count_till_read[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => \count_till_read[7]_i_3_n_0\,
      O => \count_till_read_reg[2]\(0)
    );
\count_till_read[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^graycount_out_reg[1]\,
      I1 => Q(7),
      I2 => Q(6),
      O => \count_till_read[7]_i_3_n_0\
    );
data_valid_in_debug_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \out\,
      I1 => scalar_init,
      I2 => data_valid_in_debug_INST_0_i_1_n_0,
      I3 => Status_read_side1_out,
      O => state_5_reg
    );
data_valid_in_debug_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => synchro_read_side_1(0),
      I1 => pNextWordToRead(0),
      I2 => synchro_read_side_1(1),
      I3 => pNextWordToRead(1),
      I4 => data_valid_in_debug_INST_0_i_3_n_0,
      O => data_valid_in_debug_INST_0_i_1_n_0
    );
data_valid_in_debug_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => synchro_read_side_1(2),
      I1 => pNextWordToRead(2),
      I2 => pNextWordToRead(3),
      I3 => synchro_read_side_1(3),
      O => data_valid_in_debug_INST_0_i_3_n_0
    );
scalar_init_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => scalar_init,
      I1 => \count_till_read[7]_i_3_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => scalar_init_reg_0,
      I5 => \out\,
      O => scalar_init_reg
    );
\synchro_read_side_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pNextWordToWrite(0),
      Q => synchro_read_side_0(0),
      R => '0'
    );
\synchro_read_side_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pNextWordToWrite(1),
      Q => synchro_read_side_0(1),
      R => '0'
    );
\synchro_read_side_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pNextWordToWrite(2),
      Q => synchro_read_side_0(2),
      R => '0'
    );
\synchro_read_side_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => pNextWordToWrite(3),
      Q => synchro_read_side_0(3),
      R => '0'
    );
\synchro_read_side_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => synchro_read_side_0(0),
      Q => synchro_read_side_1(0),
      R => '0'
    );
\synchro_read_side_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => synchro_read_side_0(1),
      Q => synchro_read_side_1(1),
      R => '0'
    );
\synchro_read_side_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => synchro_read_side_0(2),
      Q => synchro_read_side_1(2),
      R => '0'
    );
\synchro_read_side_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => synchro_read_side_0(3),
      Q => synchro_read_side_1(3),
      R => '0'
    );
\synchro_write_side_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => pNextWordToRead(0),
      Q => synchro_write_side_0(0),
      R => '0'
    );
\synchro_write_side_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => pNextWordToRead(1),
      Q => synchro_write_side_0(1),
      R => '0'
    );
\synchro_write_side_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => pNextWordToRead(2),
      Q => synchro_write_side_0(2),
      R => '0'
    );
\synchro_write_side_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => pNextWordToRead(3),
      Q => synchro_write_side_0(3),
      R => '0'
    );
\synchro_write_side_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => synchro_write_side_0(0),
      Q => synchro_write_side_1(0),
      R => '0'
    );
\synchro_write_side_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => synchro_write_side_0(1),
      Q => synchro_write_side_1(1),
      R => '0'
    );
\synchro_write_side_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => synchro_write_side_0(2),
      Q => synchro_write_side_1(2),
      R => '0'
    );
\synchro_write_side_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => synchro_write_side_0(3),
      Q => synchro_write_side_1(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_fifo is
  port (
    \vert_pos_reg[10]\ : out STD_LOGIC;
    dOutValid_10 : out STD_LOGIC;
    outputLine1 : out STD_LOGIC;
    nextDout0 : out STD_LOGIC;
    blue : out STD_LOGIC_VECTOR ( 4 downto 0 );
    green : out STD_LOGIC_VECTOR ( 5 downto 0 );
    red : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \horiz_pos_reg[7]\ : out STD_LOGIC;
    \horiz_pos_reg[6]\ : out STD_LOGIC;
    \vert_pos_reg[7]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    lineSwitchOutputDisable : in STD_LOGIC;
    dOutValid_1_reg : in STD_LOGIC;
    c64_mode : in STD_LOGIC;
    red_4_sp_1 : in STD_LOGIC;
    \red[4]_0\ : in STD_LOGIC;
    \red[4]_1\ : in STD_LOGIC;
    data_valid_out_debug : in STD_LOGIC;
    blue_0_sp_1 : in STD_LOGIC;
    next_out_debug : in STD_LOGIC;
    next_out_debug_0 : in STD_LOGIC;
    next_out_debug_1 : in STD_LOGIC;
    \horiz_pos_reg[10]\ : in STD_LOGIC;
    \horiz_pos_reg[10]_0\ : in STD_LOGIC;
    next_out_debug_INST_0_i_2 : in STD_LOGIC;
    \red[4]_INST_0_i_2\ : in STD_LOGIC;
    next_out_debug_INST_0_i_2_0 : in STD_LOGIC;
    next_out_debug_INST_0_i_2_1 : in STD_LOGIC;
    next_out_debug_INST_0_i_2_2 : in STD_LOGIC;
    next_out_debug_INST_0_i_2_3 : in STD_LOGIC;
    Data_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_debug : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_fifo : entity is "fifo";
end design_1_vga_tst_c64_0_1_fifo;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_fifo is
  signal blue_0_sn_1 : STD_LOGIC;
  signal empty_reg_i_1_n_0 : STD_LOGIC;
  signal \empty_reg_i_2__0_n_0\ : STD_LOGIC;
  signal empty_reg_i_3_n_0 : STD_LOGIC;
  signal empty_reg_reg_n_0 : STD_LOGIC;
  signal full_reg_i_1_n_0 : STD_LOGIC;
  signal full_reg_i_2_n_0 : STD_LOGIC;
  signal full_reg_i_3_n_0 : STD_LOGIC;
  signal full_vga_fifo : STD_LOGIC;
  signal \^nextdout0\ : STD_LOGIC;
  signal \^outputline1\ : STD_LOGIC;
  signal ram_n_18 : STD_LOGIC;
  signal ram_n_19 : STD_LOGIC;
  signal ram_n_20 : STD_LOGIC;
  signal ram_n_21 : STD_LOGIC;
  signal ram_n_6 : STD_LOGIC;
  signal read_address_reg_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal red_4_sn_1 : STD_LOGIC;
  signal write_address : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_address_reg0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \write_address_reg[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \write_address_reg[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \write_address_reg[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \write_address_reg[3]_i_1\ : label is "soft_lutpair11";
begin
  blue_0_sn_1 <= blue_0_sp_1;
  nextDout0 <= \^nextdout0\;
  outputLine1 <= \^outputline1\;
  red_4_sn_1 <= red_4_sp_1;
dOutValid_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^outputline1\,
      I1 => lineSwitchOutputDisable,
      O => dOutValid_10
    );
empty_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00000600"
    )
        port map (
      I0 => \empty_reg_i_2__0_n_0\,
      I1 => write_address(3),
      I2 => empty_reg_i_3_n_0,
      I3 => ram_n_6,
      I4 => E(0),
      I5 => empty_reg_reg_n_0,
      O => empty_reg_i_1_n_0
    );
\empty_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => read_address_reg_0(3),
      I1 => read_address_reg_0(1),
      I2 => read_address_reg_0(0),
      I3 => read_address_reg_0(2),
      O => \empty_reg_i_2__0_n_0\
    );
empty_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FDFBFEFF7FDFB"
    )
        port map (
      I0 => write_address(1),
      I1 => write_address(0),
      I2 => read_address_reg_0(2),
      I3 => read_address_reg_0(0),
      I4 => read_address_reg_0(1),
      I5 => write_address(2),
      O => empty_reg_i_3_n_0
    );
empty_reg_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => empty_reg_i_1_n_0,
      PRE => \out\,
      Q => empty_reg_reg_n_0
    );
full_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFF0030"
    )
        port map (
      I0 => empty_reg_reg_n_0,
      I1 => full_reg_i_2_n_0,
      I2 => E(0),
      I3 => ram_n_6,
      I4 => full_vga_fifo,
      O => full_reg_i_1_n_0
    );
full_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF95556AAA"
    )
        port map (
      I0 => write_address(3),
      I1 => write_address(0),
      I2 => write_address(1),
      I3 => write_address(2),
      I4 => read_address_reg_0(3),
      I5 => full_reg_i_3_n_0,
      O => full_reg_i_2_n_0
    );
full_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6FF6F96FFFFF"
    )
        port map (
      I0 => write_address(2),
      I1 => read_address_reg_0(2),
      I2 => read_address_reg_0(1),
      I3 => write_address(1),
      I4 => write_address(0),
      I5 => read_address_reg_0(0),
      O => full_reg_i_3_n_0
    );
full_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \out\,
      D => full_reg_i_1_n_0,
      Q => full_vga_fifo
    );
ram: entity work.design_1_vga_tst_c64_0_1_sync_dual_port_ram
     port map (
      Data_out(15 downto 0) => Data_out(15 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      blue(4 downto 0) => blue(4 downto 0),
      \blue[4]_INST_0_i_1_0\(3 downto 0) => write_address(3 downto 0),
      blue_0_sp_1 => blue_0_sn_1,
      c64_mode => c64_mode,
      clk => clk,
      data_out_debug(15 downto 0) => data_out_debug(15 downto 0),
      data_valid_out_debug => data_valid_out_debug,
      full_vga_fifo => full_vga_fifo,
      green(5 downto 0) => green(5 downto 0),
      \horiz_pos_reg[10]\ => ram_n_6,
      \horiz_pos_reg[10]_0\ => \horiz_pos_reg[10]\,
      \horiz_pos_reg[10]_1\ => \horiz_pos_reg[10]_0\,
      \horiz_pos_reg[6]\ => \horiz_pos_reg[6]\,
      \horiz_pos_reg[7]\ => \horiz_pos_reg[7]\,
      nextDout0 => \^nextdout0\,
      next_out_debug => next_out_debug,
      next_out_debug_0 => next_out_debug_0,
      next_out_debug_1 => next_out_debug_1,
      next_out_debug_INST_0_i_2_0 => next_out_debug_INST_0_i_2,
      next_out_debug_INST_0_i_2_1 => next_out_debug_INST_0_i_2_0,
      next_out_debug_INST_0_i_2_2 => next_out_debug_INST_0_i_2_1,
      next_out_debug_INST_0_i_2_3 => next_out_debug_INST_0_i_2_2,
      next_out_debug_INST_0_i_2_4 => next_out_debug_INST_0_i_2_3,
      read_address_next0_out(3) => ram_n_18,
      read_address_next0_out(2) => ram_n_19,
      read_address_next0_out(1) => ram_n_20,
      read_address_next0_out(0) => ram_n_21,
      \read_address_reg_reg[2]_0\ => empty_reg_reg_n_0,
      \read_address_reg_reg[3]_0\(3 downto 0) => read_address_reg_0(3 downto 0),
      red(4 downto 0) => red(4 downto 0),
      \red[4]_0\ => \red[4]_0\,
      \red[4]_1\ => \red[4]_1\,
      \red[4]_INST_0_i_2_0\ => \red[4]_INST_0_i_2\,
      red_4_sp_1 => red_4_sn_1,
      \vert_pos_reg[10]\ => \vert_pos_reg[10]\,
      \vert_pos_reg[7]\ => \vert_pos_reg[7]\
    );
\read_address_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \out\,
      D => ram_n_21,
      Q => read_address_reg_0(0)
    );
\read_address_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \out\,
      D => ram_n_20,
      Q => read_address_reg_0(1)
    );
\read_address_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \out\,
      D => ram_n_19,
      Q => read_address_reg_0(2)
    );
\read_address_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \out\,
      D => ram_n_18,
      Q => read_address_reg_0(3)
    );
\write_address_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_address(0),
      O => write_address_reg0(0)
    );
\write_address_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_address(0),
      I1 => write_address(1),
      O => write_address_reg0(1)
    );
\write_address_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => write_address(2),
      I1 => write_address(1),
      I2 => write_address(0),
      O => write_address_reg0(2)
    );
\write_address_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => write_address(2),
      I1 => write_address(1),
      I2 => write_address(0),
      I3 => write_address(3),
      O => write_address_reg0(3)
    );
\write_address_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \out\,
      D => write_address_reg0(0),
      Q => write_address(0)
    );
\write_address_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \out\,
      D => write_address_reg0(1),
      Q => write_address(1)
    );
\write_address_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \out\,
      D => write_address_reg0(2),
      Q => write_address(2)
    );
\write_address_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => E(0),
      CLR => \out\,
      D => write_address_reg0(3),
      Q => write_address(3)
    );
\xScaleAmount[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextdout0\,
      I1 => dOutValid_1_reg,
      O => \^outputline1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_vga_tst_c64_0_1_fifo__parameterized0\ is
  port (
    axi_data_out_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_reg_reg_0 : out STD_LOGIC;
    \ip2bus_otputs[3]\ : out STD_LOGIC;
    \axi_buffer_empty_reg__0\ : out STD_LOGIC;
    bytes_to_receive_reg_12_sp_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bytes_to_receive_reg_4_sp_1 : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ram_reg_10 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC;
    ram_reg_12 : out STD_LOGIC;
    ram_reg_13 : out STD_LOGIC;
    ram_reg_14 : out STD_LOGIC;
    clk_axi : in STD_LOGIC;
    ip2bus_mstrd_d : in STD_LOGIC_VECTOR ( 31 downto 0 );
    trigger_restart_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_buffer_empty : in STD_LOGIC;
    p_1_in_1 : in STD_LOGIC;
    axi_read_debug : in STD_LOGIC;
    ip2bus_otputs : in STD_LOGIC_VECTOR ( 0 to 0 );
    c64_mode : in STD_LOGIC;
    shift_reg_debug : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bytes_to_receive_reg : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_vga_tst_c64_0_1_fifo__parameterized0\ : entity is "fifo";
end \design_1_vga_tst_c64_0_1_fifo__parameterized0\;

architecture STRUCTURE of \design_1_vga_tst_c64_0_1_fifo__parameterized0\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axi_buffer_empty_reg__0\ : STD_LOGIC;
  signal bytes_to_receive_reg_12_sn_1 : STD_LOGIC;
  signal bytes_to_receive_reg_4_sn_1 : STD_LOGIC;
  signal \empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal empty_reg_i_2_n_0 : STD_LOGIC;
  signal \empty_reg_i_3__0_n_0\ : STD_LOGIC;
  signal empty_reg_i_4_n_0 : STD_LOGIC;
  signal empty_reg_i_5_n_0 : STD_LOGIC;
  signal empty_reg_i_6_n_0 : STD_LOGIC;
  signal empty_reg_i_7_n_0 : STD_LOGIC;
  signal empty_reg_i_8_n_0 : STD_LOGIC;
  signal empty_reg_i_9_n_0 : STD_LOGIC;
  signal \^empty_reg_reg_0\ : STD_LOGIC;
  signal \full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \full_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \full_reg_i_3__0_n_0\ : STD_LOGIC;
  signal full_reg_i_4_n_0 : STD_LOGIC;
  signal full_reg_i_5_n_0 : STD_LOGIC;
  signal full_reg_i_6_n_0 : STD_LOGIC;
  signal full_reg_reg_n_0 : STD_LOGIC;
  signal \^ip2bus_otputs[3]\ : STD_LOGIC;
  signal ram_n_34 : STD_LOGIC;
  signal ram_n_35 : STD_LOGIC;
  signal ram_n_36 : STD_LOGIC;
  signal ram_n_37 : STD_LOGIC;
  signal read_address_next : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \read_address_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_address_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_address_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_address_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \read_address_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \read_address_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_address_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \read_address_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \read_address_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \read_address_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \read_address_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \read_address_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \read_address_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal write_address_next : STD_LOGIC;
  signal \write_address_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_address_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_address_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_address_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_address_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \write_address_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \write_address_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \write_address_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \write_address_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal write_address_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_reg_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of empty_reg_i_5 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of empty_reg_i_7 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of full_reg_i_5 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \read_address_reg[1]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \read_address_reg[2]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \read_address_reg[3]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \write_address_reg[0]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \write_address_reg[1]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \write_address_reg[2]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \write_address_reg[3]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \write_address_reg[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \write_address_reg[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \write_address_reg[7]_i_2\ : label is "soft_lutpair43";
begin
  AR(0) <= \^ar\(0);
  \axi_buffer_empty_reg__0\ <= \^axi_buffer_empty_reg__0\;
  bytes_to_receive_reg_12_sp_1 <= bytes_to_receive_reg_12_sn_1;
  bytes_to_receive_reg_4_sp_1 <= bytes_to_receive_reg_4_sn_1;
  empty_reg_reg_0 <= \^empty_reg_reg_0\;
  \ip2bus_otputs[3]\ <= \^ip2bus_otputs[3]\;
\empty_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555555530000000"
    )
        port map (
      I0 => empty_reg_i_2_n_0,
      I1 => \empty_reg_i_3__0_n_0\,
      I2 => empty_reg_i_4_n_0,
      I3 => empty_reg_i_5_n_0,
      I4 => empty_reg_i_6_n_0,
      I5 => \^empty_reg_reg_0\,
      O => \empty_reg_i_1__0_n_0\
    );
empty_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ip2bus_otputs(0),
      I1 => bytes_to_receive_reg_12_sn_1,
      I2 => full_reg_reg_n_0,
      I3 => \^axi_buffer_empty_reg__0\,
      O => empty_reg_i_2_n_0
    );
\empty_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_address_reg_reg(5),
      I1 => ram_n_37,
      O => \empty_reg_i_3__0_n_0\
    );
empty_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006909009"
    )
        port map (
      I0 => \read_address_reg_reg_n_0_[4]\,
      I1 => write_address_reg_reg(4),
      I2 => write_address_reg_reg(3),
      I3 => empty_reg_i_7_n_0,
      I4 => \read_address_reg_reg_n_0_[3]\,
      I5 => empty_reg_i_8_n_0,
      O => empty_reg_i_4_n_0
    );
empty_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \^empty_reg_reg_0\,
      I1 => ip2bus_otputs(0),
      I2 => bytes_to_receive_reg_12_sn_1,
      I3 => \^axi_buffer_empty_reg__0\,
      O => empty_reg_i_5_n_0
    );
empty_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18844221"
    )
        port map (
      I0 => write_address_reg_reg(6),
      I1 => \read_address_reg_reg_n_0_[7]\,
      I2 => empty_reg_i_9_n_0,
      I3 => \read_address_reg_reg_n_0_[6]\,
      I4 => write_address_reg_reg(7),
      O => empty_reg_i_6_n_0
    );
empty_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \read_address_reg_reg_n_0_[2]\,
      I1 => \read_address_reg_reg_n_0_[1]\,
      I2 => \read_address_reg_reg_n_0_[0]\,
      O => empty_reg_i_7_n_0
    );
empty_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDF7FBFEFFDF7FB"
    )
        port map (
      I0 => write_address_reg_reg(1),
      I1 => write_address_reg_reg(0),
      I2 => \read_address_reg_reg_n_0_[2]\,
      I3 => \read_address_reg_reg_n_0_[1]\,
      I4 => \read_address_reg_reg_n_0_[0]\,
      I5 => write_address_reg_reg(2),
      O => empty_reg_i_8_n_0
    );
empty_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \read_address_reg_reg_n_0_[5]\,
      I1 => \read_address_reg_reg_n_0_[3]\,
      I2 => \read_address_reg_reg_n_0_[0]\,
      I3 => \read_address_reg_reg_n_0_[1]\,
      I4 => \read_address_reg_reg_n_0_[2]\,
      I5 => \read_address_reg_reg_n_0_[4]\,
      O => empty_reg_i_9_n_0
    );
empty_reg_reg: unisim.vcomponents.FDPE
     port map (
      C => clk_axi,
      CE => '1',
      D => \empty_reg_i_1__0_n_0\,
      PRE => \^ar\(0),
      Q => \^empty_reg_reg_0\
    );
\full_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF00FF03"
    )
        port map (
      I0 => \^empty_reg_reg_0\,
      I1 => \full_reg_i_2__0_n_0\,
      I2 => \^ip2bus_otputs[3]\,
      I3 => full_reg_reg_n_0,
      I4 => \^axi_buffer_empty_reg__0\,
      O => \full_reg_i_1__0_n_0\
    );
\full_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBFFEEFEFFBBFFE"
    )
        port map (
      I0 => \full_reg_i_3__0_n_0\,
      I1 => \read_address_reg_reg_n_0_[7]\,
      I2 => \write_address_reg[7]_i_4_n_0\,
      I3 => write_address_reg_reg(6),
      I4 => write_address_reg_reg(7),
      I5 => \read_address_reg_reg_n_0_[6]\,
      O => \full_reg_i_2__0_n_0\
    );
\full_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF9F6FFF6FFFFF6"
    )
        port map (
      I0 => write_address_reg_reg(5),
      I1 => \read_address_reg_reg_n_0_[5]\,
      I2 => full_reg_i_4_n_0,
      I3 => \read_address_reg_reg_n_0_[4]\,
      I4 => full_reg_i_5_n_0,
      I5 => write_address_reg_reg(4),
      O => \full_reg_i_3__0_n_0\
    );
full_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBBBBBBBEEEEEEE"
    )
        port map (
      I0 => full_reg_i_6_n_0,
      I1 => write_address_reg_reg(3),
      I2 => write_address_reg_reg(0),
      I3 => write_address_reg_reg(1),
      I4 => write_address_reg_reg(2),
      I5 => \read_address_reg_reg_n_0_[3]\,
      O => full_reg_i_4_n_0
    );
full_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => write_address_reg_reg(3),
      I1 => write_address_reg_reg(0),
      I2 => write_address_reg_reg(1),
      I3 => write_address_reg_reg(2),
      O => full_reg_i_5_n_0
    );
full_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6FF6F96FFFFF"
    )
        port map (
      I0 => write_address_reg_reg(2),
      I1 => \read_address_reg_reg_n_0_[2]\,
      I2 => \read_address_reg_reg_n_0_[1]\,
      I3 => write_address_reg_reg(1),
      I4 => write_address_reg_reg(0),
      I5 => \read_address_reg_reg_n_0_[0]\,
      O => full_reg_i_6_n_0
    );
full_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => '1',
      CLR => \^ar\(0),
      D => \full_reg_i_1__0_n_0\,
      Q => full_reg_reg_n_0
    );
ram: entity work.\design_1_vga_tst_c64_0_1_sync_dual_port_ram__parameterized0\
     port map (
      D(2) => read_address_next(7),
      D(1) => read_address_next(4),
      D(0) => ram_n_34,
      Q(7 downto 0) => write_address_reg_reg(7 downto 0),
      axi_buffer_empty => axi_buffer_empty,
      \axi_buffer_empty_reg__0\ => \^axi_buffer_empty_reg__0\,
      axi_data_out_debug(31 downto 0) => axi_data_out_debug(31 downto 0),
      axi_read_debug => axi_read_debug,
      bytes_to_receive_reg(12 downto 0) => bytes_to_receive_reg(12 downto 0),
      bytes_to_receive_reg_12_sp_1 => bytes_to_receive_reg_12_sn_1,
      bytes_to_receive_reg_4_sp_1 => bytes_to_receive_reg_4_sn_1,
      c64_mode => c64_mode,
      clk_axi => clk_axi,
      ip2bus_mstrd_d(31 downto 0) => ip2bus_mstrd_d(31 downto 0),
      ip2bus_otputs(0) => ip2bus_otputs(0),
      \ip2bus_otputs[3]\ => ram_n_35,
      \out\ => \out\,
      p_1_in_1 => p_1_in_1,
      ram_reg_0(15 downto 0) => D(15 downto 0),
      ram_reg_1 => ram_reg,
      ram_reg_10 => ram_reg_8,
      ram_reg_11 => ram_reg_9,
      ram_reg_12 => ram_reg_10,
      ram_reg_13 => ram_reg_11,
      ram_reg_14 => ram_reg_12,
      ram_reg_15 => ram_reg_13,
      ram_reg_16 => ram_reg_14,
      ram_reg_17(2) => \read_address_reg_reg_n_0_[7]\,
      ram_reg_17(1) => \read_address_reg_reg_n_0_[4]\,
      ram_reg_17(0) => \read_address_reg_reg_n_0_[0]\,
      ram_reg_18 => \read_address_reg_reg_n_0_[5]\,
      ram_reg_19 => \read_address_reg_reg_n_0_[6]\,
      ram_reg_2 => ram_reg_0,
      ram_reg_20 => \read_address_reg_reg_n_0_[1]\,
      ram_reg_21 => \read_address_reg_reg_n_0_[2]\,
      ram_reg_22 => \read_address_reg_reg_n_0_[3]\,
      ram_reg_23 => \^empty_reg_reg_0\,
      ram_reg_24 => full_reg_reg_n_0,
      ram_reg_3 => ram_reg_1,
      ram_reg_4 => ram_reg_2,
      ram_reg_5 => ram_reg_3,
      ram_reg_6 => ram_reg_4,
      ram_reg_7 => ram_reg_5,
      ram_reg_8 => ram_reg_6,
      ram_reg_9 => ram_reg_7,
      \read_address_reg_reg[3]\ => ram_n_36,
      \read_address_reg_reg[5]\ => ram_n_37,
      shift_reg_debug(15 downto 0) => shift_reg_debug(15 downto 0)
    );
\read_address_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \read_address_reg_reg_n_0_[0]\,
      I1 => \read_address_reg_reg_n_0_[1]\,
      O => \read_address_reg[1]_i_1__0_n_0\
    );
\read_address_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \read_address_reg_reg_n_0_[2]\,
      I1 => \read_address_reg_reg_n_0_[1]\,
      I2 => \read_address_reg_reg_n_0_[0]\,
      O => \read_address_reg[2]_i_1__0_n_0\
    );
\read_address_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \read_address_reg_reg_n_0_[3]\,
      I1 => \read_address_reg_reg_n_0_[0]\,
      I2 => \read_address_reg_reg_n_0_[1]\,
      I3 => \read_address_reg_reg_n_0_[2]\,
      O => \read_address_reg[3]_i_1__0_n_0\
    );
\read_address_reg[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_n_35,
      O => \read_address_reg[6]_i_1_n_0\
    );
\read_address_reg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \read_address_reg_reg_n_0_[6]\,
      I1 => \read_address_reg_reg_n_0_[4]\,
      I2 => ram_n_36,
      I3 => \read_address_reg_reg_n_0_[5]\,
      O => \read_address_reg[6]_i_2_n_0\
    );
\read_address_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => trigger_restart_state(0),
      I1 => trigger_restart_state(1),
      I2 => reset,
      O => \^ar\(0)
    );
\read_address_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => '1',
      CLR => \^ar\(0),
      D => ram_n_34,
      Q => \read_address_reg_reg_n_0_[0]\
    );
\read_address_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => \read_address_reg[6]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \read_address_reg[1]_i_1__0_n_0\,
      Q => \read_address_reg_reg_n_0_[1]\
    );
\read_address_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => \read_address_reg[6]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \read_address_reg[2]_i_1__0_n_0\,
      Q => \read_address_reg_reg_n_0_[2]\
    );
\read_address_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => \read_address_reg[6]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \read_address_reg[3]_i_1__0_n_0\,
      Q => \read_address_reg_reg_n_0_[3]\
    );
\read_address_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => '1',
      CLR => \^ar\(0),
      D => read_address_next(4),
      Q => \read_address_reg_reg_n_0_[4]\
    );
\read_address_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => \read_address_reg[6]_i_1_n_0\,
      CLR => \^ar\(0),
      D => ram_n_37,
      Q => \read_address_reg_reg_n_0_[5]\
    );
\read_address_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => \read_address_reg[6]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \read_address_reg[6]_i_2_n_0\,
      Q => \read_address_reg_reg_n_0_[6]\
    );
\read_address_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => '1',
      CLR => \^ar\(0),
      D => read_address_next(7),
      Q => \read_address_reg_reg_n_0_[7]\
    );
\write_address_reg[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_address_reg_reg(0),
      O => \write_address_reg[0]_i_1__0_n_0\
    );
\write_address_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_address_reg_reg(0),
      I1 => write_address_reg_reg(1),
      O => \write_address_reg[1]_i_1__0_n_0\
    );
\write_address_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => write_address_reg_reg(2),
      I1 => write_address_reg_reg(1),
      I2 => write_address_reg_reg(0),
      O => \write_address_reg[2]_i_1__0_n_0\
    );
\write_address_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => write_address_reg_reg(3),
      I1 => write_address_reg_reg(0),
      I2 => write_address_reg_reg(1),
      I3 => write_address_reg_reg(2),
      O => \write_address_reg[3]_i_1__0_n_0\
    );
\write_address_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => write_address_reg_reg(4),
      I1 => write_address_reg_reg(2),
      I2 => write_address_reg_reg(1),
      I3 => write_address_reg_reg(0),
      I4 => write_address_reg_reg(3),
      O => \write_address_reg[4]_i_1_n_0\
    );
\write_address_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => write_address_reg_reg(5),
      I1 => write_address_reg_reg(3),
      I2 => write_address_reg_reg(0),
      I3 => write_address_reg_reg(1),
      I4 => write_address_reg_reg(2),
      I5 => write_address_reg_reg(4),
      O => \write_address_reg[5]_i_1_n_0\
    );
\write_address_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_address_reg_reg(6),
      I1 => \write_address_reg[7]_i_4_n_0\,
      O => \write_address_reg[6]_i_1_n_0\
    );
\write_address_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057575755"
    )
        port map (
      I0 => full_reg_reg_n_0,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => \^ip2bus_otputs[3]\,
      O => write_address_next
    );
\write_address_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \write_address_reg[7]_i_4_n_0\,
      I1 => write_address_reg_reg(6),
      I2 => write_address_reg_reg(7),
      O => \write_address_reg[7]_i_2_n_0\
    );
\write_address_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ip2bus_otputs(0),
      I1 => bytes_to_receive_reg_12_sn_1,
      O => \^ip2bus_otputs[3]\
    );
\write_address_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => write_address_reg_reg(5),
      I1 => write_address_reg_reg(3),
      I2 => write_address_reg_reg(0),
      I3 => write_address_reg_reg(1),
      I4 => write_address_reg_reg(2),
      I5 => write_address_reg_reg(4),
      O => \write_address_reg[7]_i_4_n_0\
    );
\write_address_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => write_address_next,
      CLR => \^ar\(0),
      D => \write_address_reg[0]_i_1__0_n_0\,
      Q => write_address_reg_reg(0)
    );
\write_address_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => write_address_next,
      CLR => \^ar\(0),
      D => \write_address_reg[1]_i_1__0_n_0\,
      Q => write_address_reg_reg(1)
    );
\write_address_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => write_address_next,
      CLR => \^ar\(0),
      D => \write_address_reg[2]_i_1__0_n_0\,
      Q => write_address_reg_reg(2)
    );
\write_address_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => write_address_next,
      CLR => \^ar\(0),
      D => \write_address_reg[3]_i_1__0_n_0\,
      Q => write_address_reg_reg(3)
    );
\write_address_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => write_address_next,
      CLR => \^ar\(0),
      D => \write_address_reg[4]_i_1_n_0\,
      Q => write_address_reg_reg(4)
    );
\write_address_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => write_address_next,
      CLR => \^ar\(0),
      D => \write_address_reg[5]_i_1_n_0\,
      Q => write_address_reg_reg(5)
    );
\write_address_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => write_address_next,
      CLR => \^ar\(0),
      D => \write_address_reg[6]_i_1_n_0\,
      Q => write_address_reg_reg(6)
    );
\write_address_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_axi,
      CE => write_address_next,
      CLR => \^ar\(0),
      D => \write_address_reg[7]_i_2_n_0\,
      Q => write_address_reg_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_ramFifo is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    advanceRead1_reg : out STD_LOGIC;
    dOutValidInt1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fillCount_reg[2]_0\ : out STD_LOGIC;
    \writeState_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    enableNextDin_reg : out STD_LOGIC;
    next_in_debug : out STD_LOGIC;
    \fillCount_reg[0]_0\ : out STD_LOGIC;
    \horiz_pos_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeState_reg[0]\ : out STD_LOGIC;
    \writeState_reg[1]_0\ : out STD_LOGIC;
    readData00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    readData01 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    readData10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    readData11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \fillCount_reg[0]_1\ : in STD_LOGIC;
    \readSelect_reg[0]_0\ : in STD_LOGIC;
    dOutValidInt_reg : in STD_LOGIC;
    dOutValidInt_reg_0 : in STD_LOGIC;
    \writeRowCount_reg[0]\ : in STD_LOGIC;
    \writeRowCount_reg[0]_0\ : in STD_LOGIC;
    next_in_debug_0 : in STD_LOGIC;
    \writeSelect_reg[0]_0\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    lineSwitchOutputDisable_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dOutValidInt_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dOutValidInt_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \BinaryCount_reg[0]\ : in STD_LOGIC;
    \BinaryCount_reg[0]_0\ : in STD_LOGIC;
    \BinaryCount_reg[0]_1\ : in STD_LOGIC;
    \BinaryCount_reg[0]_2\ : in STD_LOGIC;
    \BinaryCount_reg[0]_3\ : in STD_LOGIC;
    c64_mode : in STD_LOGIC;
    \writeState_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \writeState_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_ramFifo : entity is "ramFifo";
end design_1_vga_tst_c64_0_1_ramFifo;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_ramFifo is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal advanceWrite : STD_LOGIC;
  signal \^doutvalidint1\ : STD_LOGIC;
  signal \^enablenextdin_reg\ : STD_LOGIC;
  signal fillCount : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fillCount[0]_i_1_n_0\ : STD_LOGIC;
  signal \fillCount[1]_i_1_n_0\ : STD_LOGIC;
  signal \fillCount[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fillcount_reg[2]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal \ramDataOutA[1]_3\ : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \ramDataOutA[2]_5\ : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \ramDataOutB[1]_2\ : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \ramDataOutB[2]_4\ : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \ram_generate[0].ram_inst_i_n_32\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_0\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_1\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_10\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_11\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_12\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_13\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_14\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_15\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_16\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_17\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_18\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_19\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_2\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_20\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_21\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_22\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_23\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_24\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_25\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_26\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_27\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_28\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_29\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_3\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_30\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_31\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_32\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_33\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_34\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_35\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_36\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_37\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_38\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_39\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_4\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_40\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_41\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_42\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_43\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_44\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_45\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_46\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_47\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_48\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_49\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_5\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_50\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_51\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_52\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_53\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_54\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_55\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_56\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_57\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_58\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_59\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_6\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_60\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_61\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_62\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_63\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_7\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_8\ : STD_LOGIC;
  signal \ram_generate[2].ram_inst_i_n_9\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_0\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_1\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_10\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_2\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_3\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_4\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_5\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_6\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_7\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_8\ : STD_LOGIC;
  signal \ram_generate[3].ram_inst_i_n_9\ : STD_LOGIC;
  signal readSelect1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \readSelect[0]_i_1_n_0\ : STD_LOGIC;
  signal \readSelect[1]_i_1_n_0\ : STD_LOGIC;
  signal \readSelect[2]_i_1_n_0\ : STD_LOGIC;
  signal \readSelect[3]_i_1_n_0\ : STD_LOGIC;
  signal \readSelect[3]_i_2_n_0\ : STD_LOGIC;
  signal \writeSelect[3]_i_3_n_0\ : STD_LOGIC;
  signal \writeSelect[3]_i_4_n_0\ : STD_LOGIC;
  signal \writeSelect[3]_i_5_n_0\ : STD_LOGIC;
  signal \writeSelect[3]_i_6_n_0\ : STD_LOGIC;
  signal \writeSelect_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \writeSelect_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \writeSelect_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \writeSelect_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_writeSelect_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_out[15]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \fillCount[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \fillCount[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \readSelect[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \readSelect[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \writeColCount[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \writeRowCount[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \writeState[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \writeState[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \writeState[1]_i_2\ : label is "soft_lutpair48";
begin
  AR(0) <= \^ar\(0);
  CO(0) <= \^co\(0);
  dOutValidInt1 <= \^doutvalidint1\;
  enableNextDin_reg <= \^enablenextdin_reg\;
  \fillCount_reg[2]_0\ <= \^fillcount_reg[2]_0\;
\Data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0001"
    )
        port map (
      I0 => \BinaryCount_reg[0]\,
      I1 => \BinaryCount_reg[0]_0\,
      I2 => \BinaryCount_reg[0]_1\,
      I3 => \BinaryCount_reg[0]_2\,
      I4 => \Data_out[15]_i_3_n_0\,
      I5 => \BinaryCount_reg[0]_3\,
      O => \horiz_pos_reg[10]\(0)
    );
\Data_out[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \writeSelect_reg[0]_0\,
      I1 => next_in_debug_0,
      I2 => \^fillcount_reg[2]_0\,
      I3 => c64_mode,
      O => \Data_out[15]_i_3_n_0\
    );
dOutValidInt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => fillCount(0),
      I1 => fillCount(1),
      I2 => dOutValidInt_reg_1(0),
      I3 => dOutValidInt_reg_2(0),
      O => \fillCount_reg[0]_0\
    );
dOutValidInt_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \^doutvalidint1\,
      I1 => \fillCount_reg[0]_1\,
      I2 => \readSelect_reg[0]_0\,
      I3 => dOutValidInt_reg,
      I4 => dOutValidInt_reg_0,
      O => advanceRead1_reg
    );
\fillCount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => advanceWrite,
      I1 => \fillCount_reg[0]_1\,
      I2 => fillCount(0),
      O => \fillCount[0]_i_1_n_0\
    );
\fillCount[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E71718"
    )
        port map (
      I0 => fillCount(0),
      I1 => advanceWrite,
      I2 => \fillCount_reg[0]_1\,
      I3 => \readSelect_reg[0]_0\,
      I4 => fillCount(1),
      O => \fillCount[1]_i_1_n_0\
    );
\fillCount[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEECFE7F01130180"
    )
        port map (
      I0 => fillCount(0),
      I1 => fillCount(1),
      I2 => advanceWrite,
      I3 => \fillCount_reg[0]_1\,
      I4 => \readSelect_reg[0]_0\,
      I5 => \^fillcount_reg[2]_0\,
      O => \fillCount[2]_i_1_n_0\
    );
\fillCount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \fillCount[0]_i_1_n_0\,
      Q => fillCount(0)
    );
\fillCount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \fillCount[1]_i_1_n_0\,
      Q => fillCount(1)
    );
\fillCount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \fillCount[2]_i_1_n_0\,
      Q => \^fillcount_reg[2]_0\
    );
lineSwitchOutputDisable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF323232"
    )
        port map (
      I0 => fillCount(1),
      I1 => lineSwitchOutputDisable_reg,
      I2 => \^fillcount_reg[2]_0\,
      I3 => \writeRowCount_reg[0]\,
      I4 => \writeRowCount_reg[0]_0\,
      O => \^doutvalidint1\
    );
next_in_debug_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => next_in_debug_0,
      I1 => \^fillcount_reg[2]_0\,
      O => next_in_debug
    );
\ram_generate[0].ram_inst_i\: entity work.design_1_vga_tst_c64_0_1_ramDualPort
     port map (
      ADDRBWRADDR(10) => \ram_generate[3].ram_inst_i_n_0\,
      ADDRBWRADDR(9) => \ram_generate[3].ram_inst_i_n_1\,
      ADDRBWRADDR(8) => \ram_generate[3].ram_inst_i_n_2\,
      ADDRBWRADDR(7) => \ram_generate[3].ram_inst_i_n_3\,
      ADDRBWRADDR(6) => \ram_generate[3].ram_inst_i_n_4\,
      ADDRBWRADDR(5) => \ram_generate[3].ram_inst_i_n_5\,
      ADDRBWRADDR(4) => \ram_generate[3].ram_inst_i_n_6\,
      ADDRBWRADDR(3) => \ram_generate[3].ram_inst_i_n_7\,
      ADDRBWRADDR(2) => \ram_generate[3].ram_inst_i_n_8\,
      ADDRBWRADDR(1) => \ram_generate[3].ram_inst_i_n_9\,
      ADDRBWRADDR(0) => \ram_generate[3].ram_inst_i_n_10\,
      DOADO(15 downto 11) => \ramDataOutA[1]_3\(23 downto 19),
      DOADO(10 downto 5) => \ramDataOutA[1]_3\(15 downto 10),
      DOADO(4 downto 0) => \ramDataOutA[1]_3\(7 downto 3),
      DOBDO(15 downto 11) => \ramDataOutB[1]_2\(23 downto 19),
      DOBDO(10 downto 5) => \ramDataOutB[1]_2\(15 downto 10),
      DOBDO(4 downto 0) => \ramDataOutB[1]_2\(7 downto 3),
      Q(10 downto 0) => Q(10 downto 0),
      clk => clk,
      \fillCount_reg[2]\ => \ram_generate[0].ram_inst_i_n_32\,
      ram_reg_0(15 downto 0) => ram_reg_0(15 downto 0),
      ram_reg_1 => \^fillcount_reg[2]_0\,
      ram_reg_2 => next_in_debug_0,
      ram_reg_3 => \writeSelect_reg[0]_0\,
      ram_reg_4(10 downto 0) => ram_reg_1(10 downto 0),
      ram_reg_5(0) => \writeSelect_reg_n_0_[0]\,
      ram_reg_6 => ram_reg_2,
      ram_reg_7 => ram_reg
    );
\ram_generate[1].ram_inst_i\: entity work.design_1_vga_tst_c64_0_1_ramDualPort_0
     port map (
      ADDRBWRADDR(10) => \ram_generate[3].ram_inst_i_n_0\,
      ADDRBWRADDR(9) => \ram_generate[3].ram_inst_i_n_1\,
      ADDRBWRADDR(8) => \ram_generate[3].ram_inst_i_n_2\,
      ADDRBWRADDR(7) => \ram_generate[3].ram_inst_i_n_3\,
      ADDRBWRADDR(6) => \ram_generate[3].ram_inst_i_n_4\,
      ADDRBWRADDR(5) => \ram_generate[3].ram_inst_i_n_5\,
      ADDRBWRADDR(4) => \ram_generate[3].ram_inst_i_n_6\,
      ADDRBWRADDR(3) => \ram_generate[3].ram_inst_i_n_7\,
      ADDRBWRADDR(2) => \ram_generate[3].ram_inst_i_n_8\,
      ADDRBWRADDR(1) => \ram_generate[3].ram_inst_i_n_9\,
      ADDRBWRADDR(0) => \ram_generate[3].ram_inst_i_n_10\,
      DOADO(15 downto 11) => \ramDataOutA[2]_5\(23 downto 19),
      DOADO(10 downto 5) => \ramDataOutA[2]_5\(15 downto 10),
      DOADO(4 downto 0) => \ramDataOutA[2]_5\(7 downto 3),
      DOBDO(15 downto 11) => \ramDataOutB[2]_4\(23 downto 19),
      DOBDO(10 downto 5) => \ramDataOutB[2]_4\(15 downto 10),
      DOBDO(4 downto 0) => \ramDataOutB[2]_4\(7 downto 3),
      Q(10 downto 0) => Q(10 downto 0),
      clk => clk,
      ram_reg_0(15 downto 0) => ram_reg_0(15 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_1(10 downto 0),
      ram_reg_2(0) => p_1_in,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => \ram_generate[0].ram_inst_i_n_32\,
      ram_reg_5 => ram_reg
    );
\ram_generate[2].ram_inst_i\: entity work.design_1_vga_tst_c64_0_1_ramDualPort_1
     port map (
      ADDRBWRADDR(10) => \ram_generate[3].ram_inst_i_n_0\,
      ADDRBWRADDR(9) => \ram_generate[3].ram_inst_i_n_1\,
      ADDRBWRADDR(8) => \ram_generate[3].ram_inst_i_n_2\,
      ADDRBWRADDR(7) => \ram_generate[3].ram_inst_i_n_3\,
      ADDRBWRADDR(6) => \ram_generate[3].ram_inst_i_n_4\,
      ADDRBWRADDR(5) => \ram_generate[3].ram_inst_i_n_5\,
      ADDRBWRADDR(4) => \ram_generate[3].ram_inst_i_n_6\,
      ADDRBWRADDR(3) => \ram_generate[3].ram_inst_i_n_7\,
      ADDRBWRADDR(2) => \ram_generate[3].ram_inst_i_n_8\,
      ADDRBWRADDR(1) => \ram_generate[3].ram_inst_i_n_9\,
      ADDRBWRADDR(0) => \ram_generate[3].ram_inst_i_n_10\,
      DOADO(15 downto 11) => \ramDataOutA[2]_5\(23 downto 19),
      DOADO(10 downto 5) => \ramDataOutA[2]_5\(15 downto 10),
      DOADO(4 downto 0) => \ramDataOutA[2]_5\(7 downto 3),
      DOBDO(15 downto 11) => \ramDataOutB[2]_4\(23 downto 19),
      DOBDO(10 downto 5) => \ramDataOutB[2]_4\(15 downto 10),
      DOBDO(4 downto 0) => \ramDataOutB[2]_4\(7 downto 3),
      Q(3) => p_0_in,
      Q(2 downto 0) => readSelect1(3 downto 1),
      \blend_mult_generate[2].readData00Reg_reg[23]\(15 downto 11) => \ramDataOutA[1]_3\(23 downto 19),
      \blend_mult_generate[2].readData00Reg_reg[23]\(10 downto 5) => \ramDataOutA[1]_3\(15 downto 10),
      \blend_mult_generate[2].readData00Reg_reg[23]\(4 downto 0) => \ramDataOutA[1]_3\(7 downto 3),
      \blend_mult_generate[2].readData01Reg_reg[23]\(15 downto 11) => \ramDataOutB[1]_2\(23 downto 19),
      \blend_mult_generate[2].readData01Reg_reg[23]\(10 downto 5) => \ramDataOutB[1]_2\(15 downto 10),
      \blend_mult_generate[2].readData01Reg_reg[23]\(4 downto 0) => \ramDataOutB[1]_2\(7 downto 3),
      clk => clk,
      ram_reg_0 => \ram_generate[2].ram_inst_i_n_0\,
      ram_reg_1 => \ram_generate[2].ram_inst_i_n_1\,
      ram_reg_10 => \ram_generate[2].ram_inst_i_n_10\,
      ram_reg_11 => \ram_generate[2].ram_inst_i_n_11\,
      ram_reg_12 => \ram_generate[2].ram_inst_i_n_12\,
      ram_reg_13 => \ram_generate[2].ram_inst_i_n_13\,
      ram_reg_14 => \ram_generate[2].ram_inst_i_n_14\,
      ram_reg_15 => \ram_generate[2].ram_inst_i_n_15\,
      ram_reg_16 => \ram_generate[2].ram_inst_i_n_16\,
      ram_reg_17 => \ram_generate[2].ram_inst_i_n_17\,
      ram_reg_18 => \ram_generate[2].ram_inst_i_n_18\,
      ram_reg_19 => \ram_generate[2].ram_inst_i_n_19\,
      ram_reg_2 => \ram_generate[2].ram_inst_i_n_2\,
      ram_reg_20 => \ram_generate[2].ram_inst_i_n_20\,
      ram_reg_21 => \ram_generate[2].ram_inst_i_n_21\,
      ram_reg_22 => \ram_generate[2].ram_inst_i_n_22\,
      ram_reg_23 => \ram_generate[2].ram_inst_i_n_23\,
      ram_reg_24 => \ram_generate[2].ram_inst_i_n_24\,
      ram_reg_25 => \ram_generate[2].ram_inst_i_n_25\,
      ram_reg_26 => \ram_generate[2].ram_inst_i_n_26\,
      ram_reg_27 => \ram_generate[2].ram_inst_i_n_27\,
      ram_reg_28 => \ram_generate[2].ram_inst_i_n_28\,
      ram_reg_29 => \ram_generate[2].ram_inst_i_n_29\,
      ram_reg_3 => \ram_generate[2].ram_inst_i_n_3\,
      ram_reg_30 => \ram_generate[2].ram_inst_i_n_30\,
      ram_reg_31 => \ram_generate[2].ram_inst_i_n_31\,
      ram_reg_32 => \ram_generate[2].ram_inst_i_n_32\,
      ram_reg_33 => \ram_generate[2].ram_inst_i_n_33\,
      ram_reg_34 => \ram_generate[2].ram_inst_i_n_34\,
      ram_reg_35 => \ram_generate[2].ram_inst_i_n_35\,
      ram_reg_36 => \ram_generate[2].ram_inst_i_n_36\,
      ram_reg_37 => \ram_generate[2].ram_inst_i_n_37\,
      ram_reg_38 => \ram_generate[2].ram_inst_i_n_38\,
      ram_reg_39 => \ram_generate[2].ram_inst_i_n_39\,
      ram_reg_4 => \ram_generate[2].ram_inst_i_n_4\,
      ram_reg_40 => \ram_generate[2].ram_inst_i_n_40\,
      ram_reg_41 => \ram_generate[2].ram_inst_i_n_41\,
      ram_reg_42 => \ram_generate[2].ram_inst_i_n_42\,
      ram_reg_43 => \ram_generate[2].ram_inst_i_n_43\,
      ram_reg_44 => \ram_generate[2].ram_inst_i_n_44\,
      ram_reg_45 => \ram_generate[2].ram_inst_i_n_45\,
      ram_reg_46 => \ram_generate[2].ram_inst_i_n_46\,
      ram_reg_47 => \ram_generate[2].ram_inst_i_n_47\,
      ram_reg_48 => \ram_generate[2].ram_inst_i_n_48\,
      ram_reg_49 => \ram_generate[2].ram_inst_i_n_49\,
      ram_reg_5 => \ram_generate[2].ram_inst_i_n_5\,
      ram_reg_50 => \ram_generate[2].ram_inst_i_n_50\,
      ram_reg_51 => \ram_generate[2].ram_inst_i_n_51\,
      ram_reg_52 => \ram_generate[2].ram_inst_i_n_52\,
      ram_reg_53 => \ram_generate[2].ram_inst_i_n_53\,
      ram_reg_54 => \ram_generate[2].ram_inst_i_n_54\,
      ram_reg_55 => \ram_generate[2].ram_inst_i_n_55\,
      ram_reg_56 => \ram_generate[2].ram_inst_i_n_56\,
      ram_reg_57 => \ram_generate[2].ram_inst_i_n_57\,
      ram_reg_58 => \ram_generate[2].ram_inst_i_n_58\,
      ram_reg_59 => \ram_generate[2].ram_inst_i_n_59\,
      ram_reg_6 => \ram_generate[2].ram_inst_i_n_6\,
      ram_reg_60 => \ram_generate[2].ram_inst_i_n_60\,
      ram_reg_61 => \ram_generate[2].ram_inst_i_n_61\,
      ram_reg_62 => \ram_generate[2].ram_inst_i_n_62\,
      ram_reg_63 => \ram_generate[2].ram_inst_i_n_63\,
      ram_reg_64(15 downto 0) => ram_reg_0(15 downto 0),
      ram_reg_65(10 downto 0) => Q(10 downto 0),
      ram_reg_66(10 downto 0) => ram_reg_1(10 downto 0),
      ram_reg_67(0) => p_1_in4_in,
      ram_reg_68 => ram_reg_2,
      ram_reg_69 => \ram_generate[0].ram_inst_i_n_32\,
      ram_reg_7 => \ram_generate[2].ram_inst_i_n_7\,
      ram_reg_70 => ram_reg,
      ram_reg_8 => \ram_generate[2].ram_inst_i_n_8\,
      ram_reg_9 => \ram_generate[2].ram_inst_i_n_9\
    );
\ram_generate[3].ram_inst_i\: entity work.design_1_vga_tst_c64_0_1_ramDualPort_2
     port map (
      ADDRBWRADDR(10) => \ram_generate[3].ram_inst_i_n_0\,
      ADDRBWRADDR(9) => \ram_generate[3].ram_inst_i_n_1\,
      ADDRBWRADDR(8) => \ram_generate[3].ram_inst_i_n_2\,
      ADDRBWRADDR(7) => \ram_generate[3].ram_inst_i_n_3\,
      ADDRBWRADDR(6) => \ram_generate[3].ram_inst_i_n_4\,
      ADDRBWRADDR(5) => \ram_generate[3].ram_inst_i_n_5\,
      ADDRBWRADDR(4) => \ram_generate[3].ram_inst_i_n_6\,
      ADDRBWRADDR(3) => \ram_generate[3].ram_inst_i_n_7\,
      ADDRBWRADDR(2) => \ram_generate[3].ram_inst_i_n_8\,
      ADDRBWRADDR(1) => \ram_generate[3].ram_inst_i_n_9\,
      ADDRBWRADDR(0) => \ram_generate[3].ram_inst_i_n_10\,
      Q(3) => p_0_in,
      Q(2 downto 0) => readSelect1(3 downto 1),
      \blend_mult_generate[0].readData00Reg_reg[3]\ => \ram_generate[2].ram_inst_i_n_0\,
      \blend_mult_generate[0].readData00Reg_reg[4]\ => \ram_generate[2].ram_inst_i_n_1\,
      \blend_mult_generate[0].readData00Reg_reg[5]\ => \ram_generate[2].ram_inst_i_n_2\,
      \blend_mult_generate[0].readData00Reg_reg[6]\ => \ram_generate[2].ram_inst_i_n_3\,
      \blend_mult_generate[0].readData00Reg_reg[7]\ => \ram_generate[2].ram_inst_i_n_4\,
      \blend_mult_generate[0].readData01Reg_reg[3]\ => \ram_generate[2].ram_inst_i_n_16\,
      \blend_mult_generate[0].readData01Reg_reg[4]\ => \ram_generate[2].ram_inst_i_n_17\,
      \blend_mult_generate[0].readData01Reg_reg[5]\ => \ram_generate[2].ram_inst_i_n_18\,
      \blend_mult_generate[0].readData01Reg_reg[6]\ => \ram_generate[2].ram_inst_i_n_19\,
      \blend_mult_generate[0].readData01Reg_reg[7]\ => \ram_generate[2].ram_inst_i_n_20\,
      \blend_mult_generate[0].readData10Reg_reg[3]\ => \ram_generate[2].ram_inst_i_n_32\,
      \blend_mult_generate[0].readData10Reg_reg[4]\ => \ram_generate[2].ram_inst_i_n_33\,
      \blend_mult_generate[0].readData10Reg_reg[5]\ => \ram_generate[2].ram_inst_i_n_34\,
      \blend_mult_generate[0].readData10Reg_reg[6]\ => \ram_generate[2].ram_inst_i_n_35\,
      \blend_mult_generate[0].readData10Reg_reg[7]\ => \ram_generate[2].ram_inst_i_n_36\,
      \blend_mult_generate[0].readData11Reg_reg[3]\ => \ram_generate[2].ram_inst_i_n_48\,
      \blend_mult_generate[0].readData11Reg_reg[4]\ => \ram_generate[2].ram_inst_i_n_49\,
      \blend_mult_generate[0].readData11Reg_reg[5]\ => \ram_generate[2].ram_inst_i_n_50\,
      \blend_mult_generate[0].readData11Reg_reg[6]\ => \ram_generate[2].ram_inst_i_n_51\,
      \blend_mult_generate[0].readData11Reg_reg[7]\ => \ram_generate[2].ram_inst_i_n_52\,
      \blend_mult_generate[1].readData00Reg_reg[10]\ => \ram_generate[2].ram_inst_i_n_5\,
      \blend_mult_generate[1].readData00Reg_reg[11]\ => \ram_generate[2].ram_inst_i_n_6\,
      \blend_mult_generate[1].readData00Reg_reg[12]\ => \ram_generate[2].ram_inst_i_n_7\,
      \blend_mult_generate[1].readData00Reg_reg[13]\ => \ram_generate[2].ram_inst_i_n_8\,
      \blend_mult_generate[1].readData00Reg_reg[14]\ => \ram_generate[2].ram_inst_i_n_9\,
      \blend_mult_generate[1].readData00Reg_reg[15]\ => \ram_generate[2].ram_inst_i_n_10\,
      \blend_mult_generate[1].readData01Reg_reg[10]\ => \ram_generate[2].ram_inst_i_n_21\,
      \blend_mult_generate[1].readData01Reg_reg[11]\ => \ram_generate[2].ram_inst_i_n_22\,
      \blend_mult_generate[1].readData01Reg_reg[12]\ => \ram_generate[2].ram_inst_i_n_23\,
      \blend_mult_generate[1].readData01Reg_reg[13]\ => \ram_generate[2].ram_inst_i_n_24\,
      \blend_mult_generate[1].readData01Reg_reg[14]\ => \ram_generate[2].ram_inst_i_n_25\,
      \blend_mult_generate[1].readData01Reg_reg[15]\ => \ram_generate[2].ram_inst_i_n_26\,
      \blend_mult_generate[1].readData10Reg_reg[10]\ => \ram_generate[2].ram_inst_i_n_37\,
      \blend_mult_generate[1].readData10Reg_reg[11]\ => \ram_generate[2].ram_inst_i_n_38\,
      \blend_mult_generate[1].readData10Reg_reg[12]\ => \ram_generate[2].ram_inst_i_n_39\,
      \blend_mult_generate[1].readData10Reg_reg[13]\ => \ram_generate[2].ram_inst_i_n_40\,
      \blend_mult_generate[1].readData10Reg_reg[14]\ => \ram_generate[2].ram_inst_i_n_41\,
      \blend_mult_generate[1].readData10Reg_reg[15]\ => \ram_generate[2].ram_inst_i_n_42\,
      \blend_mult_generate[1].readData11Reg_reg[10]\ => \ram_generate[2].ram_inst_i_n_53\,
      \blend_mult_generate[1].readData11Reg_reg[11]\ => \ram_generate[2].ram_inst_i_n_54\,
      \blend_mult_generate[1].readData11Reg_reg[12]\ => \ram_generate[2].ram_inst_i_n_55\,
      \blend_mult_generate[1].readData11Reg_reg[13]\ => \ram_generate[2].ram_inst_i_n_56\,
      \blend_mult_generate[1].readData11Reg_reg[14]\ => \ram_generate[2].ram_inst_i_n_57\,
      \blend_mult_generate[1].readData11Reg_reg[15]\ => \ram_generate[2].ram_inst_i_n_58\,
      \blend_mult_generate[2].readData00Reg_reg[19]\ => \ram_generate[2].ram_inst_i_n_11\,
      \blend_mult_generate[2].readData00Reg_reg[20]\ => \ram_generate[2].ram_inst_i_n_12\,
      \blend_mult_generate[2].readData00Reg_reg[21]\ => \ram_generate[2].ram_inst_i_n_13\,
      \blend_mult_generate[2].readData00Reg_reg[22]\ => \ram_generate[2].ram_inst_i_n_14\,
      \blend_mult_generate[2].readData00Reg_reg[23]\ => \ram_generate[2].ram_inst_i_n_15\,
      \blend_mult_generate[2].readData01Reg_reg[19]\ => \ram_generate[2].ram_inst_i_n_27\,
      \blend_mult_generate[2].readData01Reg_reg[20]\ => \ram_generate[2].ram_inst_i_n_28\,
      \blend_mult_generate[2].readData01Reg_reg[21]\ => \ram_generate[2].ram_inst_i_n_29\,
      \blend_mult_generate[2].readData01Reg_reg[22]\ => \ram_generate[2].ram_inst_i_n_30\,
      \blend_mult_generate[2].readData01Reg_reg[23]\ => \ram_generate[2].ram_inst_i_n_31\,
      \blend_mult_generate[2].readData10Reg_reg[19]\ => \ram_generate[2].ram_inst_i_n_43\,
      \blend_mult_generate[2].readData10Reg_reg[20]\ => \ram_generate[2].ram_inst_i_n_44\,
      \blend_mult_generate[2].readData10Reg_reg[21]\ => \ram_generate[2].ram_inst_i_n_45\,
      \blend_mult_generate[2].readData10Reg_reg[22]\ => \ram_generate[2].ram_inst_i_n_46\,
      \blend_mult_generate[2].readData10Reg_reg[23]\ => \ram_generate[2].ram_inst_i_n_47\,
      \blend_mult_generate[2].readData11Reg_reg[19]\ => \ram_generate[2].ram_inst_i_n_59\,
      \blend_mult_generate[2].readData11Reg_reg[20]\ => \ram_generate[2].ram_inst_i_n_60\,
      \blend_mult_generate[2].readData11Reg_reg[21]\ => \ram_generate[2].ram_inst_i_n_61\,
      \blend_mult_generate[2].readData11Reg_reg[22]\ => \ram_generate[2].ram_inst_i_n_62\,
      \blend_mult_generate[2].readData11Reg_reg[23]\ => \ram_generate[2].ram_inst_i_n_63\,
      clk => clk,
      ram_reg_0(15 downto 0) => ram_reg_0(15 downto 0),
      ram_reg_1(10 downto 0) => Q(10 downto 0),
      ram_reg_2(10 downto 0) => ram_reg_1(10 downto 0),
      ram_reg_3(0) => p_0_in8_in,
      ram_reg_4 => ram_reg_2,
      ram_reg_5 => \ram_generate[0].ram_inst_i_n_32\,
      ram_reg_6 => ram_reg,
      readData00(15 downto 0) => readData00(15 downto 0),
      readData01(15 downto 0) => readData01(15 downto 0),
      readData10(15 downto 0) => readData10(15 downto 0),
      readData11(15 downto 0) => readData11(15 downto 0)
    );
\readSelect[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in,
      I1 => \fillCount_reg[0]_1\,
      I2 => readSelect1(3),
      O => \readSelect[0]_i_1_n_0\
    );
\readSelect[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => readSelect1(1),
      I1 => \fillCount_reg[0]_1\,
      I2 => p_0_in,
      O => \readSelect[1]_i_1_n_0\
    );
\readSelect[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => readSelect1(2),
      I1 => \fillCount_reg[0]_1\,
      I2 => readSelect1(1),
      O => \readSelect[2]_i_1_n_0\
    );
\readSelect[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fillCount_reg[0]_1\,
      I1 => \readSelect_reg[0]_0\,
      O => \readSelect[3]_i_1_n_0\
    );
\readSelect[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => readSelect1(3),
      I1 => \fillCount_reg[0]_1\,
      I2 => readSelect1(2),
      O => \readSelect[3]_i_2_n_0\
    );
\readSelect[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out\,
      I1 => reset,
      O => \^ar\(0)
    );
\readSelect_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \readSelect[3]_i_1_n_0\,
      D => \readSelect[0]_i_1_n_0\,
      PRE => \^ar\(0),
      Q => readSelect1(1)
    );
\readSelect_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \readSelect[3]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \readSelect[1]_i_1_n_0\,
      Q => readSelect1(2)
    );
\readSelect_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \readSelect[3]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \readSelect[2]_i_1_n_0\,
      Q => readSelect1(3)
    );
\readSelect_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \readSelect[3]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \readSelect[3]_i_2_n_0\,
      Q => p_0_in
    );
\writeColCount[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ram_generate[0].ram_inst_i_n_32\,
      I1 => \writeRowCount_reg[0]\,
      I2 => \writeRowCount_reg[0]_0\,
      O => E(0)
    );
\writeRowCount[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^enablenextdin_reg\,
      I1 => \writeRowCount_reg[0]\,
      I2 => \writeRowCount_reg[0]_0\,
      O => \writeState_reg[1]\(0)
    );
\writeSelect[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^fillcount_reg[2]_0\,
      I2 => next_in_debug_0,
      I3 => \writeSelect_reg[0]_0\,
      I4 => ram_reg,
      O => advanceWrite
    );
\writeSelect[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      O => \writeSelect[3]_i_3_n_0\
    );
\writeSelect[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => Q(6),
      O => \writeSelect[3]_i_4_n_0\
    );
\writeSelect[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      O => \writeSelect[3]_i_5_n_0\
    );
\writeSelect[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \writeSelect[3]_i_6_n_0\
    );
\writeSelect_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => advanceWrite,
      D => p_0_in8_in,
      PRE => \^ar\(0),
      Q => \writeSelect_reg_n_0_[0]\
    );
\writeSelect_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => advanceWrite,
      CLR => \^ar\(0),
      D => \writeSelect_reg_n_0_[0]\,
      Q => p_1_in
    );
\writeSelect_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => advanceWrite,
      CLR => \^ar\(0),
      D => p_1_in,
      Q => p_1_in4_in
    );
\writeSelect_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => advanceWrite,
      CLR => \^ar\(0),
      D => p_1_in4_in,
      Q => p_0_in8_in
    );
\writeSelect_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \writeSelect_reg[3]_i_2_n_1\,
      CO(1) => \writeSelect_reg[3]_i_2_n_2\,
      CO(0) => \writeSelect_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_writeSelect_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \writeSelect[3]_i_3_n_0\,
      S(2) => \writeSelect[3]_i_4_n_0\,
      S(1) => \writeSelect[3]_i_5_n_0\,
      S(0) => \writeSelect[3]_i_6_n_0\
    );
\writeState[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0FF80"
    )
        port map (
      I0 => \writeRowCount_reg[0]\,
      I1 => \^enablenextdin_reg\,
      I2 => \writeState_reg[0]_0\(0),
      I3 => \writeRowCount_reg[0]_0\,
      I4 => \writeState_reg[0]_1\,
      O => \writeState_reg[1]_0\
    );
\writeState[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFFFF08"
    )
        port map (
      I0 => \^enablenextdin_reg\,
      I1 => \writeState_reg[0]_0\(0),
      I2 => \writeRowCount_reg[0]_0\,
      I3 => \writeState_reg[0]_1\,
      I4 => \writeRowCount_reg[0]\,
      O => \writeState_reg[0]\
    );
\writeState[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \writeSelect_reg[0]_0\,
      I1 => next_in_debug_0,
      I2 => \^fillcount_reg[2]_0\,
      I3 => \^co\(0),
      O => \^enablenextdin_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_burst_read_block is
  port (
    axi_data_out_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_buffer_empty_temp : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    address_debug : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \axi_buffer_empty_reg__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ip2bus_inputs : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ram_reg_10 : out STD_LOGIC;
    ram_reg_11 : out STD_LOGIC;
    ram_reg_12 : out STD_LOGIC;
    ram_reg_13 : out STD_LOGIC;
    ram_reg_14 : out STD_LOGIC;
    clk_axi : in STD_LOGIC;
    ip2bus_mstrd_d : in STD_LOGIC_VECTOR ( 31 downto 0 );
    trigger_restart_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    axi_buffer_empty : in STD_LOGIC;
    p_1_in_1 : in STD_LOGIC;
    axi_read_debug : in STD_LOGIC;
    c64_mode : in STD_LOGIC;
    ip2bus_otputs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shift_reg_debug : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_burst_read_block : entity is "burst_read_block";
end design_1_vga_tst_c64_0_1_burst_read_block;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_burst_read_block is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC;
  signal \^address_debug\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \axi_data_inc[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_start_address[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_start_address[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_start_address[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_start_address[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_start_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_start_address[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_start_address[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_start_address[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_start_address[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_start_address[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_start_address[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_start_address[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_start_address[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_start_address[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_start_address[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_start_address[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_start_address[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_start_address[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_start_address[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_start_address[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_start_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_start_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_start_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_start_address[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_start_address[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_start_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_start_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_start_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_start_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_start_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_start_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \axi_start_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal bytes_to_receive0 : STD_LOGIC;
  signal \bytes_to_receive[0]_i_3_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[0]_i_4_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[0]_i_5_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[0]_i_6_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[12]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[4]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[4]_i_3_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[4]_i_4_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[4]_i_5_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[8]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[8]_i_3_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[8]_i_4_n_0\ : STD_LOGIC;
  signal \bytes_to_receive[8]_i_5_n_0\ : STD_LOGIC;
  signal bytes_to_receive_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \bytes_to_receive_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_to_receive_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \bytes_to_receive_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \bytes_to_receive_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \bytes_to_receive_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \bytes_to_receive_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \bytes_to_receive_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \bytes_to_receive_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \bytes_to_receive_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_to_receive_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_receive_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_to_receive_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_to_receive_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_to_receive_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_to_receive_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_to_receive_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_to_receive_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_to_receive_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_receive_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_to_receive_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_to_receive_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_to_receive_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_to_receive_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_to_receive_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_to_receive_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_in_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_in_buf[0]_i_3_n_0\ : STD_LOGIC;
  signal \count_in_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \count_in_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \count_in_buf[0]_i_6_n_0\ : STD_LOGIC;
  signal \count_in_buf[0]_i_7_n_0\ : STD_LOGIC;
  signal \count_in_buf[0]_i_8_n_0\ : STD_LOGIC;
  signal \count_in_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \count_in_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \count_in_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \count_in_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \count_in_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \count_in_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_in_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \count_in_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \count_in_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal count_in_buf_reg : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \count_in_buf_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_in_buf_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_in_buf_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_in_buf_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_in_buf_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_in_buf_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_in_buf_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_in_buf_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_in_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_in_buf_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_in_buf_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_in_buf_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_in_buf_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_in_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_in_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_in_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_in_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_in_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_in_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_in_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_in_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_in_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_in_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_in_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_in_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_in_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_in_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal data_buf_n_32 : STD_LOGIC;
  signal data_buf_n_34 : STD_LOGIC;
  signal data_buf_n_36 : STD_LOGIC;
  signal data_buf_n_53 : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_axi_start_address_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_start_address_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_bytes_to_receive_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bytes_to_receive_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_in_buf_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_in_buf_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair45";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "IDLE:000,INIT_CMD:001,START:010,ACT:011,TRANSMITTING:100,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "IDLE:000,INIT_CMD:001,START:010,ACT:011,TRANSMITTING:100,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "IDLE:000,INIT_CMD:001,START:010,ACT:011,TRANSMITTING:100,";
begin
  \FSM_sequential_state_reg[0]_0\ <= \^fsm_sequential_state_reg[0]_0\;
  address_debug(27 downto 0) <= \^address_debug\(27 downto 0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0026"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => state(2),
      I3 => \FSM_sequential_state[2]_i_3_n_0\,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000262A"
    )
        port map (
      I0 => state(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => state(2),
      I3 => state(0),
      I4 => \FSM_sequential_state[2]_i_3_n_0\,
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006222"
    )
        port map (
      I0 => state(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => state(0),
      I3 => state(1),
      I4 => \FSM_sequential_state[2]_i_3_n_0\,
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554FFFF55545554"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_4_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => \FSM_sequential_state[2]_i_5_n_0\,
      I4 => \FSM_sequential_state[2]_i_6_n_0\,
      I5 => data_buf_n_53,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => E(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      I4 => data_buf_n_36,
      I5 => reset,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAEFAA"
    )
        port map (
      I0 => state(2),
      I1 => ip2bus_otputs(1),
      I2 => state(0),
      I3 => state(1),
      I4 => ip2bus_otputs(0),
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => count_in_buf_reg(3),
      I1 => count_in_buf_reg(4),
      I2 => count_in_buf_reg(6),
      I3 => count_in_buf_reg(5),
      I4 => count_in_buf_reg(2),
      I5 => \FSM_sequential_state[2]_i_7_n_0\,
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => bytes_to_receive_reg(0),
      I1 => bytes_to_receive_reg(1),
      I2 => state(2),
      I3 => ip2bus_otputs(1),
      I4 => bytes_to_receive_reg(12),
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count_in_buf_reg(10),
      I1 => count_in_buf_reg(11),
      I2 => count_in_buf_reg(12),
      I3 => count_in_buf_reg(9),
      I4 => count_in_buf_reg(8),
      I5 => count_in_buf_reg(7),
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => state(2),
      R => '0'
    );
\axi_data_inc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AABA"
    )
        port map (
      I0 => \in\(8),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => data_buf_n_32,
      O => \axi_data_inc[8]_i_1_n_0\
    );
\axi_data_inc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => '1',
      D => \axi_data_inc[8]_i_1_n_0\,
      Q => \in\(8),
      R => '0'
    );
\axi_start_address[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \in\(8),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[11]_i_2_n_0\
    );
\axi_start_address[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(7),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[11]_i_3_n_0\
    );
\axi_start_address[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(6),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[11]_i_4_n_0\
    );
\axi_start_address[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(5),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[11]_i_5_n_0\
    );
\axi_start_address[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45008A00"
    )
        port map (
      I0 => \in\(8),
      I1 => trigger_restart_state(0),
      I2 => trigger_restart_state(1),
      I3 => reset,
      I4 => \^address_debug\(4),
      O => \axi_start_address[11]_i_6_n_0\
    );
\axi_start_address[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(11),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[15]_i_2_n_0\
    );
\axi_start_address[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(10),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[15]_i_3_n_0\
    );
\axi_start_address[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(9),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[15]_i_4_n_0\
    );
\axi_start_address[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(8),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[15]_i_5_n_0\
    );
\axi_start_address[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(15),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[19]_i_2_n_0\
    );
\axi_start_address[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(14),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[19]_i_3_n_0\
    );
\axi_start_address[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(13),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[19]_i_4_n_0\
    );
\axi_start_address[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(12),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[19]_i_5_n_0\
    );
\axi_start_address[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF551055"
    )
        port map (
      I0 => c64_mode,
      I1 => trigger_restart_state(0),
      I2 => trigger_restart_state(1),
      I3 => reset,
      I4 => \^address_debug\(19),
      O => \axi_start_address[23]_i_2_n_0\
    );
\axi_start_address[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAA20AA"
    )
        port map (
      I0 => c64_mode,
      I1 => trigger_restart_state(0),
      I2 => trigger_restart_state(1),
      I3 => reset,
      I4 => \^address_debug\(18),
      O => \axi_start_address[23]_i_3_n_0\
    );
\axi_start_address[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^address_debug\(17),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[23]_i_4_n_0\
    );
\axi_start_address[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^address_debug\(16),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[23]_i_5_n_0\
    );
\axi_start_address[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^address_debug\(23),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[27]_i_2_n_0\
    );
\axi_start_address[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^address_debug\(22),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[27]_i_3_n_0\
    );
\axi_start_address[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^address_debug\(21),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[27]_i_4_n_0\
    );
\axi_start_address[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^address_debug\(20),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[27]_i_5_n_0\
    );
\axi_start_address[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D5D5D5DFF5D5D"
    )
        port map (
      I0 => reset,
      I1 => trigger_restart_state(1),
      I2 => trigger_restart_state(0),
      I3 => state(1),
      I4 => state(0),
      I5 => state(2),
      O => \axi_start_address[31]_i_1_n_0\
    );
\axi_start_address[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(27),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[31]_i_3_n_0\
    );
\axi_start_address[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(26),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[31]_i_4_n_0\
    );
\axi_start_address[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^address_debug\(25),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[31]_i_5_n_0\
    );
\axi_start_address[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^address_debug\(24),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[31]_i_6_n_0\
    );
\axi_start_address[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45008A00"
    )
        port map (
      I0 => \in\(8),
      I1 => trigger_restart_state(0),
      I2 => trigger_restart_state(1),
      I3 => reset,
      I4 => \^address_debug\(0),
      O => \axi_start_address[4]_i_1_n_0\
    );
\axi_start_address[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \in\(8),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[7]_i_2_n_0\
    );
\axi_start_address[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \in\(8),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[7]_i_3_n_0\
    );
\axi_start_address[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \in\(8),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[7]_i_4_n_0\
    );
\axi_start_address[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \in\(8),
      I1 => reset,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \axi_start_address[7]_i_5_n_0\
    );
\axi_start_address[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45008A00"
    )
        port map (
      I0 => \in\(8),
      I1 => trigger_restart_state(0),
      I2 => trigger_restart_state(1),
      I3 => reset,
      I4 => \^address_debug\(3),
      O => \axi_start_address[7]_i_6_n_0\
    );
\axi_start_address[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45008A00"
    )
        port map (
      I0 => \in\(8),
      I1 => trigger_restart_state(0),
      I2 => trigger_restart_state(1),
      I3 => reset,
      I4 => \^address_debug\(2),
      O => \axi_start_address[7]_i_7_n_0\
    );
\axi_start_address[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45008A00"
    )
        port map (
      I0 => \in\(8),
      I1 => trigger_restart_state(0),
      I2 => trigger_restart_state(1),
      I3 => reset,
      I4 => \^address_debug\(1),
      O => \axi_start_address[7]_i_8_n_0\
    );
\axi_start_address[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45008A00"
    )
        port map (
      I0 => \in\(8),
      I1 => trigger_restart_state(0),
      I2 => trigger_restart_state(1),
      I3 => reset,
      I4 => \^address_debug\(0),
      O => \axi_start_address[7]_i_9_n_0\
    );
\axi_start_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[11]_i_1_n_5\,
      Q => \^address_debug\(6),
      R => '0'
    );
\axi_start_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[11]_i_1_n_4\,
      Q => \^address_debug\(7),
      R => '0'
    );
\axi_start_address_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[7]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[11]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[11]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[11]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \axi_start_address[11]_i_2_n_0\,
      O(3) => \axi_start_address_reg[11]_i_1_n_4\,
      O(2) => \axi_start_address_reg[11]_i_1_n_5\,
      O(1) => \axi_start_address_reg[11]_i_1_n_6\,
      O(0) => \axi_start_address_reg[11]_i_1_n_7\,
      S(3) => \axi_start_address[11]_i_3_n_0\,
      S(2) => \axi_start_address[11]_i_4_n_0\,
      S(1) => \axi_start_address[11]_i_5_n_0\,
      S(0) => \axi_start_address[11]_i_6_n_0\
    );
\axi_start_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[15]_i_1_n_7\,
      Q => \^address_debug\(8),
      R => '0'
    );
\axi_start_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[15]_i_1_n_6\,
      Q => \^address_debug\(9),
      R => '0'
    );
\axi_start_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[15]_i_1_n_5\,
      Q => \^address_debug\(10),
      R => '0'
    );
\axi_start_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[15]_i_1_n_4\,
      Q => \^address_debug\(11),
      R => '0'
    );
\axi_start_address_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[11]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[15]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[15]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[15]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[15]_i_1_n_4\,
      O(2) => \axi_start_address_reg[15]_i_1_n_5\,
      O(1) => \axi_start_address_reg[15]_i_1_n_6\,
      O(0) => \axi_start_address_reg[15]_i_1_n_7\,
      S(3) => \axi_start_address[15]_i_2_n_0\,
      S(2) => \axi_start_address[15]_i_3_n_0\,
      S(1) => \axi_start_address[15]_i_4_n_0\,
      S(0) => \axi_start_address[15]_i_5_n_0\
    );
\axi_start_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[19]_i_1_n_7\,
      Q => \^address_debug\(12),
      R => '0'
    );
\axi_start_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[19]_i_1_n_6\,
      Q => \^address_debug\(13),
      R => '0'
    );
\axi_start_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[19]_i_1_n_5\,
      Q => \^address_debug\(14),
      R => '0'
    );
\axi_start_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[19]_i_1_n_4\,
      Q => \^address_debug\(15),
      R => '0'
    );
\axi_start_address_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[15]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[19]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[19]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[19]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[19]_i_1_n_4\,
      O(2) => \axi_start_address_reg[19]_i_1_n_5\,
      O(1) => \axi_start_address_reg[19]_i_1_n_6\,
      O(0) => \axi_start_address_reg[19]_i_1_n_7\,
      S(3) => \axi_start_address[19]_i_2_n_0\,
      S(2) => \axi_start_address[19]_i_3_n_0\,
      S(1) => \axi_start_address[19]_i_4_n_0\,
      S(0) => \axi_start_address[19]_i_5_n_0\
    );
\axi_start_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[23]_i_1_n_7\,
      Q => \^address_debug\(16),
      R => '0'
    );
\axi_start_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[23]_i_1_n_6\,
      Q => \^address_debug\(17),
      R => '0'
    );
\axi_start_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[23]_i_1_n_5\,
      Q => \^address_debug\(18),
      R => '0'
    );
\axi_start_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[23]_i_1_n_4\,
      Q => \^address_debug\(19),
      R => '0'
    );
\axi_start_address_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[19]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[23]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[23]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[23]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[23]_i_1_n_4\,
      O(2) => \axi_start_address_reg[23]_i_1_n_5\,
      O(1) => \axi_start_address_reg[23]_i_1_n_6\,
      O(0) => \axi_start_address_reg[23]_i_1_n_7\,
      S(3) => \axi_start_address[23]_i_2_n_0\,
      S(2) => \axi_start_address[23]_i_3_n_0\,
      S(1) => \axi_start_address[23]_i_4_n_0\,
      S(0) => \axi_start_address[23]_i_5_n_0\
    );
\axi_start_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[27]_i_1_n_7\,
      Q => \^address_debug\(20),
      R => '0'
    );
\axi_start_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[27]_i_1_n_6\,
      Q => \^address_debug\(21),
      R => '0'
    );
\axi_start_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[27]_i_1_n_5\,
      Q => \^address_debug\(22),
      R => '0'
    );
\axi_start_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[27]_i_1_n_4\,
      Q => \^address_debug\(23),
      R => '0'
    );
\axi_start_address_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[23]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[27]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[27]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[27]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[27]_i_1_n_4\,
      O(2) => \axi_start_address_reg[27]_i_1_n_5\,
      O(1) => \axi_start_address_reg[27]_i_1_n_6\,
      O(0) => \axi_start_address_reg[27]_i_1_n_7\,
      S(3) => \axi_start_address[27]_i_2_n_0\,
      S(2) => \axi_start_address[27]_i_3_n_0\,
      S(1) => \axi_start_address[27]_i_4_n_0\,
      S(0) => \axi_start_address[27]_i_5_n_0\
    );
\axi_start_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[31]_i_2_n_7\,
      Q => \^address_debug\(24),
      R => '0'
    );
\axi_start_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[31]_i_2_n_6\,
      Q => \^address_debug\(25),
      R => '0'
    );
\axi_start_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[31]_i_2_n_5\,
      Q => \^address_debug\(26),
      R => '0'
    );
\axi_start_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[31]_i_2_n_4\,
      Q => \^address_debug\(27),
      R => '0'
    );
\axi_start_address_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[27]_i_1_n_0\,
      CO(3) => \NLW_axi_start_address_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \axi_start_address_reg[31]_i_2_n_1\,
      CO(1) => \axi_start_address_reg[31]_i_2_n_2\,
      CO(0) => \axi_start_address_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[31]_i_2_n_4\,
      O(2) => \axi_start_address_reg[31]_i_2_n_5\,
      O(1) => \axi_start_address_reg[31]_i_2_n_6\,
      O(0) => \axi_start_address_reg[31]_i_2_n_7\,
      S(3) => \axi_start_address[31]_i_3_n_0\,
      S(2) => \axi_start_address[31]_i_4_n_0\,
      S(1) => \axi_start_address[31]_i_5_n_0\,
      S(0) => \axi_start_address[31]_i_6_n_0\
    );
\axi_start_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address[4]_i_1_n_0\,
      Q => \^address_debug\(0),
      R => '0'
    );
\axi_start_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[7]_i_1_n_6\,
      Q => \^address_debug\(1),
      R => '0'
    );
\axi_start_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[7]_i_1_n_5\,
      Q => \^address_debug\(2),
      R => '0'
    );
\axi_start_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[7]_i_1_n_4\,
      Q => \^address_debug\(3),
      R => '0'
    );
\axi_start_address_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_start_address_reg[7]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[7]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[7]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \axi_start_address[7]_i_2_n_0\,
      DI(2) => \axi_start_address[7]_i_3_n_0\,
      DI(1) => \axi_start_address[7]_i_4_n_0\,
      DI(0) => \axi_start_address[7]_i_5_n_0\,
      O(3) => \axi_start_address_reg[7]_i_1_n_4\,
      O(2) => \axi_start_address_reg[7]_i_1_n_5\,
      O(1) => \axi_start_address_reg[7]_i_1_n_6\,
      O(0) => \NLW_axi_start_address_reg[7]_i_1_O_UNCONNECTED\(0),
      S(3) => \axi_start_address[7]_i_6_n_0\,
      S(2) => \axi_start_address[7]_i_7_n_0\,
      S(1) => \axi_start_address[7]_i_8_n_0\,
      S(0) => \axi_start_address[7]_i_9_n_0\
    );
\axi_start_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[11]_i_1_n_7\,
      Q => \^address_debug\(4),
      R => '0'
    );
\axi_start_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_axi,
      CE => \axi_start_address[31]_i_1_n_0\,
      D => \axi_start_address_reg[11]_i_1_n_6\,
      Q => \^address_debug\(5),
      R => '0'
    );
\bytes_to_receive[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0140"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      O => bytes_to_receive0
    );
\bytes_to_receive[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(3),
      O => \bytes_to_receive[0]_i_3_n_0\
    );
\bytes_to_receive[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(2),
      O => \bytes_to_receive[0]_i_4_n_0\
    );
\bytes_to_receive[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(1),
      O => \bytes_to_receive[0]_i_5_n_0\
    );
\bytes_to_receive[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(0),
      O => \bytes_to_receive[0]_i_6_n_0\
    );
\bytes_to_receive[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(12),
      O => \bytes_to_receive[12]_i_2_n_0\
    );
\bytes_to_receive[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(7),
      O => \bytes_to_receive[4]_i_2_n_0\
    );
\bytes_to_receive[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(6),
      O => \bytes_to_receive[4]_i_3_n_0\
    );
\bytes_to_receive[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(5),
      O => \bytes_to_receive[4]_i_4_n_0\
    );
\bytes_to_receive[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(4),
      O => \bytes_to_receive[4]_i_5_n_0\
    );
\bytes_to_receive[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(11),
      O => \bytes_to_receive[8]_i_2_n_0\
    );
\bytes_to_receive[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(10),
      O => \bytes_to_receive[8]_i_3_n_0\
    );
\bytes_to_receive[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(9),
      O => \bytes_to_receive[8]_i_4_n_0\
    );
\bytes_to_receive[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_to_receive_reg(8),
      O => \bytes_to_receive[8]_i_5_n_0\
    );
\bytes_to_receive_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[0]_i_2_n_7\,
      Q => bytes_to_receive_reg(0),
      R => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bytes_to_receive_reg[0]_i_2_n_0\,
      CO(2) => \bytes_to_receive_reg[0]_i_2_n_1\,
      CO(1) => \bytes_to_receive_reg[0]_i_2_n_2\,
      CO(0) => \bytes_to_receive_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bytes_to_receive_reg[0]_i_2_n_4\,
      O(2) => \bytes_to_receive_reg[0]_i_2_n_5\,
      O(1) => \bytes_to_receive_reg[0]_i_2_n_6\,
      O(0) => \bytes_to_receive_reg[0]_i_2_n_7\,
      S(3) => \bytes_to_receive[0]_i_3_n_0\,
      S(2) => \bytes_to_receive[0]_i_4_n_0\,
      S(1) => \bytes_to_receive[0]_i_5_n_0\,
      S(0) => \bytes_to_receive[0]_i_6_n_0\
    );
\bytes_to_receive_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[8]_i_1_n_5\,
      Q => bytes_to_receive_reg(10),
      R => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[8]_i_1_n_4\,
      Q => bytes_to_receive_reg(11),
      R => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[12]_i_1_n_7\,
      Q => bytes_to_receive_reg(12),
      R => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_to_receive_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_bytes_to_receive_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bytes_to_receive_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \bytes_to_receive_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \bytes_to_receive[12]_i_2_n_0\
    );
\bytes_to_receive_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[0]_i_2_n_6\,
      Q => bytes_to_receive_reg(1),
      R => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[0]_i_2_n_5\,
      Q => bytes_to_receive_reg(2),
      S => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[0]_i_2_n_4\,
      Q => bytes_to_receive_reg(3),
      S => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[4]_i_1_n_7\,
      Q => bytes_to_receive_reg(4),
      S => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_to_receive_reg[0]_i_2_n_0\,
      CO(3) => \bytes_to_receive_reg[4]_i_1_n_0\,
      CO(2) => \bytes_to_receive_reg[4]_i_1_n_1\,
      CO(1) => \bytes_to_receive_reg[4]_i_1_n_2\,
      CO(0) => \bytes_to_receive_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bytes_to_receive_reg[4]_i_1_n_4\,
      O(2) => \bytes_to_receive_reg[4]_i_1_n_5\,
      O(1) => \bytes_to_receive_reg[4]_i_1_n_6\,
      O(0) => \bytes_to_receive_reg[4]_i_1_n_7\,
      S(3) => \bytes_to_receive[4]_i_2_n_0\,
      S(2) => \bytes_to_receive[4]_i_3_n_0\,
      S(1) => \bytes_to_receive[4]_i_4_n_0\,
      S(0) => \bytes_to_receive[4]_i_5_n_0\
    );
\bytes_to_receive_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[4]_i_1_n_6\,
      Q => bytes_to_receive_reg(5),
      S => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[4]_i_1_n_5\,
      Q => bytes_to_receive_reg(6),
      S => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[4]_i_1_n_4\,
      Q => bytes_to_receive_reg(7),
      R => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[8]_i_1_n_7\,
      Q => bytes_to_receive_reg(8),
      R => \^fsm_sequential_state_reg[0]_0\
    );
\bytes_to_receive_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_to_receive_reg[4]_i_1_n_0\,
      CO(3) => \bytes_to_receive_reg[8]_i_1_n_0\,
      CO(2) => \bytes_to_receive_reg[8]_i_1_n_1\,
      CO(1) => \bytes_to_receive_reg[8]_i_1_n_2\,
      CO(0) => \bytes_to_receive_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bytes_to_receive_reg[8]_i_1_n_4\,
      O(2) => \bytes_to_receive_reg[8]_i_1_n_5\,
      O(1) => \bytes_to_receive_reg[8]_i_1_n_6\,
      O(0) => \bytes_to_receive_reg[8]_i_1_n_7\,
      S(3) => \bytes_to_receive[8]_i_2_n_0\,
      S(2) => \bytes_to_receive[8]_i_3_n_0\,
      S(1) => \bytes_to_receive[8]_i_4_n_0\,
      S(0) => \bytes_to_receive[8]_i_5_n_0\
    );
\bytes_to_receive_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => bytes_to_receive0,
      D => \bytes_to_receive_reg[8]_i_1_n_6\,
      Q => bytes_to_receive_reg(9),
      R => \^fsm_sequential_state_reg[0]_0\
    );
\count_in_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000EFFF1"
    )
        port map (
      I0 => axi_read_debug,
      I1 => p_1_in_1,
      I2 => axi_buffer_empty,
      I3 => \out\,
      I4 => data_buf_n_34,
      O => \count_in_buf[0]_i_1_n_0\
    );
\count_in_buf[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      O => \count_in_buf[0]_i_3_n_0\
    );
\count_in_buf[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF1"
    )
        port map (
      I0 => axi_read_debug,
      I1 => p_1_in_1,
      I2 => axi_buffer_empty,
      I3 => \out\,
      I4 => data_buf_n_34,
      O => \count_in_buf[0]_i_4_n_0\
    );
\count_in_buf[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => count_in_buf_reg(3),
      O => \count_in_buf[0]_i_5_n_0\
    );
\count_in_buf[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => count_in_buf_reg(2),
      O => \count_in_buf[0]_i_6_n_0\
    );
\count_in_buf[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => \count_in_buf_reg_n_0_[1]\,
      O => \count_in_buf[0]_i_7_n_0\
    );
\count_in_buf[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAA54545455"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => \count_in_buf_reg_n_0_[0]\,
      O => \count_in_buf[0]_i_8_n_0\
    );
\count_in_buf[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665666566656666"
    )
        port map (
      I0 => count_in_buf_reg(12),
      I1 => data_buf_n_34,
      I2 => \out\,
      I3 => axi_buffer_empty,
      I4 => p_1_in_1,
      I5 => axi_read_debug,
      O => \count_in_buf[12]_i_2_n_0\
    );
\count_in_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => count_in_buf_reg(7),
      O => \count_in_buf[4]_i_2_n_0\
    );
\count_in_buf[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => count_in_buf_reg(6),
      O => \count_in_buf[4]_i_3_n_0\
    );
\count_in_buf[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => count_in_buf_reg(5),
      O => \count_in_buf[4]_i_4_n_0\
    );
\count_in_buf[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => count_in_buf_reg(4),
      O => \count_in_buf[4]_i_5_n_0\
    );
\count_in_buf[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => count_in_buf_reg(11),
      O => \count_in_buf[8]_i_2_n_0\
    );
\count_in_buf[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => count_in_buf_reg(10),
      O => \count_in_buf[8]_i_3_n_0\
    );
\count_in_buf[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => count_in_buf_reg(9),
      O => \count_in_buf[8]_i_4_n_0\
    );
\count_in_buf[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545455ABABABAA"
    )
        port map (
      I0 => data_buf_n_34,
      I1 => \out\,
      I2 => axi_buffer_empty,
      I3 => p_1_in_1,
      I4 => axi_read_debug,
      I5 => count_in_buf_reg(8),
      O => \count_in_buf[8]_i_5_n_0\
    );
\count_in_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[0]_i_2_n_7\,
      Q => \count_in_buf_reg_n_0_[0]\,
      R => data_buf_n_32
    );
\count_in_buf_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_in_buf_reg[0]_i_2_n_0\,
      CO(2) => \count_in_buf_reg[0]_i_2_n_1\,
      CO(1) => \count_in_buf_reg[0]_i_2_n_2\,
      CO(0) => \count_in_buf_reg[0]_i_2_n_3\,
      CYINIT => \count_in_buf[0]_i_3_n_0\,
      DI(3) => \count_in_buf[0]_i_3_n_0\,
      DI(2) => \count_in_buf[0]_i_3_n_0\,
      DI(1) => \count_in_buf[0]_i_3_n_0\,
      DI(0) => \count_in_buf[0]_i_4_n_0\,
      O(3) => \count_in_buf_reg[0]_i_2_n_4\,
      O(2) => \count_in_buf_reg[0]_i_2_n_5\,
      O(1) => \count_in_buf_reg[0]_i_2_n_6\,
      O(0) => \count_in_buf_reg[0]_i_2_n_7\,
      S(3) => \count_in_buf[0]_i_5_n_0\,
      S(2) => \count_in_buf[0]_i_6_n_0\,
      S(1) => \count_in_buf[0]_i_7_n_0\,
      S(0) => \count_in_buf[0]_i_8_n_0\
    );
\count_in_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[8]_i_1_n_5\,
      Q => count_in_buf_reg(10),
      R => data_buf_n_32
    );
\count_in_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[8]_i_1_n_4\,
      Q => count_in_buf_reg(11),
      R => data_buf_n_32
    );
\count_in_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[12]_i_1_n_7\,
      Q => count_in_buf_reg(12),
      R => data_buf_n_32
    );
\count_in_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_in_buf_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_in_buf_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_in_buf_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_in_buf_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count_in_buf[12]_i_2_n_0\
    );
\count_in_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[0]_i_2_n_6\,
      Q => \count_in_buf_reg_n_0_[1]\,
      R => data_buf_n_32
    );
\count_in_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[0]_i_2_n_5\,
      Q => count_in_buf_reg(2),
      R => data_buf_n_32
    );
\count_in_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[0]_i_2_n_4\,
      Q => count_in_buf_reg(3),
      R => data_buf_n_32
    );
\count_in_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[4]_i_1_n_7\,
      Q => count_in_buf_reg(4),
      R => data_buf_n_32
    );
\count_in_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_in_buf_reg[0]_i_2_n_0\,
      CO(3) => \count_in_buf_reg[4]_i_1_n_0\,
      CO(2) => \count_in_buf_reg[4]_i_1_n_1\,
      CO(1) => \count_in_buf_reg[4]_i_1_n_2\,
      CO(0) => \count_in_buf_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_in_buf[0]_i_3_n_0\,
      DI(2) => \count_in_buf[0]_i_3_n_0\,
      DI(1) => \count_in_buf[0]_i_3_n_0\,
      DI(0) => \count_in_buf[0]_i_3_n_0\,
      O(3) => \count_in_buf_reg[4]_i_1_n_4\,
      O(2) => \count_in_buf_reg[4]_i_1_n_5\,
      O(1) => \count_in_buf_reg[4]_i_1_n_6\,
      O(0) => \count_in_buf_reg[4]_i_1_n_7\,
      S(3) => \count_in_buf[4]_i_2_n_0\,
      S(2) => \count_in_buf[4]_i_3_n_0\,
      S(1) => \count_in_buf[4]_i_4_n_0\,
      S(0) => \count_in_buf[4]_i_5_n_0\
    );
\count_in_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[4]_i_1_n_6\,
      Q => count_in_buf_reg(5),
      R => data_buf_n_32
    );
\count_in_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[4]_i_1_n_5\,
      Q => count_in_buf_reg(6),
      R => data_buf_n_32
    );
\count_in_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[4]_i_1_n_4\,
      Q => count_in_buf_reg(7),
      R => data_buf_n_32
    );
\count_in_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[8]_i_1_n_7\,
      Q => count_in_buf_reg(8),
      R => data_buf_n_32
    );
\count_in_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_in_buf_reg[4]_i_1_n_0\,
      CO(3) => \count_in_buf_reg[8]_i_1_n_0\,
      CO(2) => \count_in_buf_reg[8]_i_1_n_1\,
      CO(1) => \count_in_buf_reg[8]_i_1_n_2\,
      CO(0) => \count_in_buf_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_in_buf[0]_i_3_n_0\,
      DI(2) => \count_in_buf[0]_i_3_n_0\,
      DI(1) => \count_in_buf[0]_i_3_n_0\,
      DI(0) => \count_in_buf[0]_i_3_n_0\,
      O(3) => \count_in_buf_reg[8]_i_1_n_4\,
      O(2) => \count_in_buf_reg[8]_i_1_n_5\,
      O(1) => \count_in_buf_reg[8]_i_1_n_6\,
      O(0) => \count_in_buf_reg[8]_i_1_n_7\,
      S(3) => \count_in_buf[8]_i_2_n_0\,
      S(2) => \count_in_buf[8]_i_3_n_0\,
      S(1) => \count_in_buf[8]_i_4_n_0\,
      S(0) => \count_in_buf[8]_i_5_n_0\
    );
\count_in_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \count_in_buf[0]_i_1_n_0\,
      D => \count_in_buf_reg[8]_i_1_n_6\,
      Q => count_in_buf_reg(9),
      R => data_buf_n_32
    );
data_buf: entity work.\design_1_vga_tst_c64_0_1_fifo__parameterized0\
     port map (
      AR(0) => data_buf_n_32,
      D(15 downto 0) => D(15 downto 0),
      axi_buffer_empty => axi_buffer_empty,
      \axi_buffer_empty_reg__0\ => \axi_buffer_empty_reg__0\,
      axi_data_out_debug(31 downto 0) => axi_data_out_debug(31 downto 0),
      axi_read_debug => axi_read_debug,
      bytes_to_receive_reg(12 downto 0) => bytes_to_receive_reg(12 downto 0),
      bytes_to_receive_reg_12_sp_1 => data_buf_n_36,
      bytes_to_receive_reg_4_sp_1 => data_buf_n_53,
      c64_mode => c64_mode,
      clk_axi => clk_axi,
      empty_reg_reg_0 => axi_buffer_empty_temp,
      ip2bus_mstrd_d(31 downto 0) => ip2bus_mstrd_d(31 downto 0),
      ip2bus_otputs(0) => ip2bus_otputs(1),
      \ip2bus_otputs[3]\ => data_buf_n_34,
      \out\ => \out\,
      p_1_in_1 => p_1_in_1,
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_10 => ram_reg_10,
      ram_reg_11 => ram_reg_11,
      ram_reg_12 => ram_reg_12,
      ram_reg_13 => ram_reg_13,
      ram_reg_14 => ram_reg_14,
      ram_reg_2 => ram_reg_2,
      ram_reg_3 => ram_reg_3,
      ram_reg_4 => ram_reg_4,
      ram_reg_5 => ram_reg_5,
      ram_reg_6 => ram_reg_6,
      ram_reg_7 => ram_reg_7,
      ram_reg_8 => ram_reg_8,
      ram_reg_9 => ram_reg_9,
      reset => reset,
      shift_reg_debug(15 downto 0) => shift_reg_debug(15 downto 0),
      trigger_restart_state(1 downto 0) => trigger_restart_state(1 downto 0)
    );
\ip2bus_inputs[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      O => \^fsm_sequential_state_reg[0]_0\
    );
\ip2bus_inputs[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBE3"
    )
        port map (
      I0 => data_buf_n_36,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => ip2bus_inputs(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_streamScaler is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_valid_out_debug : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_5_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    enableNextDin_reg_0 : out STD_LOGIC;
    readyForRead_reg_0 : out STD_LOGIC;
    readState : out STD_LOGIC;
    dOutValidInt_reg_0 : out STD_LOGIC;
    advanceRead2_reg_0 : out STD_LOGIC;
    advanceRead1_reg_0 : out STD_LOGIC;
    lineSwitchOutputDisable : out STD_LOGIC;
    discardInput : out STD_LOGIC;
    forceRead : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBlend_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBlend_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBlend_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xBlend_reg[4]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xBlend_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBlend_reg[7]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBlend_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xBlend_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBlend_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    advanceRead1_reg_1 : out STD_LOGIC;
    dOutValidInt1 : out STD_LOGIC;
    \writeState_reg[1]_0\ : out STD_LOGIC;
    \writeState_reg[0]_0\ : out STD_LOGIC;
    \fillCount_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    enableNextDin_reg_1 : out STD_LOGIC;
    next_in_debug : out STD_LOGIC;
    \outputColumn_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dOutValidInt_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeState_reg[1]_1\ : out STD_LOGIC;
    \writeState_reg[0]_1\ : out STD_LOGIC;
    \fillCount_reg[0]\ : out STD_LOGIC;
    yScaleAmountNext0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    yScaleAmountNext0_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \writeRowCount_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \horiz_pos_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dOutValid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_debug : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clk : in STD_LOGIC;
    dOutValid_10 : in STD_LOGIC;
    enableNextDin_reg_2 : in STD_LOGIC;
    readyForRead_reg_1 : in STD_LOGIC;
    readState_reg_0 : in STD_LOGIC;
    dOutValidInt_reg_2 : in STD_LOGIC;
    advanceRead2_reg_1 : in STD_LOGIC;
    advanceRead1_reg_2 : in STD_LOGIC;
    lineSwitchOutputDisable_reg_0 : in STD_LOGIC;
    discardInput_reg_0 : in STD_LOGIC;
    forceRead_reg_0 : in STD_LOGIC;
    \coeff01_reg[8]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \out\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \yScaleAmount_reg[6]_0\ : in STD_LOGIC;
    \blend_mult_generate[0].product10_reg[6]_0\ : in STD_LOGIC;
    \blend_mult_generate[1].product00_reg[19]_0\ : in STD_LOGIC;
    \writeNextPlusOne_reg[0]_0\ : in STD_LOGIC;
    \writeSelect_reg[0]\ : in STD_LOGIC;
    outputLine1 : in STD_LOGIC;
    nextDout0 : in STD_LOGIC;
    \BinaryCount_reg[0]\ : in STD_LOGIC;
    \BinaryCount_reg[0]_0\ : in STD_LOGIC;
    \BinaryCount_reg[0]_1\ : in STD_LOGIC;
    \BinaryCount_reg[0]_2\ : in STD_LOGIC;
    \BinaryCount_reg[0]_3\ : in STD_LOGIC;
    c64_mode : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_streamScaler : entity is "streamScaler";
end design_1_vga_tst_c64_0_1_streamScaler;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_streamScaler is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal B : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^advanceread1_reg_0\ : STD_LOGIC;
  signal advanceRead2_i_10_n_0 : STD_LOGIC;
  signal advanceRead2_i_11_n_0 : STD_LOGIC;
  signal advanceRead2_i_12_n_0 : STD_LOGIC;
  signal advanceRead2_i_13_n_0 : STD_LOGIC;
  signal advanceRead2_i_14_n_0 : STD_LOGIC;
  signal advanceRead2_i_15_n_0 : STD_LOGIC;
  signal advanceRead2_i_16_n_0 : STD_LOGIC;
  signal advanceRead2_i_17_n_0 : STD_LOGIC;
  signal advanceRead2_i_18_n_0 : STD_LOGIC;
  signal advanceRead2_i_19_n_0 : STD_LOGIC;
  signal advanceRead2_i_20_n_0 : STD_LOGIC;
  signal advanceRead2_i_21_n_0 : STD_LOGIC;
  signal advanceRead2_i_22_n_0 : STD_LOGIC;
  signal advanceRead2_i_23_n_0 : STD_LOGIC;
  signal advanceRead2_i_25_n_0 : STD_LOGIC;
  signal advanceRead2_i_27_n_0 : STD_LOGIC;
  signal advanceRead2_i_29_n_0 : STD_LOGIC;
  signal advanceRead2_i_31_n_0 : STD_LOGIC;
  signal advanceRead2_i_32_n_0 : STD_LOGIC;
  signal advanceRead2_i_33_n_0 : STD_LOGIC;
  signal advanceRead2_i_5_n_0 : STD_LOGIC;
  signal advanceRead2_i_6_n_0 : STD_LOGIC;
  signal advanceRead2_i_7_n_0 : STD_LOGIC;
  signal advanceRead2_i_8_n_0 : STD_LOGIC;
  signal advanceRead2_i_9_n_0 : STD_LOGIC;
  signal \^advanceread2_reg_0\ : STD_LOGIC;
  signal advanceRead2_reg_i_2_n_3 : STD_LOGIC;
  signal advanceRead2_reg_i_3_n_1 : STD_LOGIC;
  signal advanceRead2_reg_i_3_n_2 : STD_LOGIC;
  signal advanceRead2_reg_i_3_n_3 : STD_LOGIC;
  signal advanceRead2_reg_i_4_n_0 : STD_LOGIC;
  signal advanceRead2_reg_i_4_n_1 : STD_LOGIC;
  signal advanceRead2_reg_i_4_n_2 : STD_LOGIC;
  signal advanceRead2_reg_i_4_n_3 : STD_LOGIC;
  signal advanceWrite2 : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[3]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut[7]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].dOut_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_27_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_28_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_29_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_30_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_31_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_32_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_33_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_34_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_35_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_36_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[13]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[15]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[5]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[5]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[5]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[5]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[5]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[5]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[5]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[5]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[6]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[9]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[9]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[9]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[9]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[9]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[9]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[9]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[9]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[9]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00[9]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \blend_mult_generate[0].product00_reg[13]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_14_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_14_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_14_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_14_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_14_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_14_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_14_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product00_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_27_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_28_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_29_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_30_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_31_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_32_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[13]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[15]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[5]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[5]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[5]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[5]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[5]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[5]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[5]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[5]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[6]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[9]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[9]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[9]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[9]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[9]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[9]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[9]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[9]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01[9]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \blend_mult_generate[0].product01_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_11_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_11_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_11_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_11_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_11_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_11_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_11_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product01_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_27_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_28_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_29_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_30_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_31_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_32_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_33_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_34_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_35_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_36_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[13]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[15]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[5]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[5]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[5]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[5]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[5]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[5]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[5]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[5]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[6]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[9]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[9]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[9]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[9]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[9]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[9]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[9]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[9]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[9]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10[9]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \blend_mult_generate[0].product10_reg[13]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_14_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_14_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_14_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_14_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_14_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_14_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_14_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_27_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_28_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_29_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_30_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_31_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_32_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[13]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[15]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[5]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[5]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[5]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[5]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[5]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[5]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[5]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[5]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[6]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[9]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[9]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[9]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[9]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[9]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[9]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[9]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[9]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11[9]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \blend_mult_generate[0].product11_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_11_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_11_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_11_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_11_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_11_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_11_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_11_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[0].product11_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[0].readData00Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \blend_mult_generate[0].readData01Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \blend_mult_generate[0].readData10Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \blend_mult_generate[0].readData11Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \blend_mult_generate[1].dOut[10]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[10]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[14]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[15]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[15]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut[15]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].dOut_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[19]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[20]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[23]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[27]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[31]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[32]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[32]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[32]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[32]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[32]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[32]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[32]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[32]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[32]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00[32]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \blend_mult_generate[1].product00_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_14_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_14_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_14_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_14_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_14_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_14_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[32]_i_3_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[32]_i_3_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[32]_i_3_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[32]_i_3_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product00_reg[32]_i_3_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[19]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[20]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[23]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[27]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[31]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[32]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[32]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[32]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[32]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[32]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[32]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[32]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[32]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[32]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01[32]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \blend_mult_generate[1].product01_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_14_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_14_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_14_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_14_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_14_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_14_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[32]_i_3_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[32]_i_3_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[32]_i_3_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[32]_i_3_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product01_reg[32]_i_3_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[19]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[20]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[23]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[27]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[31]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[32]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[32]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[32]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[32]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[32]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[32]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[32]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[32]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[32]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10[32]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \blend_mult_generate[1].product10_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_14_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_14_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_14_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_14_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_14_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_14_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[32]_i_3_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[32]_i_3_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[32]_i_3_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[32]_i_3_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product10_reg[32]_i_3_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[19]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[20]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[23]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[27]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[31]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[32]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[32]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[32]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[32]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[32]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[32]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[32]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[32]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[32]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11[32]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \blend_mult_generate[1].product11_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_14_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_14_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_14_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_14_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_14_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_14_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[32]_i_3_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[32]_i_3_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[32]_i_3_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[32]_i_3_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[1].product11_reg[32]_i_3_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[1].readData00Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \blend_mult_generate[1].readData01Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \blend_mult_generate[1].readData10Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \blend_mult_generate[1].readData11Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \blend_mult_generate[2].dOut[19]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[19]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut[23]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].dOut_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[39]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[39]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[39]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[39]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[39]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[39]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[39]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[39]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[40]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[43]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[43]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[43]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[43]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[43]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[43]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[43]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[43]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[43]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_27_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_28_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_29_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_30_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_31_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[47]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00[49]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \blend_mult_generate[2].product00_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_11_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_11_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_11_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_11_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_11_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_11_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_11_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[49]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[49]_i_5_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[49]_i_5_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[49]_i_5_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[49]_i_5_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product00_reg[49]_i_5_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[39]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[39]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[39]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[39]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[39]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[39]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[39]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[39]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[40]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[43]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[43]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[43]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[43]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[43]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[43]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[43]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[43]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[43]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_27_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_28_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_29_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_30_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_31_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_32_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[47]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01[49]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \blend_mult_generate[2].product01_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_11_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_11_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_11_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_11_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_11_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_11_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_11_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[49]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[49]_i_5_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[49]_i_5_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[49]_i_5_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[49]_i_5_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product01_reg[49]_i_5_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[39]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[39]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[39]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[39]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[39]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[39]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[39]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[39]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[40]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[43]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[43]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[43]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[43]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[43]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[43]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[43]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[43]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[43]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_27_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_28_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_29_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_30_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_31_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[47]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10[49]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \blend_mult_generate[2].product10_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_11_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_11_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_11_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_11_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_11_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_11_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_11_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[49]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[49]_i_5_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[49]_i_5_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[49]_i_5_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[49]_i_5_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product10_reg[49]_i_5_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[39]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[39]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[39]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[39]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[39]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[39]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[39]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[39]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[40]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[43]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[43]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[43]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[43]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[43]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[43]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[43]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[43]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[43]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_17_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_18_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_19_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_20_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_21_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_22_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_23_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_24_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_25_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_26_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_27_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_28_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_29_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_30_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_31_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_32_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[47]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_10_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_12_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_13_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_14_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_15_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_16_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_3_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_4_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_6_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_7_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_8_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11[49]_i_9_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \blend_mult_generate[2].product11_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_11_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_11_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_11_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_11_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_11_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_11_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_11_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_11_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[49]_i_5_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[49]_i_5_n_2\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[49]_i_5_n_3\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[49]_i_5_n_5\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[49]_i_5_n_6\ : STD_LOGIC;
  signal \blend_mult_generate[2].product11_reg[49]_i_5_n_7\ : STD_LOGIC;
  signal \blend_mult_generate[2].readData00Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \blend_mult_generate[2].readData01Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \blend_mult_generate[2].readData10Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \blend_mult_generate[2].readData11Reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal coeff001_i_10_n_0 : STD_LOGIC;
  signal coeff001_i_11_n_0 : STD_LOGIC;
  signal coeff001_i_1_n_0 : STD_LOGIC;
  signal coeff001_i_2_n_0 : STD_LOGIC;
  signal coeff001_i_3_n_0 : STD_LOGIC;
  signal coeff001_i_4_n_0 : STD_LOGIC;
  signal coeff001_i_5_n_0 : STD_LOGIC;
  signal coeff001_i_6_n_0 : STD_LOGIC;
  signal coeff001_i_7_n_0 : STD_LOGIC;
  signal coeff001_i_8_n_0 : STD_LOGIC;
  signal coeff001_i_9_n_0 : STD_LOGIC;
  signal coeff001_n_100 : STD_LOGIC;
  signal coeff001_n_101 : STD_LOGIC;
  signal coeff001_n_102 : STD_LOGIC;
  signal coeff001_n_103 : STD_LOGIC;
  signal coeff001_n_104 : STD_LOGIC;
  signal coeff001_n_105 : STD_LOGIC;
  signal coeff001_n_89 : STD_LOGIC;
  signal coeff001_n_90 : STD_LOGIC;
  signal coeff001_n_91 : STD_LOGIC;
  signal coeff001_n_92 : STD_LOGIC;
  signal coeff001_n_93 : STD_LOGIC;
  signal coeff001_n_94 : STD_LOGIC;
  signal coeff001_n_95 : STD_LOGIC;
  signal coeff001_n_96 : STD_LOGIC;
  signal coeff001_n_97 : STD_LOGIC;
  signal coeff001_n_98 : STD_LOGIC;
  signal coeff001_n_99 : STD_LOGIC;
  signal coeff0030_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal coeff011 : STD_LOGIC_VECTOR ( 16 downto 8 );
  signal coeff012 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \coeff01[0]_i_10_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_11_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_19_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_20_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_21_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_22_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_23_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_24_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_25_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_26_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_27_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_4_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_5_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_8_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_9_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_14_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_15_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_16_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_17_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_18_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_19_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_20_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_21_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_22_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_23_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_24_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_25_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_26_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_27_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_28_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_29_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_30_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_31_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_32_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_33_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_34_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_35_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_36_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_13_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_14_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_15_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_19_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_20_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_21_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_22_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_23_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_24_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_25_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_26_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_27_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_28_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_29_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_30_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_31_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_32_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_33_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_34_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_35_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_36_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_37_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_38_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_39_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_40_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_41_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_42_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_43_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_44_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_45_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_46_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_47_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_48_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_49_n_0\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_11_n_1\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_11_n_2\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_11_n_3\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_12_n_1\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_12_n_2\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_12_n_3\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_13_n_1\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_13_n_2\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_13_n_3\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_12_n_1\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_12_n_2\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_12_n_3\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_16_n_3\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_17_n_3\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_18_n_1\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_18_n_2\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_18_n_3\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \coeff01_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff01_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff01_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff01_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff01_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff01_reg_n_0_[5]\ : STD_LOGIC;
  signal \coeff01_reg_n_0_[6]\ : STD_LOGIC;
  signal \coeff01_reg_n_0_[7]\ : STD_LOGIC;
  signal \coeff01_reg_n_0_[8]\ : STD_LOGIC;
  signal coeff101_i_2_n_0 : STD_LOGIC;
  signal coeff101_i_9_n_0 : STD_LOGIC;
  signal coeff101_n_100 : STD_LOGIC;
  signal coeff101_n_101 : STD_LOGIC;
  signal coeff101_n_102 : STD_LOGIC;
  signal coeff101_n_103 : STD_LOGIC;
  signal coeff101_n_104 : STD_LOGIC;
  signal coeff101_n_105 : STD_LOGIC;
  signal coeff101_n_89 : STD_LOGIC;
  signal coeff101_n_90 : STD_LOGIC;
  signal coeff101_n_91 : STD_LOGIC;
  signal coeff101_n_92 : STD_LOGIC;
  signal coeff101_n_93 : STD_LOGIC;
  signal coeff101_n_94 : STD_LOGIC;
  signal coeff101_n_95 : STD_LOGIC;
  signal coeff101_n_96 : STD_LOGIC;
  signal coeff101_n_97 : STD_LOGIC;
  signal coeff101_n_98 : STD_LOGIC;
  signal coeff101_n_99 : STD_LOGIC;
  signal coeff111 : STD_LOGIC_VECTOR ( 16 downto 8 );
  signal coeff112 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \coeff11[0]_i_10_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_11_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_13_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_14_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_15_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_17_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_18_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_19_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_20_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_21_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_22_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_23_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_24_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_25_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_26_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_27_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_28_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_29_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_30_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_31_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_32_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_33_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_34_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_35_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_4_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_5_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_7_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_8_n_0\ : STD_LOGIC;
  signal \coeff11[0]_i_9_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_10_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_11_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_12_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_13_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_16_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_17_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_18_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_19_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_20_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_21_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_22_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_23_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_24_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_25_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_26_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_27_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_28_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_29_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_30_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_31_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_32_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_33_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_34_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_35_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_3_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_4_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_5_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_6_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_7_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_8_n_0\ : STD_LOGIC;
  signal \coeff11[4]_i_9_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_10_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_11_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_12_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_13_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_15_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_16_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_17_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_18_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_19_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_20_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_21_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_22_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_23_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_24_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_25_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_26_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_27_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_29_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_30_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_31_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_32_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_4_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_5_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_6_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_7_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_8_n_0\ : STD_LOGIC;
  signal \coeff11[8]_i_9_n_0\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_12_n_6\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_12_n_7\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \coeff11_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_14_n_1\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_14_n_2\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_14_n_3\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_14_n_4\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_14_n_5\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_14_n_6\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_14_n_7\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_15_n_1\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_15_n_2\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_15_n_3\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_15_n_4\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_15_n_5\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_15_n_6\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_15_n_7\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \coeff11_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_14_n_1\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_14_n_3\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_14_n_6\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_14_n_7\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_28_n_1\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_28_n_3\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_28_n_6\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_28_n_7\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \coeff11_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \coeff11_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff11_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff11_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff11_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff11_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff11_reg_n_0_[5]\ : STD_LOGIC;
  signal \coeff11_reg_n_0_[6]\ : STD_LOGIC;
  signal \coeff11_reg_n_0_[7]\ : STD_LOGIC;
  signal \coeff11_reg_n_0_[8]\ : STD_LOGIC;
  signal dOutValidInt2 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^doutvalidint_reg_0\ : STD_LOGIC;
  signal \^doutvalidint_reg_1\ : STD_LOGIC;
  signal dOutValid_1 : STD_LOGIC;
  signal dOutValid_2 : STD_LOGIC;
  signal dOutValid_3 : STD_LOGIC;
  signal \^data_valid_out_debug\ : STD_LOGIC;
  signal discardCountReg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \discardCountReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \discardCountReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \discardCountReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \discardCountReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \discardCountReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \discardCountReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \discardCountReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \discardCountReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \discardCountReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \discardCountReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \^discardinput\ : STD_LOGIC;
  signal discardInput2 : STD_LOGIC;
  signal discardInput20_out : STD_LOGIC;
  signal discardInput_i_10_n_0 : STD_LOGIC;
  signal discardInput_i_11_n_0 : STD_LOGIC;
  signal discardInput_i_12_n_0 : STD_LOGIC;
  signal discardInput_i_13_n_0 : STD_LOGIC;
  signal discardInput_i_5_n_0 : STD_LOGIC;
  signal discardInput_i_6_n_0 : STD_LOGIC;
  signal discardInput_i_7_n_0 : STD_LOGIC;
  signal discardInput_i_8_n_0 : STD_LOGIC;
  signal discardInput_i_9_n_0 : STD_LOGIC;
  signal discardInput_reg_i_3_n_1 : STD_LOGIC;
  signal discardInput_reg_i_3_n_2 : STD_LOGIC;
  signal discardInput_reg_i_3_n_3 : STD_LOGIC;
  signal discardInput_reg_i_4_n_1 : STD_LOGIC;
  signal discardInput_reg_i_4_n_2 : STD_LOGIC;
  signal discardInput_reg_i_4_n_3 : STD_LOGIC;
  signal \^enablenextdin_reg_0\ : STD_LOGIC;
  signal \^forceread\ : STD_LOGIC;
  signal getNextPlusOne : STD_LOGIC;
  signal getNextPlusOne_i_1_n_0 : STD_LOGIC;
  signal \^lineswitchoutputdisable\ : STD_LOGIC;
  signal \outputColumn[10]_i_1_n_0\ : STD_LOGIC;
  signal outputColumn_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^outputcolumn_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \outputLine[10]_i_1_n_0\ : STD_LOGIC;
  signal outputLine_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal p_7_out : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal ramRB_n_11 : STD_LOGIC;
  signal ramRB_n_12 : STD_LOGIC;
  signal ramRB_n_3 : STD_LOGIC;
  signal ramRB_n_6 : STD_LOGIC;
  signal readData00 : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal readData01 : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal readData10 : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal readData11 : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal \^readstate\ : STD_LOGIC;
  signal \^readyforread_reg_0\ : STD_LOGIC;
  signal \^state_5_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \writeColCount[10]_i_3_n_0\ : STD_LOGIC;
  signal \writeColCount[5]_i_2_n_0\ : STD_LOGIC;
  signal \writeColCount[9]_i_2_n_0\ : STD_LOGIC;
  signal writeColCount_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal writeNextPlusOne : STD_LOGIC;
  signal \writeNextPlusOne[0]_i_1_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[10]_i_2_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[10]_i_3_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[1]_i_1_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[2]_i_1_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[3]_i_1_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[4]_i_1_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[5]_i_1_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[6]_i_1_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[7]_i_1_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[8]_i_1_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[8]_i_2_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne[9]_i_1_n_0\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[0]\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[10]\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[1]\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[2]\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[3]\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[4]\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[5]\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[6]\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[7]\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[8]\ : STD_LOGIC;
  signal \writeNextPlusOne_reg_n_0_[9]\ : STD_LOGIC;
  signal writeNextValidLine : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal writeNextValidLine1_i_10_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_11_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_12_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_13_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_14_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_1_n_3 : STD_LOGIC;
  signal writeNextValidLine1_i_2_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_2_n_1 : STD_LOGIC;
  signal writeNextValidLine1_i_2_n_2 : STD_LOGIC;
  signal writeNextValidLine1_i_2_n_3 : STD_LOGIC;
  signal writeNextValidLine1_i_3_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_4_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_5_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_6_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_7_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_8_n_0 : STD_LOGIC;
  signal writeNextValidLine1_i_9_n_0 : STD_LOGIC;
  signal writeNextValidLine1_n_100 : STD_LOGIC;
  signal writeNextValidLine1_n_101 : STD_LOGIC;
  signal writeNextValidLine1_n_102 : STD_LOGIC;
  signal writeNextValidLine1_n_103 : STD_LOGIC;
  signal writeNextValidLine1_n_104 : STD_LOGIC;
  signal writeNextValidLine1_n_105 : STD_LOGIC;
  signal writeNextValidLine1_n_92 : STD_LOGIC;
  signal writeNextValidLine1_n_93 : STD_LOGIC;
  signal writeNextValidLine1_n_94 : STD_LOGIC;
  signal writeNextValidLine1_n_95 : STD_LOGIC;
  signal writeNextValidLine1_n_96 : STD_LOGIC;
  signal writeNextValidLine1_n_97 : STD_LOGIC;
  signal writeNextValidLine1_n_98 : STD_LOGIC;
  signal writeNextValidLine1_n_99 : STD_LOGIC;
  signal \writeOutputLine[10]_i_2_n_0\ : STD_LOGIC;
  signal writeOutputLine_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \writeRowCount[10]_i_3_n_0\ : STD_LOGIC;
  signal \writeRowCount[6]_i_2_n_0\ : STD_LOGIC;
  signal writeRowCount_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^writerowcount_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \writeState[1]_i_10_n_0\ : STD_LOGIC;
  signal \writeState[1]_i_5_n_0\ : STD_LOGIC;
  signal \writeState[1]_i_6_n_0\ : STD_LOGIC;
  signal \writeState[1]_i_7_n_0\ : STD_LOGIC;
  signal \writeState[1]_i_8_n_0\ : STD_LOGIC;
  signal \writeState[1]_i_9_n_0\ : STD_LOGIC;
  signal \^writestate_reg[0]_0\ : STD_LOGIC;
  signal \^writestate_reg[0]_1\ : STD_LOGIC;
  signal \^writestate_reg[1]_0\ : STD_LOGIC;
  signal \writeState_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \writeState_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \writeState_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal xBlend : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xPixLow : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal xScaleAmount1_i_10_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_11_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_12_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_13_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_1_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_2_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_3_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_4_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_5_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_6_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_7_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_8_n_0 : STD_LOGIC;
  signal xScaleAmount1_i_9_n_0 : STD_LOGIC;
  signal xScaleAmount1_n_100 : STD_LOGIC;
  signal xScaleAmount1_n_101 : STD_LOGIC;
  signal xScaleAmount1_n_102 : STD_LOGIC;
  signal xScaleAmount1_n_103 : STD_LOGIC;
  signal xScaleAmount1_n_104 : STD_LOGIC;
  signal xScaleAmount1_n_105 : STD_LOGIC;
  signal xScaleAmount1_n_76 : STD_LOGIC;
  signal xScaleAmount1_n_77 : STD_LOGIC;
  signal xScaleAmount1_n_78 : STD_LOGIC;
  signal xScaleAmount1_n_79 : STD_LOGIC;
  signal xScaleAmount1_n_80 : STD_LOGIC;
  signal xScaleAmount1_n_81 : STD_LOGIC;
  signal xScaleAmount1_n_82 : STD_LOGIC;
  signal xScaleAmount1_n_83 : STD_LOGIC;
  signal xScaleAmount1_n_84 : STD_LOGIC;
  signal xScaleAmount1_n_85 : STD_LOGIC;
  signal xScaleAmount1_n_86 : STD_LOGIC;
  signal xScaleAmount1_n_87 : STD_LOGIC;
  signal xScaleAmount1_n_88 : STD_LOGIC;
  signal xScaleAmount1_n_89 : STD_LOGIC;
  signal xScaleAmount1_n_90 : STD_LOGIC;
  signal xScaleAmount1_n_91 : STD_LOGIC;
  signal xScaleAmount1_n_92 : STD_LOGIC;
  signal xScaleAmount1_n_93 : STD_LOGIC;
  signal xScaleAmount1_n_94 : STD_LOGIC;
  signal xScaleAmount1_n_95 : STD_LOGIC;
  signal xScaleAmount1_n_96 : STD_LOGIC;
  signal xScaleAmount1_n_97 : STD_LOGIC;
  signal xScaleAmount1_n_98 : STD_LOGIC;
  signal xScaleAmount1_n_99 : STD_LOGIC;
  signal \xScaleAmount[10]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[11]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[12]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[13]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[14]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[15]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[16]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[17]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[18]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[19]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[20]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[21]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[22]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[23]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[24]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[24]_i_2_n_0\ : STD_LOGIC;
  signal \xScaleAmount[24]_i_5_n_0\ : STD_LOGIC;
  signal \xScaleAmount[24]_i_6_n_0\ : STD_LOGIC;
  signal \xScaleAmount[24]_i_7_n_0\ : STD_LOGIC;
  signal \xScaleAmount[24]_i_8_n_0\ : STD_LOGIC;
  signal \xScaleAmount[6]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[7]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[8]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount[9]_i_1_n_0\ : STD_LOGIC;
  signal \xScaleAmount_reg[24]_i_4_n_1\ : STD_LOGIC;
  signal \xScaleAmount_reg[24]_i_4_n_2\ : STD_LOGIC;
  signal \xScaleAmount_reg[24]_i_4_n_3\ : STD_LOGIC;
  signal yPixLow : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal yPixLowNext : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^yscaleamountnext0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^yscaleamountnext0_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal yScaleAmountNext0_i_13_n_0 : STD_LOGIC;
  signal yScaleAmountNext0_n_100 : STD_LOGIC;
  signal yScaleAmountNext0_n_101 : STD_LOGIC;
  signal yScaleAmountNext0_n_102 : STD_LOGIC;
  signal yScaleAmountNext0_n_103 : STD_LOGIC;
  signal yScaleAmountNext0_n_104 : STD_LOGIC;
  signal yScaleAmountNext0_n_105 : STD_LOGIC;
  signal yScaleAmountNext0_n_81 : STD_LOGIC;
  signal yScaleAmountNext0_n_82 : STD_LOGIC;
  signal yScaleAmountNext0_n_83 : STD_LOGIC;
  signal yScaleAmountNext0_n_84 : STD_LOGIC;
  signal yScaleAmountNext0_n_85 : STD_LOGIC;
  signal yScaleAmountNext0_n_86 : STD_LOGIC;
  signal yScaleAmountNext0_n_87 : STD_LOGIC;
  signal yScaleAmountNext0_n_88 : STD_LOGIC;
  signal yScaleAmountNext0_n_89 : STD_LOGIC;
  signal yScaleAmountNext0_n_90 : STD_LOGIC;
  signal yScaleAmountNext0_n_91 : STD_LOGIC;
  signal yScaleAmountNext0_n_92 : STD_LOGIC;
  signal yScaleAmountNext0_n_93 : STD_LOGIC;
  signal yScaleAmountNext0_n_94 : STD_LOGIC;
  signal yScaleAmountNext0_n_95 : STD_LOGIC;
  signal yScaleAmountNext0_n_96 : STD_LOGIC;
  signal yScaleAmountNext0_n_97 : STD_LOGIC;
  signal yScaleAmountNext0_n_98 : STD_LOGIC;
  signal yScaleAmountNext0_n_99 : STD_LOGIC;
  signal \yScaleAmount[10]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[11]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[12]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[13]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[14]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[15]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[16]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[17]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[18]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[19]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[20]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[21]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[22]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[23]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[24]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[24]_i_2_n_0\ : STD_LOGIC;
  signal \yScaleAmount[6]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[7]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[8]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount[9]_i_1_n_0\ : STD_LOGIC;
  signal \yScaleAmount_reg_n_0_[10]\ : STD_LOGIC;
  signal \yScaleAmount_reg_n_0_[11]\ : STD_LOGIC;
  signal \yScaleAmount_reg_n_0_[12]\ : STD_LOGIC;
  signal \yScaleAmount_reg_n_0_[13]\ : STD_LOGIC;
  signal \yScaleAmount_reg_n_0_[6]\ : STD_LOGIC;
  signal \yScaleAmount_reg_n_0_[7]\ : STD_LOGIC;
  signal \yScaleAmount_reg_n_0_[8]\ : STD_LOGIC;
  signal \yScaleAmount_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_advanceRead2_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_advanceRead2_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_advanceRead2_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_advanceRead2_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blend_mult_generate[0].dOut_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blend_mult_generate[0].dOut_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[0].product00_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[0].product00_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blend_mult_generate[0].product00_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[0].product00_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[0].product00_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[0].product01_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[0].product01_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blend_mult_generate[0].product01_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[0].product01_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[0].product01_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[0].product10_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[0].product10_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blend_mult_generate[0].product10_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[0].product10_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[0].product10_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[0].product11_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[0].product11_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blend_mult_generate[0].product11_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[0].product11_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[0].product11_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[1].dOut_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[1].dOut_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blend_mult_generate[1].dOut_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blend_mult_generate[1].dOut_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[1].product00_reg[23]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[1].product00_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blend_mult_generate[1].product00_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[1].product00_reg[32]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[1].product00_reg[32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[1].product01_reg[23]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[1].product01_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blend_mult_generate[1].product01_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[1].product01_reg[32]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[1].product01_reg[32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[1].product10_reg[23]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[1].product10_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blend_mult_generate[1].product10_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[1].product10_reg[32]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[1].product10_reg[32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[1].product11_reg[23]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[1].product11_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blend_mult_generate[1].product11_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[1].product11_reg[32]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[1].product11_reg[32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[2].dOut_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blend_mult_generate[2].dOut_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[2].product00_reg[43]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[2].product00_reg[49]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[2].product00_reg[49]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blend_mult_generate[2].product00_reg[49]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[2].product00_reg[49]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[2].product01_reg[43]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[2].product01_reg[49]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[2].product01_reg[49]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blend_mult_generate[2].product01_reg[49]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[2].product01_reg[49]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[2].product10_reg[43]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[2].product10_reg[49]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[2].product10_reg[49]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blend_mult_generate[2].product10_reg[49]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[2].product10_reg[49]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blend_mult_generate[2].product11_reg[43]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blend_mult_generate[2].product11_reg[49]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blend_mult_generate[2].product11_reg[49]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blend_mult_generate[2].product11_reg[49]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_blend_mult_generate[2].product11_reg[49]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_coeff001_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff001_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff001_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff001_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff001_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff001_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff001_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_coeff001_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_coeff001_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_coeff001_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_coeff001_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_coeff01_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_coeff01_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_coeff01_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_coeff01_reg[8]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_coeff01_reg[8]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_coeff01_reg[8]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_coeff01_reg[8]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_coeff01_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_coeff01_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_coeff101_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff101_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff101_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff101_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff101_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff101_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_coeff101_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_coeff101_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_coeff101_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_coeff101_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_coeff101_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_coeff11_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_coeff11_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_coeff11_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_coeff11_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_coeff11_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_coeff11_reg[8]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_coeff11_reg[8]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_coeff11_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_coeff11_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_coeff11_reg[8]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_coeff11_reg[8]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_discardInput_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_discardInput_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_writeNextValidLine1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_writeNextValidLine1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_writeNextValidLine1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_writeNextValidLine1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_writeNextValidLine1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_writeNextValidLine1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_writeNextValidLine1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_writeNextValidLine1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_writeNextValidLine1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_writeNextValidLine1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_writeNextValidLine1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_writeNextValidLine1_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_writeNextValidLine1_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_writeNextValidLine1_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_writeState_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xScaleAmount1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xScaleAmount1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xScaleAmount1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_xScaleAmount1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_xScaleAmount1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_xScaleAmount1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_xScaleAmount1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_xScaleAmount1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_xScaleAmount1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xScaleAmount1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_xScaleAmount1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_xScaleAmount_reg[24]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_yScaleAmountNext0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_yScaleAmountNext0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_yScaleAmountNext0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_yScaleAmountNext0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_yScaleAmountNext0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_yScaleAmountNext0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_yScaleAmountNext0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_yScaleAmountNext0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_yScaleAmountNext0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_yScaleAmountNext0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_yScaleAmountNext0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of advanceRead2_i_21 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of advanceRead2_i_23 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of advanceRead2_i_24 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of advanceRead2_i_26 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of advanceRead2_i_28 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of advanceRead2_i_31 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of advanceRead2_i_32 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of advanceRead2_i_33 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of advanceRead2_i_34 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].dOut[7]_i_12\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].dOut[7]_i_9\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_10\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_11\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_12\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_13\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_15\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_16\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_17\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_18\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_19\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_21\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_22\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_23\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_24\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_33\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_34\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[13]_i_35\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[15]_i_17\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[15]_i_18\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[15]_i_5\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[15]_i_7\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[15]_i_8\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[5]_i_9\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[9]_i_10\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[9]_i_11\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product00[9]_i_9\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_10\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_12\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_13\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_14\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_15\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_16\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_17\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_18\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_19\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_20\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_29\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[13]_i_30\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[15]_i_15\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[15]_i_16\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[15]_i_6\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[15]_i_8\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[5]_i_9\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[6]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[9]_i_10\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product01[9]_i_9\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_10\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_11\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_12\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_13\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_15\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_16\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_17\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_18\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_19\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_21\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_22\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_23\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_24\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_33\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_34\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[13]_i_35\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[15]_i_17\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[15]_i_18\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[15]_i_5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[15]_i_7\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[15]_i_8\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[5]_i_9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[9]_i_10\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[9]_i_11\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product10[9]_i_9\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_10\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_12\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_13\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_14\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_15\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_16\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_17\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_18\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_19\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_20\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_29\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_30\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[13]_i_31\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[15]_i_15\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[15]_i_16\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[15]_i_6\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[15]_i_8\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[5]_i_9\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[9]_i_10\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \blend_mult_generate[0].product11[9]_i_9\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].dOut[14]_i_10\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].dOut[15]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[19]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[20]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[23]_i_15\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[27]_i_23\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[27]_i_24\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[27]_i_25\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[27]_i_26\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[31]_i_10\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[31]_i_11\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[31]_i_16\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[31]_i_17\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[31]_i_18\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[31]_i_19\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[31]_i_20\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[32]_i_11\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product00[32]_i_12\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[19]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[20]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[23]_i_15\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[27]_i_10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[27]_i_11\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[27]_i_13\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[27]_i_23\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[27]_i_24\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[27]_i_25\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[27]_i_26\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[31]_i_10\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[31]_i_11\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[31]_i_12\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[31]_i_13\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[31]_i_14\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[31]_i_15\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[31]_i_16\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[31]_i_17\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[31]_i_18\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[31]_i_19\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[32]_i_11\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product01[32]_i_12\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[19]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[20]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[23]_i_15\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[27]_i_23\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[27]_i_24\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[27]_i_25\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[27]_i_26\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[31]_i_10\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[31]_i_11\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[31]_i_15\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[31]_i_16\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[31]_i_17\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[31]_i_18\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[31]_i_19\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[31]_i_20\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[32]_i_11\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product10[32]_i_12\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[19]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[20]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[23]_i_15\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[27]_i_10\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[27]_i_11\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[27]_i_13\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[27]_i_23\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[27]_i_24\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[27]_i_26\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[31]_i_10\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[31]_i_11\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[31]_i_12\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[31]_i_13\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[31]_i_14\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[31]_i_15\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[31]_i_16\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[31]_i_17\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[31]_i_18\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[31]_i_19\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[32]_i_11\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \blend_mult_generate[1].product11[32]_i_12\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].dOut[23]_i_10\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].dOut[23]_i_13\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[39]_i_9\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[40]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[43]_i_10\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[43]_i_9\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_10\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_12\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_13\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_14\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_16\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_17\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_18\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_19\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_28\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_29\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_30\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[47]_i_31\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[49]_i_15\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[49]_i_16\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product00[49]_i_6\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[39]_i_9\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[40]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[43]_i_10\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[43]_i_9\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_10\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_12\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_13\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_14\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_15\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_16\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_17\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_18\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_19\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_20\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_29\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_30\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_31\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[47]_i_32\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[49]_i_15\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[49]_i_16\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[49]_i_6\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product01[49]_i_8\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[39]_i_9\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[40]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[43]_i_10\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[43]_i_9\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_10\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_13\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_14\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_16\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_17\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_18\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_19\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_28\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_29\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_30\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[47]_i_31\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[49]_i_15\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[49]_i_16\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product10[49]_i_6\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[39]_i_9\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[40]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[43]_i_10\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[43]_i_9\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_10\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_12\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_13\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_14\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_15\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_16\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_17\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_18\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_19\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_20\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_29\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_30\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_31\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[47]_i_32\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[49]_i_15\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[49]_i_16\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[49]_i_6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \blend_mult_generate[2].product11[49]_i_8\ : label is "soft_lutpair56";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of coeff001 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of coeff001_i_10 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of coeff001_i_9 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \coeff01[0]_i_27\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \coeff01[4]_i_36\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \coeff01[8]_i_45\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \coeff01[8]_i_46\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \coeff01[8]_i_47\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \coeff01[8]_i_48\ : label is "soft_lutpair54";
  attribute METHODOLOGY_DRC_VIOS of coeff101 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \coeff11[0]_i_32\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \coeff11[0]_i_33\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \coeff11[0]_i_34\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \coeff11[0]_i_35\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \coeff11[4]_i_11\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \coeff11[4]_i_12\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \coeff11[4]_i_13\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \coeff11[4]_i_31\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \coeff11[4]_i_32\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \coeff11[4]_i_33\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \coeff11[4]_i_34\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \coeff11[4]_i_35\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \coeff11[8]_i_15\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \coeff11[8]_i_17\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \coeff11[8]_i_18\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \coeff11[8]_i_19\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \coeff11[8]_i_20\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \coeff11[8]_i_21\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \coeff11[8]_i_22\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \coeff11[8]_i_23\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \discardCountReg[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \discardCountReg[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \discardCountReg[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \discardCountReg[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \discardCountReg[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \discardCountReg[7]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of discardInput_i_13 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of discardInput_i_14 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of discardInput_i_15 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of discardInput_i_16 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of discardInput_i_17 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of discardInput_i_18 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of discardInput_i_19 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of discardInput_i_2 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of discardInput_i_20 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of discardInput_i_21 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of discardInput_i_22 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \outputColumn[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \outputColumn[10]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \outputColumn[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \outputColumn[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \outputColumn[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \outputColumn[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \outputColumn[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \outputColumn[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \outputColumn[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \writeColCount[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \writeColCount[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \writeColCount[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \writeColCount[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \writeColCount[5]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \writeColCount[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \writeColCount[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \writeColCount[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \writeNextPlusOne[0]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \writeNextPlusOne[10]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \writeNextPlusOne[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \writeNextPlusOne[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \writeNextPlusOne[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \writeNextPlusOne[5]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \writeNextPlusOne[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \writeNextPlusOne[7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \writeNextPlusOne[9]_i_1\ : label is "soft_lutpair89";
  attribute METHODOLOGY_DRC_VIOS of writeNextValidLine1 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \writeOutputLine[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \writeOutputLine[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \writeOutputLine[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \writeOutputLine[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \writeOutputLine[6]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \writeOutputLine[7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \writeOutputLine[8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \writeOutputLine[9]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \writeRowCount[0]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \writeRowCount[1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \writeRowCount[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \writeRowCount[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \writeRowCount[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \writeRowCount[6]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \writeRowCount[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \writeRowCount[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \writeRowCount[9]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \writeState[1]_i_10\ : label is "soft_lutpair113";
  attribute METHODOLOGY_DRC_VIOS of xScaleAmount1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \xScaleAmount[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \xScaleAmount[11]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \xScaleAmount[12]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \xScaleAmount[13]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \xScaleAmount[14]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \xScaleAmount[16]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \xScaleAmount[17]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \xScaleAmount[18]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \xScaleAmount[19]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \xScaleAmount[20]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \xScaleAmount[21]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \xScaleAmount[22]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \xScaleAmount[23]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \xScaleAmount[24]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \xScaleAmount[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \xScaleAmount[7]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \xScaleAmount[8]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \xScaleAmount[9]_i_1\ : label is "soft_lutpair146";
  attribute METHODOLOGY_DRC_VIOS of yScaleAmountNext0 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \yScaleAmount[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \yScaleAmount[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \yScaleAmount[12]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \yScaleAmount[13]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \yScaleAmount[14]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \yScaleAmount[15]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \yScaleAmount[16]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \yScaleAmount[17]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \yScaleAmount[18]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \yScaleAmount[19]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \yScaleAmount[20]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \yScaleAmount[21]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \yScaleAmount[22]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \yScaleAmount[23]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \yScaleAmount[24]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \yScaleAmount[24]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \yScaleAmount[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \yScaleAmount[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \yScaleAmount[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \yScaleAmount[9]_i_1\ : label is "soft_lutpair131";
begin
  AR(0) <= \^ar\(0);
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  advanceRead1_reg_0 <= \^advanceread1_reg_0\;
  advanceRead2_reg_0 <= \^advanceread2_reg_0\;
  dOutValidInt_reg_0 <= \^doutvalidint_reg_0\;
  dOutValidInt_reg_1 <= \^doutvalidint_reg_1\;
  data_valid_out_debug <= \^data_valid_out_debug\;
  discardInput <= \^discardinput\;
  enableNextDin_reg_0 <= \^enablenextdin_reg_0\;
  forceRead <= \^forceread\;
  lineSwitchOutputDisable <= \^lineswitchoutputdisable\;
  \outputColumn_reg[10]_0\(0) <= \^outputcolumn_reg[10]_0\(0);
  readState <= \^readstate\;
  readyForRead_reg_0 <= \^readyforread_reg_0\;
  state_5_reg(0) <= \^state_5_reg\(0);
  \writeRowCount_reg[10]_0\(0) <= \^writerowcount_reg[10]_0\(0);
  \writeState_reg[0]_0\ <= \^writestate_reg[0]_0\;
  \writeState_reg[0]_1\ <= \^writestate_reg[0]_1\;
  \writeState_reg[1]_0\ <= \^writestate_reg[1]_0\;
  yScaleAmountNext0_0(0) <= \^yscaleamountnext0_0\(0);
  yScaleAmountNext0_1(0) <= \^yscaleamountnext0_1\(0);
advanceRead1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => advanceRead1_reg_2,
      Q => \^advanceread1_reg_0\
    );
advanceRead2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9204049200000000"
    )
        port map (
      I0 => yPixLowNext(6),
      I1 => yPixLow(6),
      I2 => advanceRead2_i_25_n_0,
      I3 => yPixLowNext(7),
      I4 => yPixLow(7),
      I5 => advanceRead2_i_27_n_0,
      O => advanceRead2_i_10_n_0
    );
advanceRead2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000300030"
    )
        port map (
      I0 => yScaleAmountNext0_n_88,
      I1 => dOutValidInt2(3),
      I2 => advanceRead2_i_29_n_0,
      I3 => dOutValidInt2(5),
      I4 => yScaleAmountNext0_n_86,
      I5 => \yScaleAmount_reg[6]_0\,
      O => advanceRead2_i_11_n_0
    );
advanceRead2_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5870200800000000"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_91,
      I2 => yPixLow(0),
      I3 => yScaleAmountNext0_n_90,
      I4 => yPixLow(1),
      I5 => advanceRead2_i_31_n_0,
      O => advanceRead2_i_12_n_0
    );
advanceRead2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A88A0808800808"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_84,
      I2 => yPixLow(7),
      I3 => advanceRead2_i_25_n_0,
      I4 => yPixLow(6),
      I5 => yScaleAmountNext0_n_85,
      O => advanceRead2_i_13_n_0
    );
advanceRead2_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088AA80808088008"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_86,
      I2 => yPixLow(5),
      I3 => yPixLow(4),
      I4 => advanceRead2_i_32_n_0,
      I5 => yScaleAmountNext0_n_87,
      O => advanceRead2_i_14_n_0
    );
advanceRead2_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A88A0808800808"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_88,
      I2 => yPixLow(3),
      I3 => advanceRead2_i_33_n_0,
      I4 => yPixLow(2),
      I5 => yScaleAmountNext0_n_89,
      O => advanceRead2_i_15_n_0
    );
advanceRead2_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8088008"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_90,
      I2 => yPixLow(1),
      I3 => yPixLow(0),
      I4 => yScaleAmountNext0_n_91,
      O => advanceRead2_i_16_n_0
    );
advanceRead2_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"920404920C300C30"
    )
        port map (
      I0 => yScaleAmountNext0_n_85,
      I1 => yPixLow(6),
      I2 => advanceRead2_i_25_n_0,
      I3 => yPixLow(7),
      I4 => yScaleAmountNext0_n_84,
      I5 => \yScaleAmount_reg[6]_0\,
      O => advanceRead2_i_17_n_0
    );
advanceRead2_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900906900A500A50"
    )
        port map (
      I0 => yPixLow(5),
      I1 => yScaleAmountNext0_n_86,
      I2 => advanceRead2_i_32_n_0,
      I3 => yPixLow(4),
      I4 => yScaleAmountNext0_n_87,
      I5 => \yScaleAmount_reg[6]_0\,
      O => advanceRead2_i_18_n_0
    );
advanceRead2_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900906900A500A50"
    )
        port map (
      I0 => yPixLow(3),
      I1 => yScaleAmountNext0_n_88,
      I2 => advanceRead2_i_33_n_0,
      I3 => yPixLow(2),
      I4 => yScaleAmountNext0_n_89,
      I5 => \yScaleAmount_reg[6]_0\,
      O => advanceRead2_i_19_n_0
    );
advanceRead2_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2442C0C0"
    )
        port map (
      I0 => yScaleAmountNext0_n_91,
      I1 => yPixLow(0),
      I2 => yPixLow(1),
      I3 => yScaleAmountNext0_n_90,
      I4 => \yScaleAmount_reg[6]_0\,
      O => advanceRead2_i_20_n_0
    );
advanceRead2_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => yPixLow(6),
      I1 => advanceRead2_i_25_n_0,
      I2 => yPixLow(7),
      I3 => yPixLow(8),
      I4 => yPixLow(9),
      O => advanceRead2_i_21_n_0
    );
advanceRead2_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => yPixLow(6),
      I1 => advanceRead2_i_25_n_0,
      I2 => yPixLow(7),
      O => advanceRead2_i_22_n_0
    );
advanceRead2_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => yPixLow(8),
      I1 => yPixLow(7),
      I2 => advanceRead2_i_25_n_0,
      I3 => yPixLow(6),
      O => advanceRead2_i_23_n_0
    );
advanceRead2_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => yScaleAmountNext0_n_85,
      I1 => \yScaleAmount_reg[6]_0\,
      O => yPixLowNext(6)
    );
advanceRead2_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => yPixLow(2),
      I1 => yPixLow(0),
      I2 => yPixLow(1),
      I3 => yPixLow(3),
      I4 => yPixLow(4),
      I5 => yPixLow(5),
      O => advanceRead2_i_25_n_0
    );
advanceRead2_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => yScaleAmountNext0_n_84,
      I1 => \yScaleAmount_reg[6]_0\,
      O => yPixLowNext(7)
    );
advanceRead2_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787788787878787"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_83,
      I2 => yPixLow(8),
      I3 => yPixLow(6),
      I4 => advanceRead2_i_25_n_0,
      I5 => yPixLow(7),
      O => advanceRead2_i_27_n_0
    );
advanceRead2_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => yPixLow(2),
      I1 => yPixLow(0),
      I2 => yPixLow(1),
      I3 => yPixLow(3),
      O => dOutValidInt2(3)
    );
advanceRead2_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => yPixLowNext(4),
      I1 => yPixLow(4),
      I2 => yPixLow(2),
      I3 => yPixLow(0),
      I4 => yPixLow(1),
      I5 => yPixLow(3),
      O => advanceRead2_i_29_n_0
    );
advanceRead2_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => yPixLow(2),
      I1 => yPixLow(0),
      I2 => yPixLow(1),
      I3 => yPixLow(3),
      I4 => yPixLow(4),
      I5 => yPixLow(5),
      O => dOutValidInt2(5)
    );
advanceRead2_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878787"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_89,
      I2 => yPixLow(2),
      I3 => yPixLow(0),
      I4 => yPixLow(1),
      O => advanceRead2_i_31_n_0
    );
advanceRead2_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => yPixLow(2),
      I1 => yPixLow(0),
      I2 => yPixLow(1),
      I3 => yPixLow(3),
      O => advanceRead2_i_32_n_0
    );
advanceRead2_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => yPixLow(0),
      I1 => yPixLow(1),
      O => advanceRead2_i_33_n_0
    );
advanceRead2_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => yScaleAmountNext0_n_87,
      I1 => \yScaleAmount_reg[6]_0\,
      O => yPixLowNext(4)
    );
advanceRead2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => yScaleAmountNext0_n_81,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yPixLow(10),
      I3 => advanceRead2_i_21_n_0,
      O => advanceRead2_i_5_n_0
    );
advanceRead2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088AA80808088008"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_82,
      I2 => yPixLow(9),
      I3 => yPixLow(8),
      I4 => advanceRead2_i_22_n_0,
      I5 => yScaleAmountNext0_n_83,
      O => advanceRead2_i_6_n_0
    );
advanceRead2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8708"
    )
        port map (
      I0 => yScaleAmountNext0_n_81,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yPixLow(10),
      I3 => advanceRead2_i_21_n_0,
      O => advanceRead2_i_7_n_0
    );
advanceRead2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86101086300C300C"
    )
        port map (
      I0 => yScaleAmountNext0_n_83,
      I1 => advanceRead2_i_22_n_0,
      I2 => yPixLow(8),
      I3 => yPixLow(9),
      I4 => yScaleAmountNext0_n_82,
      I5 => \yScaleAmount_reg[6]_0\,
      O => advanceRead2_i_8_n_0
    );
advanceRead2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2940002900030003"
    )
        port map (
      I0 => yScaleAmountNext0_n_82,
      I1 => yPixLow(9),
      I2 => advanceRead2_i_23_n_0,
      I3 => yPixLow(10),
      I4 => yScaleAmountNext0_n_81,
      I5 => \yScaleAmount_reg[6]_0\,
      O => advanceRead2_i_9_n_0
    );
advanceRead2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => advanceRead2_reg_1,
      Q => \^advanceread2_reg_0\
    );
advanceRead2_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => advanceRead2_reg_i_4_n_0,
      CO(3 downto 2) => NLW_advanceRead2_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => \^yscaleamountnext0_1\(0),
      CO(0) => advanceRead2_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => advanceRead2_i_5_n_0,
      DI(0) => advanceRead2_i_6_n_0,
      O(3 downto 0) => NLW_advanceRead2_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => advanceRead2_i_7_n_0,
      S(0) => advanceRead2_i_8_n_0
    );
advanceRead2_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^yscaleamountnext0_0\(0),
      CO(2) => advanceRead2_reg_i_3_n_1,
      CO(1) => advanceRead2_reg_i_3_n_2,
      CO(0) => advanceRead2_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_advanceRead2_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => advanceRead2_i_9_n_0,
      S(2) => advanceRead2_i_10_n_0,
      S(1) => advanceRead2_i_11_n_0,
      S(0) => advanceRead2_i_12_n_0
    );
advanceRead2_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => advanceRead2_reg_i_4_n_0,
      CO(2) => advanceRead2_reg_i_4_n_1,
      CO(1) => advanceRead2_reg_i_4_n_2,
      CO(0) => advanceRead2_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => advanceRead2_i_13_n_0,
      DI(2) => advanceRead2_i_14_n_0,
      DI(1) => advanceRead2_i_15_n_0,
      DI(0) => advanceRead2_i_16_n_0,
      O(3 downto 0) => NLW_advanceRead2_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => advanceRead2_i_17_n_0,
      S(2) => advanceRead2_i_18_n_0,
      S(1) => advanceRead2_i_19_n_0,
      S(0) => advanceRead2_i_20_n_0
    );
\blend_mult_generate[0].dOut[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[3]_i_6_n_0\,
      I1 => \blend_mult_generate[0].dOut[3]_i_21_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(8),
      I3 => \blend_mult_generate[0].product01_reg\(7),
      I4 => \blend_mult_generate[0].product10_reg\(7),
      I5 => \blend_mult_generate[0].product11_reg\(7),
      O => \blend_mult_generate[0].dOut[3]_i_10_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(6),
      I1 => \blend_mult_generate[0].dOut[3]_i_23_n_0\,
      I2 => \blend_mult_generate[0].product11_reg\(5),
      I3 => \blend_mult_generate[0].product10_reg\(5),
      I4 => \blend_mult_generate[0].product01_reg\(5),
      O => \blend_mult_generate[0].dOut[3]_i_11_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(5),
      I1 => \blend_mult_generate[0].dOut[3]_i_24_n_0\,
      I2 => \blend_mult_generate[0].product11_reg\(4),
      I3 => \blend_mult_generate[0].product10_reg\(4),
      I4 => \blend_mult_generate[0].product01_reg\(4),
      O => \blend_mult_generate[0].dOut[3]_i_12_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(4),
      I1 => \blend_mult_generate[0].dOut[3]_i_25_n_0\,
      I2 => \blend_mult_generate[0].product11_reg\(3),
      I3 => \blend_mult_generate[0].product10_reg\(3),
      I4 => \blend_mult_generate[0].product01_reg\(3),
      O => \blend_mult_generate[0].dOut[3]_i_13_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(3),
      I1 => \blend_mult_generate[0].product10_reg\(3),
      I2 => \blend_mult_generate[0].product01_reg\(3),
      I3 => \blend_mult_generate[0].product11_reg\(3),
      O => \blend_mult_generate[0].dOut[3]_i_14_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[3]_i_11_n_0\,
      I1 => \blend_mult_generate[0].dOut[3]_i_22_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(7),
      I3 => \blend_mult_generate[0].product01_reg\(6),
      I4 => \blend_mult_generate[0].product10_reg\(6),
      I5 => \blend_mult_generate[0].product11_reg\(6),
      O => \blend_mult_generate[0].dOut[3]_i_15_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[3]_i_12_n_0\,
      I1 => \blend_mult_generate[0].dOut[3]_i_23_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(6),
      I3 => \blend_mult_generate[0].product01_reg\(5),
      I4 => \blend_mult_generate[0].product10_reg\(5),
      I5 => \blend_mult_generate[0].product11_reg\(5),
      O => \blend_mult_generate[0].dOut[3]_i_16_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[3]_i_13_n_0\,
      I1 => \blend_mult_generate[0].dOut[3]_i_24_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(5),
      I3 => \blend_mult_generate[0].product01_reg\(4),
      I4 => \blend_mult_generate[0].product10_reg\(4),
      I5 => \blend_mult_generate[0].product11_reg\(4),
      O => \blend_mult_generate[0].dOut[3]_i_17_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[3]_i_14_n_0\,
      I1 => \blend_mult_generate[0].dOut[3]_i_25_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(4),
      I3 => \blend_mult_generate[0].product01_reg\(3),
      I4 => \blend_mult_generate[0].product10_reg\(3),
      I5 => \blend_mult_generate[0].product11_reg\(3),
      O => \blend_mult_generate[0].dOut[3]_i_18_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(10),
      I1 => \blend_mult_generate[0].product01_reg\(10),
      I2 => \blend_mult_generate[0].product10_reg\(10),
      O => \blend_mult_generate[0].dOut[3]_i_19_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(9),
      I1 => \blend_mult_generate[0].product01_reg\(9),
      I2 => \blend_mult_generate[0].product10_reg\(9),
      O => \blend_mult_generate[0].dOut[3]_i_20_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(8),
      I1 => \blend_mult_generate[0].product01_reg\(8),
      I2 => \blend_mult_generate[0].product10_reg\(8),
      O => \blend_mult_generate[0].dOut[3]_i_21_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(7),
      I1 => \blend_mult_generate[0].product01_reg\(7),
      I2 => \blend_mult_generate[0].product10_reg\(7),
      O => \blend_mult_generate[0].dOut[3]_i_22_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(6),
      I1 => \blend_mult_generate[0].product01_reg\(6),
      I2 => \blend_mult_generate[0].product10_reg\(6),
      O => \blend_mult_generate[0].dOut[3]_i_23_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(5),
      I1 => \blend_mult_generate[0].product01_reg\(5),
      I2 => \blend_mult_generate[0].product10_reg\(5),
      O => \blend_mult_generate[0].dOut[3]_i_24_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(4),
      I1 => \blend_mult_generate[0].product01_reg\(4),
      I2 => \blend_mult_generate[0].product10_reg\(4),
      O => \blend_mult_generate[0].dOut[3]_i_25_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(10),
      I1 => \blend_mult_generate[0].dOut[3]_i_19_n_0\,
      I2 => \blend_mult_generate[0].product11_reg\(9),
      I3 => \blend_mult_generate[0].product10_reg\(9),
      I4 => \blend_mult_generate[0].product01_reg\(9),
      O => \blend_mult_generate[0].dOut[3]_i_3_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(9),
      I1 => \blend_mult_generate[0].dOut[3]_i_20_n_0\,
      I2 => \blend_mult_generate[0].product11_reg\(8),
      I3 => \blend_mult_generate[0].product10_reg\(8),
      I4 => \blend_mult_generate[0].product01_reg\(8),
      O => \blend_mult_generate[0].dOut[3]_i_4_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(8),
      I1 => \blend_mult_generate[0].dOut[3]_i_21_n_0\,
      I2 => \blend_mult_generate[0].product11_reg\(7),
      I3 => \blend_mult_generate[0].product10_reg\(7),
      I4 => \blend_mult_generate[0].product01_reg\(7),
      O => \blend_mult_generate[0].dOut[3]_i_5_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(7),
      I1 => \blend_mult_generate[0].dOut[3]_i_22_n_0\,
      I2 => \blend_mult_generate[0].product11_reg\(6),
      I3 => \blend_mult_generate[0].product10_reg\(6),
      I4 => \blend_mult_generate[0].product01_reg\(6),
      O => \blend_mult_generate[0].dOut[3]_i_6_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[3]_i_3_n_0\,
      I1 => \blend_mult_generate[0].dOut[7]_i_11_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(11),
      I3 => \blend_mult_generate[0].product01_reg\(10),
      I4 => \blend_mult_generate[0].product10_reg\(10),
      I5 => \blend_mult_generate[0].product11_reg\(10),
      O => \blend_mult_generate[0].dOut[3]_i_7_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[3]_i_4_n_0\,
      I1 => \blend_mult_generate[0].dOut[3]_i_19_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(10),
      I3 => \blend_mult_generate[0].product01_reg\(9),
      I4 => \blend_mult_generate[0].product10_reg\(9),
      I5 => \blend_mult_generate[0].product11_reg\(9),
      O => \blend_mult_generate[0].dOut[3]_i_8_n_0\
    );
\blend_mult_generate[0].dOut[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[3]_i_5_n_0\,
      I1 => \blend_mult_generate[0].dOut[3]_i_20_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(9),
      I3 => \blend_mult_generate[0].product01_reg\(8),
      I4 => \blend_mult_generate[0].product10_reg\(8),
      I5 => \blend_mult_generate[0].product11_reg\(8),
      O => \blend_mult_generate[0].dOut[3]_i_9_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(12),
      I1 => \blend_mult_generate[0].product01_reg\(12),
      I2 => \blend_mult_generate[0].product10_reg\(12),
      O => \blend_mult_generate[0].dOut[7]_i_10_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(11),
      I1 => \blend_mult_generate[0].product01_reg\(11),
      I2 => \blend_mult_generate[0].product10_reg\(11),
      O => \blend_mult_generate[0].dOut[7]_i_11_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \blend_mult_generate[0].product01_reg\(13),
      I1 => \blend_mult_generate[0].product10_reg\(13),
      I2 => \blend_mult_generate[0].product11_reg\(13),
      O => \blend_mult_generate[0].dOut[7]_i_12_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg\(15),
      I1 => \blend_mult_generate[0].product01_reg\(15),
      I2 => \blend_mult_generate[0].product11_reg\(15),
      I3 => \blend_mult_generate[0].product00_reg\(15),
      O => \blend_mult_generate[0].dOut[7]_i_13_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(14),
      I1 => \blend_mult_generate[0].product01_reg\(14),
      I2 => \blend_mult_generate[0].product10_reg\(14),
      O => \blend_mult_generate[0].dOut[7]_i_14_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(13),
      I1 => \blend_mult_generate[0].dOut[7]_i_9_n_0\,
      I2 => \blend_mult_generate[0].product11_reg\(12),
      I3 => \blend_mult_generate[0].product10_reg\(12),
      I4 => \blend_mult_generate[0].product01_reg\(12),
      O => \blend_mult_generate[0].dOut[7]_i_2_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(12),
      I1 => \blend_mult_generate[0].dOut[7]_i_10_n_0\,
      I2 => \blend_mult_generate[0].product11_reg\(11),
      I3 => \blend_mult_generate[0].product10_reg\(11),
      I4 => \blend_mult_generate[0].product01_reg\(11),
      O => \blend_mult_generate[0].dOut[7]_i_3_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg\(11),
      I1 => \blend_mult_generate[0].dOut[7]_i_11_n_0\,
      I2 => \blend_mult_generate[0].product11_reg\(10),
      I3 => \blend_mult_generate[0].product10_reg\(10),
      I4 => \blend_mult_generate[0].product01_reg\(10),
      O => \blend_mult_generate[0].dOut[7]_i_4_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[7]_i_12_n_0\,
      I1 => \blend_mult_generate[0].product00_reg\(14),
      I2 => \blend_mult_generate[0].dOut[7]_i_13_n_0\,
      I3 => \blend_mult_generate[0].product01_reg\(14),
      I4 => \blend_mult_generate[0].product10_reg\(14),
      I5 => \blend_mult_generate[0].product11_reg\(14),
      O => \blend_mult_generate[0].dOut[7]_i_5_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[7]_i_2_n_0\,
      I1 => \blend_mult_generate[0].dOut[7]_i_14_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(14),
      I3 => \blend_mult_generate[0].product01_reg\(13),
      I4 => \blend_mult_generate[0].product10_reg\(13),
      I5 => \blend_mult_generate[0].product11_reg\(13),
      O => \blend_mult_generate[0].dOut[7]_i_6_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[7]_i_3_n_0\,
      I1 => \blend_mult_generate[0].dOut[7]_i_9_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(13),
      I3 => \blend_mult_generate[0].product01_reg\(12),
      I4 => \blend_mult_generate[0].product10_reg\(12),
      I5 => \blend_mult_generate[0].product11_reg\(12),
      O => \blend_mult_generate[0].dOut[7]_i_7_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[0].dOut[7]_i_4_n_0\,
      I1 => \blend_mult_generate[0].dOut[7]_i_10_n_0\,
      I2 => \blend_mult_generate[0].product00_reg\(12),
      I3 => \blend_mult_generate[0].product01_reg\(11),
      I4 => \blend_mult_generate[0].product10_reg\(11),
      I5 => \blend_mult_generate[0].product11_reg\(11),
      O => \blend_mult_generate[0].dOut[7]_i_8_n_0\
    );
\blend_mult_generate[0].dOut[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg\(13),
      I1 => \blend_mult_generate[0].product01_reg\(13),
      I2 => \blend_mult_generate[0].product10_reg\(13),
      O => \blend_mult_generate[0].dOut[7]_i_9_n_0\
    );
\blend_mult_generate[0].dOut_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_12_out(8),
      Q => data_out_debug(0)
    );
\blend_mult_generate[0].dOut_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_12_out(9),
      Q => data_out_debug(1)
    );
\blend_mult_generate[0].dOut_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_12_out(10),
      Q => data_out_debug(2)
    );
\blend_mult_generate[0].dOut_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_12_out(11),
      Q => data_out_debug(3)
    );
\blend_mult_generate[0].dOut_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].dOut_reg[3]_i_2_n_0\,
      CO(3) => \blend_mult_generate[0].dOut_reg[3]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].dOut_reg[3]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].dOut_reg[3]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].dOut_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].dOut[3]_i_3_n_0\,
      DI(2) => \blend_mult_generate[0].dOut[3]_i_4_n_0\,
      DI(1) => \blend_mult_generate[0].dOut[3]_i_5_n_0\,
      DI(0) => \blend_mult_generate[0].dOut[3]_i_6_n_0\,
      O(3 downto 0) => p_12_out(11 downto 8),
      S(3) => \blend_mult_generate[0].dOut[3]_i_7_n_0\,
      S(2) => \blend_mult_generate[0].dOut[3]_i_8_n_0\,
      S(1) => \blend_mult_generate[0].dOut[3]_i_9_n_0\,
      S(0) => \blend_mult_generate[0].dOut[3]_i_10_n_0\
    );
\blend_mult_generate[0].dOut_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[0].dOut_reg[3]_i_2_n_0\,
      CO(2) => \blend_mult_generate[0].dOut_reg[3]_i_2_n_1\,
      CO(1) => \blend_mult_generate[0].dOut_reg[3]_i_2_n_2\,
      CO(0) => \blend_mult_generate[0].dOut_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].dOut[3]_i_11_n_0\,
      DI(2) => \blend_mult_generate[0].dOut[3]_i_12_n_0\,
      DI(1) => \blend_mult_generate[0].dOut[3]_i_13_n_0\,
      DI(0) => \blend_mult_generate[0].dOut[3]_i_14_n_0\,
      O(3 downto 0) => \NLW_blend_mult_generate[0].dOut_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \blend_mult_generate[0].dOut[3]_i_15_n_0\,
      S(2) => \blend_mult_generate[0].dOut[3]_i_16_n_0\,
      S(1) => \blend_mult_generate[0].dOut[3]_i_17_n_0\,
      S(0) => \blend_mult_generate[0].dOut[3]_i_18_n_0\
    );
\blend_mult_generate[0].dOut_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_12_out(12),
      Q => data_out_debug(4)
    );
\blend_mult_generate[0].dOut_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_12_out(13),
      Q => data_out_debug(5)
    );
\blend_mult_generate[0].dOut_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_12_out(14),
      Q => data_out_debug(6)
    );
\blend_mult_generate[0].dOut_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_12_out(15),
      Q => data_out_debug(7)
    );
\blend_mult_generate[0].dOut_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].dOut_reg[3]_i_1_n_0\,
      CO(3) => \NLW_blend_mult_generate[0].dOut_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \blend_mult_generate[0].dOut_reg[7]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].dOut_reg[7]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].dOut_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[0].dOut[7]_i_2_n_0\,
      DI(1) => \blend_mult_generate[0].dOut[7]_i_3_n_0\,
      DI(0) => \blend_mult_generate[0].dOut[7]_i_4_n_0\,
      O(3 downto 0) => p_12_out(15 downto 12),
      S(3) => \blend_mult_generate[0].dOut[7]_i_5_n_0\,
      S(2) => \blend_mult_generate[0].dOut[7]_i_6_n_0\,
      S(1) => \blend_mult_generate[0].dOut[7]_i_7_n_0\,
      S(0) => \blend_mult_generate[0].dOut[7]_i_8_n_0\
    );
\blend_mult_generate[0].product00[13]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_n_93,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[13]_i_10_n_0\
    );
\blend_mult_generate[0].product00[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_n_91,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[13]_i_11_n_0\
    );
\blend_mult_generate[0].product00[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_92,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[0].product00_reg[15]_i_6_n_6\,
      O => \blend_mult_generate[0].product00[13]_i_12_n_0\
    );
\blend_mult_generate[0].product00[13]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_n_94,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[13]_i_13_n_0\
    );
\blend_mult_generate[0].product00[13]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_92,
      O => \blend_mult_generate[0].product00[13]_i_15_n_0\
    );
\blend_mult_generate[0].product00[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_94,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[0].product00_reg[13]_i_14_n_4\,
      O => \blend_mult_generate[0].product00[13]_i_16_n_0\
    );
\blend_mult_generate[0].product00[13]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_n_95,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[13]_i_17_n_0\
    );
\blend_mult_generate[0].product00[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_95,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[0].product00_reg[13]_i_14_n_5\,
      O => \blend_mult_generate[0].product00[13]_i_18_n_0\
    );
\blend_mult_generate[0].product00[13]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_n_96,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[13]_i_19_n_0\
    );
\blend_mult_generate[0].product00[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[0].product00_reg[15]_i_6_n_7\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I4 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I5 => \blend_mult_generate[0].product00[13]_i_12_n_0\,
      O => \blend_mult_generate[0].product00[13]_i_2_n_0\
    );
\blend_mult_generate[0].product00[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C808080B37F7F7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_90,
      I3 => coeff001_n_91,
      I4 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[0].product00_reg[15]_i_6_n_5\,
      O => \blend_mult_generate[0].product00[13]_i_20_n_0\
    );
\blend_mult_generate[0].product00[13]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_93,
      O => \blend_mult_generate[0].product00[13]_i_21_n_0\
    );
\blend_mult_generate[0].product00[13]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_93,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[0].product00_reg[15]_i_6_n_7\,
      O => \blend_mult_generate[0].product00[13]_i_22_n_0\
    );
\blend_mult_generate[0].product00[13]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_94,
      O => \blend_mult_generate[0].product00[13]_i_23_n_0\
    );
\blend_mult_generate[0].product00[13]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff001_n_95,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[0].product00_reg[13]_i_14_n_5\,
      O => \blend_mult_generate[0].product00[13]_i_24_n_0\
    );
\blend_mult_generate[0].product00[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I1 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I2 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I4 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[13]_i_25_n_0\
    );
\blend_mult_generate[0].product00[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I4 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[13]_i_26_n_0\
    );
\blend_mult_generate[0].product00[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I1 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I2 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I4 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[13]_i_27_n_0\
    );
\blend_mult_generate[0].product00[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I4 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[13]_i_28_n_0\
    );
\blend_mult_generate[0].product00[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_25_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I3 => \blend_mult_generate[0].product00[13]_i_33_n_0\,
      I4 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[13]_i_29_n_0\
    );
\blend_mult_generate[0].product00[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I1 => \blend_mult_generate[0].product00_reg[13]_i_14_n_4\,
      I2 => \blend_mult_generate[0].product00[13]_i_15_n_0\,
      I3 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I4 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[0].product00_reg[15]_i_6_n_7\,
      O => \blend_mult_generate[0].product00[13]_i_3_n_0\
    );
\blend_mult_generate[0].product00[13]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_26_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I2 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I3 => \blend_mult_generate[0].product00[13]_i_34_n_0\,
      I4 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[13]_i_30_n_0\
    );
\blend_mult_generate[0].product00[13]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF153F8000EAC0"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(3),
      I1 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I4 => \blend_mult_generate[0].product00[13]_i_35_n_0\,
      I5 => \blend_mult_generate[0].product00[13]_i_36_n_0\,
      O => \blend_mult_generate[0].product00[13]_i_31_n_0\
    );
\blend_mult_generate[0].product00[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_28_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I2 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I3 => \blend_mult_generate[0].product00[13]_i_35_n_0\,
      I4 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[13]_i_32_n_0\
    );
\blend_mult_generate[0].product00[13]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_92,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(5),
      O => \blend_mult_generate[0].product00[13]_i_33_n_0\
    );
\blend_mult_generate[0].product00[13]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_92,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(4),
      O => \blend_mult_generate[0].product00[13]_i_34_n_0\
    );
\blend_mult_generate[0].product00[13]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_94,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(4),
      O => \blend_mult_generate[0].product00[13]_i_35_n_0\
    );
\blend_mult_generate[0].product00[13]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(3),
      I1 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I2 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I4 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(5),
      O => \blend_mult_generate[0].product00[13]_i_36_n_0\
    );
\blend_mult_generate[0].product00[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_16_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I3 => \blend_mult_generate[0].product00_reg[13]_i_14_n_5\,
      I4 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(6),
      O => \blend_mult_generate[0].product00[13]_i_4_n_0\
    );
\blend_mult_generate[0].product00[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E888A000A000A000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_18_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I4 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I5 => \blend_mult_generate[0].product00_reg[13]_i_14_n_6\,
      O => \blend_mult_generate[0].product00[13]_i_5_n_0\
    );
\blend_mult_generate[0].product00[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_2_n_0\,
      I1 => \blend_mult_generate[0].product00[13]_i_20_n_0\,
      I2 => coeff001_n_92,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      I4 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[0].product00_reg[15]_i_6_n_6\,
      O => \blend_mult_generate[0].product00[13]_i_6_n_0\
    );
\blend_mult_generate[0].product00[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_3_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I3 => \blend_mult_generate[0].product00[13]_i_12_n_0\,
      I4 => \blend_mult_generate[0].product00[13]_i_21_n_0\,
      I5 => \blend_mult_generate[0].product00_reg[15]_i_6_n_7\,
      O => \blend_mult_generate[0].product00[13]_i_7_n_0\
    );
\blend_mult_generate[0].product00[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_4_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I3 => \blend_mult_generate[0].product00[13]_i_22_n_0\,
      I4 => \blend_mult_generate[0].product00[13]_i_23_n_0\,
      I5 => \blend_mult_generate[0].product00_reg[13]_i_14_n_4\,
      O => \blend_mult_generate[0].product00[13]_i_8_n_0\
    );
\blend_mult_generate[0].product00[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA9555"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_5_n_0\,
      I1 => coeff001_n_93,
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I4 => \blend_mult_generate[0].product00[13]_i_16_n_0\,
      I5 => \blend_mult_generate[0].product00[13]_i_24_n_0\,
      O => \blend_mult_generate[0].product00[13]_i_9_n_0\
    );
\blend_mult_generate[0].product00[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C808080B37F7F7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_89,
      I3 => coeff001_n_90,
      I4 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[0].product00_reg[15]_i_6_n_0\,
      O => \blend_mult_generate[0].product00[15]_i_10_n_0\
    );
\blend_mult_generate[0].product00[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I1 => coeff001_n_89,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I3 => coeff001_n_90,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[15]_i_11_n_0\
    );
\blend_mult_generate[0].product00[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I1 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I2 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(3),
      I4 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(5),
      O => \blend_mult_generate[0].product00[15]_i_12_n_0\
    );
\blend_mult_generate[0].product00[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I4 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[15]_i_13_n_0\
    );
\blend_mult_generate[0].product00[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => coeff001_n_90,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I3 => coeff001_n_89,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[15]_i_14_n_0\
    );
\blend_mult_generate[0].product00[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E37F70805000F000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(3),
      I1 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I2 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I4 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(5),
      O => \blend_mult_generate[0].product00[15]_i_15_n_0\
    );
\blend_mult_generate[0].product00[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[15]_i_13_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I2 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I3 => \blend_mult_generate[0].product00[15]_i_18_n_0\,
      I4 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[15]_i_16_n_0\
    );
\blend_mult_generate[0].product00[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff001_n_91,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[0].product00_reg[15]_i_6_n_5\,
      O => \blend_mult_generate[0].product00[15]_i_17_n_0\
    );
\blend_mult_generate[0].product00[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_90,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(4),
      O => \blend_mult_generate[0].product00[15]_i_18_n_0\
    );
\blend_mult_generate[0].product00[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[0].product00_reg[15]_i_6_n_6\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I4 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I5 => \blend_mult_generate[0].product00[15]_i_8_n_0\,
      O => \blend_mult_generate[0].product00[15]_i_2_n_0\
    );
\blend_mult_generate[0].product00[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF7FFF2A008000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I1 => coeff001_n_90,
      I2 => \blend_mult_generate[0].product00_reg[15]_i_6_n_0\,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      I4 => coeff001_n_89,
      I5 => \blend_mult_generate[0].product00[15]_i_9_n_0\,
      O => \blend_mult_generate[0].product00[15]_i_3_n_0\
    );
\blend_mult_generate[0].product00[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[15]_i_2_n_0\,
      I1 => \blend_mult_generate[0].product00[15]_i_10_n_0\,
      I2 => coeff001_n_91,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      I4 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[0].product00_reg[15]_i_6_n_5\,
      O => \blend_mult_generate[0].product00[15]_i_4_n_0\
    );
\blend_mult_generate[0].product00[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_n_92,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[15]_i_5_n_0\
    );
\blend_mult_generate[0].product00[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_n_90,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[15]_i_7_n_0\
    );
\blend_mult_generate[0].product00[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_91,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[0].product00_reg[15]_i_6_n_5\,
      O => \blend_mult_generate[0].product00[15]_i_8_n_0\
    );
\blend_mult_generate[0].product00[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40D5D5D5D5404040"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[15]_i_17_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      I3 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I4 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[0].product00_reg[15]_i_6_n_0\,
      O => \blend_mult_generate[0].product00[15]_i_9_n_0\
    );
\blend_mult_generate[0].product00[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(3),
      I1 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I4 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(4),
      O => \blend_mult_generate[0].product00[5]_i_2_n_0\
    );
\blend_mult_generate[0].product00[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I3 => coeff001_n_97,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[5]_i_3_n_0\
    );
\blend_mult_generate[0].product00[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[5]_i_4_n_0\
    );
\blend_mult_generate[0].product00[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I1 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(3),
      I3 => \blend_mult_generate[0].product00[5]_i_9_n_0\,
      I4 => \blend_mult_generate[0].product00[9]_i_11_n_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(4),
      O => \blend_mult_generate[0].product00[5]_i_5_n_0\
    );
\blend_mult_generate[0].product00[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[9]_i_11_n_0\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I2 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I4 => \blend_mult_generate[0].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      O => \blend_mult_generate[0].product00[5]_i_6_n_0\
    );
\blend_mult_generate[0].product00[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(3),
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(4),
      I3 => coeff001_n_97,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[5]_i_7_n_0\
    );
\blend_mult_generate[0].product00[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_97,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(3),
      O => \blend_mult_generate[0].product00[5]_i_8_n_0\
    );
\blend_mult_generate[0].product00[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(5),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_96,
      O => \blend_mult_generate[0].product00[5]_i_9_n_0\
    );
\blend_mult_generate[0].product00[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg[5]_i_1_n_4\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I2 => coeff001_n_97,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[6]_i_1_n_0\
    );
\blend_mult_generate[0].product00[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_95,
      O => \blend_mult_generate[0].product00[9]_i_10_n_0\
    );
\blend_mult_generate[0].product00[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_n_97,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[9]_i_11_n_0\
    );
\blend_mult_generate[0].product00[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00000000000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg[13]_i_14_n_6\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I2 => coeff001_n_96,
      I3 => coeff001_n_95,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      I5 => \blend_mult_generate[0].readData00Reg_reg\(6),
      O => \blend_mult_generate[0].product00[9]_i_2_n_0\
    );
\blend_mult_generate[0].product00[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff001_n_95,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[0].product00_reg[13]_i_14_n_6\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      I5 => coeff001_n_96,
      O => \blend_mult_generate[0].product00[9]_i_3_n_0\
    );
\blend_mult_generate[0].product00[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_97,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[0].product00_reg[13]_i_14_n_7\,
      O => \blend_mult_generate[0].product00[9]_i_4_n_0\
    );
\blend_mult_generate[0].product00[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA9555"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[9]_i_2_n_0\,
      I1 => coeff001_n_94,
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I4 => \blend_mult_generate[0].product00[13]_i_18_n_0\,
      I5 => \blend_mult_generate[0].product00[9]_i_9_n_0\,
      O => \blend_mult_generate[0].product00[9]_i_5_n_0\
    );
\blend_mult_generate[0].product00[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C369C369C369C3"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I1 => \blend_mult_generate[0].product00_reg[13]_i_14_n_6\,
      I2 => \blend_mult_generate[0].product00[9]_i_10_n_0\,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I4 => \blend_mult_generate[0].product00[9]_i_11_n_0\,
      I5 => \blend_mult_generate[0].product00_reg[13]_i_14_n_7\,
      O => \blend_mult_generate[0].product00[9]_i_6_n_0\
    );
\blend_mult_generate[0].product00[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6AAAAAAAAA"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg[13]_i_14_n_7\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I2 => coeff001_n_97,
      I3 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I4 => coeff001_n_96,
      I5 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[9]_i_7_n_0\
    );
\blend_mult_generate[0].product00[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \blend_mult_generate[0].product00_reg[5]_i_1_n_4\,
      I1 => \blend_mult_generate[0].readData00Reg_reg\(6),
      I2 => coeff001_n_97,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[0].product00[9]_i_8_n_0\
    );
\blend_mult_generate[0].product00[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff001_n_96,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[0].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[0].product00_reg[13]_i_14_n_6\,
      O => \blend_mult_generate[0].product00[9]_i_9_n_0\
    );
\blend_mult_generate[0].product00_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[13]_i_1_n_7\,
      Q => \blend_mult_generate[0].product00_reg\(10)
    );
\blend_mult_generate[0].product00_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[13]_i_1_n_6\,
      Q => \blend_mult_generate[0].product00_reg\(11)
    );
\blend_mult_generate[0].product00_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[13]_i_1_n_5\,
      Q => \blend_mult_generate[0].product00_reg\(12)
    );
\blend_mult_generate[0].product00_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[13]_i_1_n_4\,
      Q => \blend_mult_generate[0].product00_reg\(13)
    );
\blend_mult_generate[0].product00_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product00_reg[9]_i_1_n_0\,
      CO(3) => \blend_mult_generate[0].product00_reg[13]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product00_reg[13]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product00_reg[13]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product00_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product00[13]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product00[13]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product00[13]_i_4_n_0\,
      DI(0) => \blend_mult_generate[0].product00[13]_i_5_n_0\,
      O(3) => \blend_mult_generate[0].product00_reg[13]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product00_reg[13]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product00_reg[13]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product00_reg[13]_i_1_n_7\,
      S(3) => \blend_mult_generate[0].product00[13]_i_6_n_0\,
      S(2) => \blend_mult_generate[0].product00[13]_i_7_n_0\,
      S(1) => \blend_mult_generate[0].product00[13]_i_8_n_0\,
      S(0) => \blend_mult_generate[0].product00[13]_i_9_n_0\
    );
\blend_mult_generate[0].product00_reg[13]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product00_reg[5]_i_1_n_0\,
      CO(3) => \blend_mult_generate[0].product00_reg[13]_i_14_n_0\,
      CO(2) => \blend_mult_generate[0].product00_reg[13]_i_14_n_1\,
      CO(1) => \blend_mult_generate[0].product00_reg[13]_i_14_n_2\,
      CO(0) => \blend_mult_generate[0].product00_reg[13]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product00[13]_i_25_n_0\,
      DI(2) => \blend_mult_generate[0].product00[13]_i_26_n_0\,
      DI(1) => \blend_mult_generate[0].product00[13]_i_27_n_0\,
      DI(0) => \blend_mult_generate[0].product00[13]_i_28_n_0\,
      O(3) => \blend_mult_generate[0].product00_reg[13]_i_14_n_4\,
      O(2) => \blend_mult_generate[0].product00_reg[13]_i_14_n_5\,
      O(1) => \blend_mult_generate[0].product00_reg[13]_i_14_n_6\,
      O(0) => \blend_mult_generate[0].product00_reg[13]_i_14_n_7\,
      S(3) => \blend_mult_generate[0].product00[13]_i_29_n_0\,
      S(2) => \blend_mult_generate[0].product00[13]_i_30_n_0\,
      S(1) => \blend_mult_generate[0].product00[13]_i_31_n_0\,
      S(0) => \blend_mult_generate[0].product00[13]_i_32_n_0\
    );
\blend_mult_generate[0].product00_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[15]_i_1_n_7\,
      Q => \blend_mult_generate[0].product00_reg\(14)
    );
\blend_mult_generate[0].product00_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[15]_i_1_n_6\,
      Q => \blend_mult_generate[0].product00_reg\(15)
    );
\blend_mult_generate[0].product00_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product00_reg[13]_i_1_n_0\,
      CO(3 downto 1) => \NLW_blend_mult_generate[0].product00_reg[15]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blend_mult_generate[0].product00_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \blend_mult_generate[0].product00[15]_i_2_n_0\,
      O(3 downto 2) => \NLW_blend_mult_generate[0].product00_reg[15]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \blend_mult_generate[0].product00_reg[15]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product00_reg[15]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \blend_mult_generate[0].product00[15]_i_3_n_0\,
      S(0) => \blend_mult_generate[0].product00[15]_i_4_n_0\
    );
\blend_mult_generate[0].product00_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product00_reg[13]_i_14_n_0\,
      CO(3) => \blend_mult_generate[0].product00_reg[15]_i_6_n_0\,
      CO(2) => \NLW_blend_mult_generate[0].product00_reg[15]_i_6_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[0].product00_reg[15]_i_6_n_2\,
      CO(0) => \blend_mult_generate[0].product00_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[0].product00[15]_i_11_n_0\,
      DI(1) => \blend_mult_generate[0].product00[15]_i_12_n_0\,
      DI(0) => \blend_mult_generate[0].product00[15]_i_13_n_0\,
      O(3) => \NLW_blend_mult_generate[0].product00_reg[15]_i_6_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[0].product00_reg[15]_i_6_n_5\,
      O(1) => \blend_mult_generate[0].product00_reg[15]_i_6_n_6\,
      O(0) => \blend_mult_generate[0].product00_reg[15]_i_6_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[0].product00[15]_i_14_n_0\,
      S(1) => \blend_mult_generate[0].product00[15]_i_15_n_0\,
      S(0) => \blend_mult_generate[0].product00[15]_i_16_n_0\
    );
\blend_mult_generate[0].product00_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[5]_i_1_n_7\,
      Q => \blend_mult_generate[0].product00_reg\(3)
    );
\blend_mult_generate[0].product00_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[5]_i_1_n_6\,
      Q => \blend_mult_generate[0].product00_reg\(4)
    );
\blend_mult_generate[0].product00_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[5]_i_1_n_5\,
      Q => \blend_mult_generate[0].product00_reg\(5)
    );
\blend_mult_generate[0].product00_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[0].product00_reg[5]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product00_reg[5]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product00_reg[5]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product00_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product00[5]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product00[5]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product00[5]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[0].product00_reg[5]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product00_reg[5]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product00_reg[5]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product00_reg[5]_i_1_n_7\,
      S(3) => \blend_mult_generate[0].product00[5]_i_5_n_0\,
      S(2) => \blend_mult_generate[0].product00[5]_i_6_n_0\,
      S(1) => \blend_mult_generate[0].product00[5]_i_7_n_0\,
      S(0) => \blend_mult_generate[0].product00[5]_i_8_n_0\
    );
\blend_mult_generate[0].product00_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00[6]_i_1_n_0\,
      Q => \blend_mult_generate[0].product00_reg\(6)
    );
\blend_mult_generate[0].product00_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[9]_i_1_n_6\,
      Q => \blend_mult_generate[0].product00_reg\(7)
    );
\blend_mult_generate[0].product00_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[9]_i_1_n_5\,
      Q => \blend_mult_generate[0].product00_reg\(8)
    );
\blend_mult_generate[0].product00_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product00_reg[9]_i_1_n_4\,
      Q => \blend_mult_generate[0].product00_reg\(9)
    );
\blend_mult_generate[0].product00_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[0].product00_reg[9]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product00_reg[9]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product00_reg[9]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product00_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product00[9]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product00[9]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product00[9]_i_4_n_0\,
      DI(0) => \blend_mult_generate[0].product00_reg[5]_i_1_n_4\,
      O(3) => \blend_mult_generate[0].product00_reg[9]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product00_reg[9]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product00_reg[9]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[0].product00_reg[9]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[0].product00[9]_i_5_n_0\,
      S(2) => \blend_mult_generate[0].product00[9]_i_6_n_0\,
      S(1) => \blend_mult_generate[0].product00[9]_i_7_n_0\,
      S(0) => \blend_mult_generate[0].product00[9]_i_8_n_0\
    );
\blend_mult_generate[0].product01[13]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[0].product01[13]_i_10_n_0\
    );
\blend_mult_generate[0].product01[13]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[5]\,
      O => \blend_mult_generate[0].product01[13]_i_12_n_0\
    );
\blend_mult_generate[0].product01[13]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[3]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[0].product01_reg[13]_i_11_n_4\,
      O => \blend_mult_generate[0].product01[13]_i_13_n_0\
    );
\blend_mult_generate[0].product01[13]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[0].product01_reg[13]_i_11_n_5\,
      O => \blend_mult_generate[0].product01[13]_i_14_n_0\
    );
\blend_mult_generate[0].product01[13]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \coeff01_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I4 => \blend_mult_generate[0].product01_reg[15]_i_5_n_5\,
      O => \blend_mult_generate[0].product01[13]_i_15_n_0\
    );
\blend_mult_generate[0].product01[13]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[5]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[0].product01_reg[15]_i_5_n_6\,
      O => \blend_mult_generate[0].product01[13]_i_16_n_0\
    );
\blend_mult_generate[0].product01[13]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I1 => \coeff01_reg_n_0_[4]\,
      O => \blend_mult_generate[0].product01[13]_i_17_n_0\
    );
\blend_mult_generate[0].product01[13]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[4]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[0].product01_reg[15]_i_5_n_7\,
      O => \blend_mult_generate[0].product01[13]_i_18_n_0\
    );
\blend_mult_generate[0].product01[13]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I1 => \coeff01_reg_n_0_[3]\,
      O => \blend_mult_generate[0].product01[13]_i_19_n_0\
    );
\blend_mult_generate[0].product01[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[4]\,
      I1 => \blend_mult_generate[0].product01_reg[15]_i_5_n_7\,
      I2 => \blend_mult_generate[0].product01[13]_i_10_n_0\,
      I3 => \coeff01_reg_n_0_[5]\,
      I4 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I5 => \blend_mult_generate[0].product01_reg[15]_i_5_n_6\,
      O => \blend_mult_generate[0].product01[13]_i_2_n_0\
    );
\blend_mult_generate[0].product01[13]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[0].product01_reg[13]_i_11_n_5\,
      O => \blend_mult_generate[0].product01[13]_i_20_n_0\
    );
\blend_mult_generate[0].product01[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[5]\,
      I2 => \coeff01_reg_n_0_[4]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I4 => \coeff01_reg_n_0_[6]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[13]_i_21_n_0\
    );
\blend_mult_generate[0].product01[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[4]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I2 => \coeff01_reg_n_0_[5]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I4 => \coeff01_reg_n_0_[3]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[13]_i_22_n_0\
    );
\blend_mult_generate[0].product01[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[3]\,
      I2 => \coeff01_reg_n_0_[4]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I4 => \coeff01_reg_n_0_[2]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[13]_i_23_n_0\
    );
\blend_mult_generate[0].product01[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[1]\,
      I4 => \coeff01_reg_n_0_[3]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[13]_i_24_n_0\
    );
\blend_mult_generate[0].product01[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[13]_i_21_n_0\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I2 => \coeff01_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].product01[13]_i_29_n_0\,
      I4 => \coeff01_reg_n_0_[7]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[13]_i_25_n_0\
    );
\blend_mult_generate[0].product01[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[13]_i_22_n_0\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I2 => \coeff01_reg_n_0_[4]\,
      I3 => \blend_mult_generate[0].product01[13]_i_30_n_0\,
      I4 => \coeff01_reg_n_0_[6]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[13]_i_26_n_0\
    );
\blend_mult_generate[0].product01[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF153F8000EAC0"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[2]\,
      I2 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[4]\,
      I4 => \blend_mult_generate[0].product01[13]_i_31_n_0\,
      I5 => \blend_mult_generate[0].product01[13]_i_32_n_0\,
      O => \blend_mult_generate[0].product01[13]_i_27_n_0\
    );
\blend_mult_generate[0].product01[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[13]_i_24_n_0\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I2 => \coeff01_reg_n_0_[2]\,
      I3 => \blend_mult_generate[0].product01[13]_i_31_n_0\,
      I4 => \coeff01_reg_n_0_[4]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[13]_i_28_n_0\
    );
\blend_mult_generate[0].product01[13]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \coeff01_reg_n_0_[5]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(5),
      O => \blend_mult_generate[0].product01[13]_i_29_n_0\
    );
\blend_mult_generate[0].product01[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[3]\,
      I1 => \blend_mult_generate[0].product01_reg[13]_i_11_n_4\,
      I2 => \blend_mult_generate[0].product01[13]_i_12_n_0\,
      I3 => \coeff01_reg_n_0_[4]\,
      I4 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I5 => \blend_mult_generate[0].product01_reg[15]_i_5_n_7\,
      O => \blend_mult_generate[0].product01[13]_i_3_n_0\
    );
\blend_mult_generate[0].product01[13]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \coeff01_reg_n_0_[5]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(4),
      O => \blend_mult_generate[0].product01[13]_i_30_n_0\
    );
\blend_mult_generate[0].product01[13]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \coeff01_reg_n_0_[3]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(4),
      O => \blend_mult_generate[0].product01[13]_i_31_n_0\
    );
\blend_mult_generate[0].product01[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[5]\,
      I2 => \coeff01_reg_n_0_[4]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I4 => \coeff01_reg_n_0_[3]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(5),
      O => \blend_mult_generate[0].product01[13]_i_32_n_0\
    );
\blend_mult_generate[0].product01[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[13]_i_13_n_0\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[4]\,
      I3 => \blend_mult_generate[0].product01_reg[13]_i_11_n_5\,
      I4 => \coeff01_reg_n_0_[2]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(6),
      O => \blend_mult_generate[0].product01[13]_i_4_n_0\
    );
\blend_mult_generate[0].product01[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E888A000A000A000"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[13]_i_14_n_0\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[3]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I4 => \coeff01_reg_n_0_[1]\,
      I5 => \blend_mult_generate[0].product01_reg[13]_i_11_n_6\,
      O => \blend_mult_generate[0].product01[13]_i_5_n_0\
    );
\blend_mult_generate[0].product01[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[13]_i_2_n_0\,
      I1 => \blend_mult_generate[0].product01[13]_i_15_n_0\,
      I2 => \coeff01_reg_n_0_[5]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I4 => \blend_mult_generate[0].product01_reg[15]_i_5_n_6\,
      O => \blend_mult_generate[0].product01[13]_i_6_n_0\
    );
\blend_mult_generate[0].product01[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[13]_i_3_n_0\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].product01[13]_i_16_n_0\,
      I4 => \blend_mult_generate[0].product01[13]_i_17_n_0\,
      I5 => \blend_mult_generate[0].product01_reg[15]_i_5_n_7\,
      O => \blend_mult_generate[0].product01[13]_i_7_n_0\
    );
\blend_mult_generate[0].product01[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[13]_i_4_n_0\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[5]\,
      I3 => \blend_mult_generate[0].product01[13]_i_18_n_0\,
      I4 => \blend_mult_generate[0].product01[13]_i_19_n_0\,
      I5 => \blend_mult_generate[0].product01_reg[13]_i_11_n_4\,
      O => \blend_mult_generate[0].product01[13]_i_8_n_0\
    );
\blend_mult_generate[0].product01[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[13]_i_5_n_0\,
      I1 => \coeff01_reg_n_0_[4]\,
      I2 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I3 => \blend_mult_generate[0].product01[13]_i_13_n_0\,
      I4 => \blend_mult_generate[0].product01[13]_i_20_n_0\,
      O => \blend_mult_generate[0].product01[13]_i_9_n_0\
    );
\blend_mult_generate[0].product01[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \coeff01_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(3),
      I4 => \coeff01_reg_n_0_[8]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(5),
      O => \blend_mult_generate[0].product01[15]_i_10_n_0\
    );
\blend_mult_generate[0].product01[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[6]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I2 => \coeff01_reg_n_0_[5]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I4 => \coeff01_reg_n_0_[7]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[15]_i_11_n_0\
    );
\blend_mult_generate[0].product01[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[7]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[0].product01[15]_i_12_n_0\
    );
\blend_mult_generate[0].product01[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E37F70805000F000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[6]\,
      I2 => \coeff01_reg_n_0_[8]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I4 => \coeff01_reg_n_0_[7]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(5),
      O => \blend_mult_generate[0].product01[15]_i_13_n_0\
    );
\blend_mult_generate[0].product01[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[15]_i_11_n_0\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I2 => \coeff01_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].product01[15]_i_16_n_0\,
      I4 => \coeff01_reg_n_0_[8]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[15]_i_14_n_0\
    );
\blend_mult_generate[0].product01[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[0].product01[15]_i_15_n_0\
    );
\blend_mult_generate[0].product01[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \coeff01_reg_n_0_[7]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(4),
      O => \blend_mult_generate[0].product01[15]_i_16_n_0\
    );
\blend_mult_generate[0].product01[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[5]\,
      I1 => \blend_mult_generate[0].product01_reg[15]_i_5_n_6\,
      I2 => \blend_mult_generate[0].product01[15]_i_6_n_0\,
      I3 => \coeff01_reg_n_0_[6]\,
      I4 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I5 => \blend_mult_generate[0].product01_reg[15]_i_5_n_5\,
      O => \blend_mult_generate[0].product01[15]_i_2_n_0\
    );
\blend_mult_generate[0].product01[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \blend_mult_generate[0].product01_reg[15]_i_5_n_0\,
      I3 => \coeff01_reg_n_0_[8]\,
      I4 => \blend_mult_generate[0].product01[15]_i_7_n_0\,
      O => \blend_mult_generate[0].product01[15]_i_3_n_0\
    );
\blend_mult_generate[0].product01[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[15]_i_2_n_0\,
      I1 => \blend_mult_generate[0].product01[15]_i_8_n_0\,
      I2 => \coeff01_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I4 => \blend_mult_generate[0].product01_reg[15]_i_5_n_5\,
      O => \blend_mult_generate[0].product01[15]_i_4_n_0\
    );
\blend_mult_generate[0].product01[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[7]\,
      O => \blend_mult_generate[0].product01[15]_i_6_n_0\
    );
\blend_mult_generate[0].product01[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[6]\,
      I1 => \blend_mult_generate[0].product01_reg[15]_i_5_n_5\,
      I2 => \blend_mult_generate[0].product01[15]_i_15_n_0\,
      I3 => \coeff01_reg_n_0_[7]\,
      I4 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I5 => \blend_mult_generate[0].product01_reg[15]_i_5_n_0\,
      O => \blend_mult_generate[0].product01[15]_i_7_n_0\
    );
\blend_mult_generate[0].product01[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[8]\,
      I2 => \coeff01_reg_n_0_[7]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I4 => \blend_mult_generate[0].product01_reg[15]_i_5_n_0\,
      O => \blend_mult_generate[0].product01[15]_i_8_n_0\
    );
\blend_mult_generate[0].product01[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I1 => \coeff01_reg_n_0_[8]\,
      I2 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I3 => \coeff01_reg_n_0_[7]\,
      O => \blend_mult_generate[0].product01[15]_i_9_n_0\
    );
\blend_mult_generate[0].product01[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[3]\,
      I2 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[1]\,
      I4 => \coeff01_reg_n_0_[2]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(4),
      O => \blend_mult_generate[0].product01[5]_i_2_n_0\
    );
\blend_mult_generate[0].product01[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[1]\,
      I2 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[0].product01[5]_i_3_n_0\
    );
\blend_mult_generate[0].product01[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff01_reg_n_0_[1]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[5]_i_4_n_0\
    );
\blend_mult_generate[0].product01[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \coeff01_reg_n_0_[3]\,
      I2 => \blend_mult_generate[0].readData01Reg_reg\(3),
      I3 => \blend_mult_generate[0].product01[5]_i_9_n_0\,
      I4 => \coeff01_reg_n_0_[0]\,
      I5 => \blend_mult_generate[0].readData01Reg_reg\(4),
      O => \blend_mult_generate[0].product01[5]_i_5_n_0\
    );
\blend_mult_generate[0].product01[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \coeff01_reg_n_0_[0]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I2 => \coeff01_reg_n_0_[1]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I4 => \blend_mult_generate[0].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[2]\,
      O => \blend_mult_generate[0].product01[5]_i_6_n_0\
    );
\blend_mult_generate[0].product01[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[1]\,
      I2 => \blend_mult_generate[0].readData01Reg_reg\(4),
      I3 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[0].product01[5]_i_7_n_0\
    );
\blend_mult_generate[0].product01[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff01_reg_n_0_[0]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(3),
      O => \blend_mult_generate[0].product01[5]_i_8_n_0\
    );
\blend_mult_generate[0].product01[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(5),
      I1 => \coeff01_reg_n_0_[1]\,
      O => \blend_mult_generate[0].product01[5]_i_9_n_0\
    );
\blend_mult_generate[0].product01[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \blend_mult_generate[0].product01_reg[5]_i_1_n_4\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[0].product01[6]_i_1_n_0\
    );
\blend_mult_generate[0].product01[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[2]\,
      O => \blend_mult_generate[0].product01[9]_i_10_n_0\
    );
\blend_mult_generate[0].product01[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product01_reg[13]_i_11_n_6\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[1]\,
      I3 => \coeff01_reg_n_0_[2]\,
      I4 => \blend_mult_generate[0].readData01Reg_reg\(6),
      O => \blend_mult_generate[0].product01[9]_i_2_n_0\
    );
\blend_mult_generate[0].product01[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I2 => \blend_mult_generate[0].product01_reg[13]_i_11_n_6\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I4 => \coeff01_reg_n_0_[1]\,
      O => \blend_mult_generate[0].product01[9]_i_3_n_0\
    );
\blend_mult_generate[0].product01[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[0]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[0].product01_reg[13]_i_11_n_7\,
      O => \blend_mult_generate[0].product01[9]_i_4_n_0\
    );
\blend_mult_generate[0].product01[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product01[9]_i_2_n_0\,
      I1 => \coeff01_reg_n_0_[3]\,
      I2 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I3 => \blend_mult_generate[0].product01[13]_i_14_n_0\,
      I4 => \blend_mult_generate[0].product01[9]_i_9_n_0\,
      O => \blend_mult_generate[0].product01[9]_i_5_n_0\
    );
\blend_mult_generate[0].product01[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C369C369C369C3"
    )
        port map (
      I0 => \coeff01_reg_n_0_[1]\,
      I1 => \blend_mult_generate[0].product01_reg[13]_i_11_n_6\,
      I2 => \blend_mult_generate[0].product01[9]_i_10_n_0\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I4 => \coeff01_reg_n_0_[0]\,
      I5 => \blend_mult_generate[0].product01_reg[13]_i_11_n_7\,
      O => \blend_mult_generate[0].product01[9]_i_6_n_0\
    );
\blend_mult_generate[0].product01[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \blend_mult_generate[0].product01_reg[13]_i_11_n_7\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[0]\,
      I3 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I4 => \coeff01_reg_n_0_[1]\,
      O => \blend_mult_generate[0].product01[9]_i_7_n_0\
    );
\blend_mult_generate[0].product01[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \blend_mult_generate[0].product01_reg[5]_i_1_n_4\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[0].product01[9]_i_8_n_0\
    );
\blend_mult_generate[0].product01[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \coeff01_reg_n_0_[1]\,
      I1 => \blend_mult_generate[0].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[0].product01_reg[13]_i_11_n_6\,
      O => \blend_mult_generate[0].product01[9]_i_9_n_0\
    );
\blend_mult_generate[0].product01_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[13]_i_1_n_7\,
      Q => \blend_mult_generate[0].product01_reg\(10)
    );
\blend_mult_generate[0].product01_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[13]_i_1_n_6\,
      Q => \blend_mult_generate[0].product01_reg\(11)
    );
\blend_mult_generate[0].product01_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[13]_i_1_n_5\,
      Q => \blend_mult_generate[0].product01_reg\(12)
    );
\blend_mult_generate[0].product01_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[13]_i_1_n_4\,
      Q => \blend_mult_generate[0].product01_reg\(13)
    );
\blend_mult_generate[0].product01_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product01_reg[9]_i_1_n_0\,
      CO(3) => \blend_mult_generate[0].product01_reg[13]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product01_reg[13]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product01_reg[13]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product01_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product01[13]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product01[13]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product01[13]_i_4_n_0\,
      DI(0) => \blend_mult_generate[0].product01[13]_i_5_n_0\,
      O(3) => \blend_mult_generate[0].product01_reg[13]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product01_reg[13]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product01_reg[13]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product01_reg[13]_i_1_n_7\,
      S(3) => \blend_mult_generate[0].product01[13]_i_6_n_0\,
      S(2) => \blend_mult_generate[0].product01[13]_i_7_n_0\,
      S(1) => \blend_mult_generate[0].product01[13]_i_8_n_0\,
      S(0) => \blend_mult_generate[0].product01[13]_i_9_n_0\
    );
\blend_mult_generate[0].product01_reg[13]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product01_reg[5]_i_1_n_0\,
      CO(3) => \blend_mult_generate[0].product01_reg[13]_i_11_n_0\,
      CO(2) => \blend_mult_generate[0].product01_reg[13]_i_11_n_1\,
      CO(1) => \blend_mult_generate[0].product01_reg[13]_i_11_n_2\,
      CO(0) => \blend_mult_generate[0].product01_reg[13]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product01[13]_i_21_n_0\,
      DI(2) => \blend_mult_generate[0].product01[13]_i_22_n_0\,
      DI(1) => \blend_mult_generate[0].product01[13]_i_23_n_0\,
      DI(0) => \blend_mult_generate[0].product01[13]_i_24_n_0\,
      O(3) => \blend_mult_generate[0].product01_reg[13]_i_11_n_4\,
      O(2) => \blend_mult_generate[0].product01_reg[13]_i_11_n_5\,
      O(1) => \blend_mult_generate[0].product01_reg[13]_i_11_n_6\,
      O(0) => \blend_mult_generate[0].product01_reg[13]_i_11_n_7\,
      S(3) => \blend_mult_generate[0].product01[13]_i_25_n_0\,
      S(2) => \blend_mult_generate[0].product01[13]_i_26_n_0\,
      S(1) => \blend_mult_generate[0].product01[13]_i_27_n_0\,
      S(0) => \blend_mult_generate[0].product01[13]_i_28_n_0\
    );
\blend_mult_generate[0].product01_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[15]_i_1_n_7\,
      Q => \blend_mult_generate[0].product01_reg\(14)
    );
\blend_mult_generate[0].product01_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[15]_i_1_n_6\,
      Q => \blend_mult_generate[0].product01_reg\(15)
    );
\blend_mult_generate[0].product01_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product01_reg[13]_i_1_n_0\,
      CO(3 downto 1) => \NLW_blend_mult_generate[0].product01_reg[15]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blend_mult_generate[0].product01_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \blend_mult_generate[0].product01[15]_i_2_n_0\,
      O(3 downto 2) => \NLW_blend_mult_generate[0].product01_reg[15]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \blend_mult_generate[0].product01_reg[15]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product01_reg[15]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \blend_mult_generate[0].product01[15]_i_3_n_0\,
      S(0) => \blend_mult_generate[0].product01[15]_i_4_n_0\
    );
\blend_mult_generate[0].product01_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product01_reg[13]_i_11_n_0\,
      CO(3) => \blend_mult_generate[0].product01_reg[15]_i_5_n_0\,
      CO(2) => \NLW_blend_mult_generate[0].product01_reg[15]_i_5_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[0].product01_reg[15]_i_5_n_2\,
      CO(0) => \blend_mult_generate[0].product01_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[0].product01[15]_i_9_n_0\,
      DI(1) => \blend_mult_generate[0].product01[15]_i_10_n_0\,
      DI(0) => \blend_mult_generate[0].product01[15]_i_11_n_0\,
      O(3) => \NLW_blend_mult_generate[0].product01_reg[15]_i_5_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[0].product01_reg[15]_i_5_n_5\,
      O(1) => \blend_mult_generate[0].product01_reg[15]_i_5_n_6\,
      O(0) => \blend_mult_generate[0].product01_reg[15]_i_5_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[0].product01[15]_i_12_n_0\,
      S(1) => \blend_mult_generate[0].product01[15]_i_13_n_0\,
      S(0) => \blend_mult_generate[0].product01[15]_i_14_n_0\
    );
\blend_mult_generate[0].product01_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[5]_i_1_n_7\,
      Q => \blend_mult_generate[0].product01_reg\(3)
    );
\blend_mult_generate[0].product01_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[5]_i_1_n_6\,
      Q => \blend_mult_generate[0].product01_reg\(4)
    );
\blend_mult_generate[0].product01_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[5]_i_1_n_5\,
      Q => \blend_mult_generate[0].product01_reg\(5)
    );
\blend_mult_generate[0].product01_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[0].product01_reg[5]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product01_reg[5]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product01_reg[5]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product01_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product01[5]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product01[5]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product01[5]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[0].product01_reg[5]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product01_reg[5]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product01_reg[5]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product01_reg[5]_i_1_n_7\,
      S(3) => \blend_mult_generate[0].product01[5]_i_5_n_0\,
      S(2) => \blend_mult_generate[0].product01[5]_i_6_n_0\,
      S(1) => \blend_mult_generate[0].product01[5]_i_7_n_0\,
      S(0) => \blend_mult_generate[0].product01[5]_i_8_n_0\
    );
\blend_mult_generate[0].product01_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01[6]_i_1_n_0\,
      Q => \blend_mult_generate[0].product01_reg\(6)
    );
\blend_mult_generate[0].product01_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[9]_i_1_n_6\,
      Q => \blend_mult_generate[0].product01_reg\(7)
    );
\blend_mult_generate[0].product01_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[9]_i_1_n_5\,
      Q => \blend_mult_generate[0].product01_reg\(8)
    );
\blend_mult_generate[0].product01_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product01_reg[9]_i_1_n_4\,
      Q => \blend_mult_generate[0].product01_reg\(9)
    );
\blend_mult_generate[0].product01_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[0].product01_reg[9]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product01_reg[9]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product01_reg[9]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product01_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product01[9]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product01[9]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product01[9]_i_4_n_0\,
      DI(0) => \blend_mult_generate[0].product01_reg[5]_i_1_n_4\,
      O(3) => \blend_mult_generate[0].product01_reg[9]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product01_reg[9]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product01_reg[9]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[0].product01_reg[9]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[0].product01[9]_i_5_n_0\,
      S(2) => \blend_mult_generate[0].product01[9]_i_6_n_0\,
      S(1) => \blend_mult_generate[0].product01[9]_i_7_n_0\,
      S(0) => \blend_mult_generate[0].product01[9]_i_8_n_0\
    );
\blend_mult_generate[0].product10[13]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff101_n_93,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[13]_i_10_n_0\
    );
\blend_mult_generate[0].product10[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff101_n_91,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[13]_i_11_n_0\
    );
\blend_mult_generate[0].product10[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_92,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[0].product10_reg[15]_i_6_n_6\,
      O => \blend_mult_generate[0].product10[13]_i_12_n_0\
    );
\blend_mult_generate[0].product10[13]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff101_n_94,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[13]_i_13_n_0\
    );
\blend_mult_generate[0].product10[13]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_92,
      O => \blend_mult_generate[0].product10[13]_i_15_n_0\
    );
\blend_mult_generate[0].product10[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_94,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[0].product10_reg[13]_i_14_n_4\,
      O => \blend_mult_generate[0].product10[13]_i_16_n_0\
    );
\blend_mult_generate[0].product10[13]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff101_n_95,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[13]_i_17_n_0\
    );
\blend_mult_generate[0].product10[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_95,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[0].product10_reg[13]_i_14_n_5\,
      O => \blend_mult_generate[0].product10[13]_i_18_n_0\
    );
\blend_mult_generate[0].product10[13]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff101_n_96,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[13]_i_19_n_0\
    );
\blend_mult_generate[0].product10[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[0].product10_reg[15]_i_6_n_7\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I4 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I5 => \blend_mult_generate[0].product10[13]_i_12_n_0\,
      O => \blend_mult_generate[0].product10[13]_i_2_n_0\
    );
\blend_mult_generate[0].product10[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C808080B37F7F7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_90,
      I3 => coeff101_n_91,
      I4 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[0].product10_reg[15]_i_6_n_5\,
      O => \blend_mult_generate[0].product10[13]_i_20_n_0\
    );
\blend_mult_generate[0].product10[13]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_93,
      O => \blend_mult_generate[0].product10[13]_i_21_n_0\
    );
\blend_mult_generate[0].product10[13]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_93,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[0].product10_reg[15]_i_6_n_7\,
      O => \blend_mult_generate[0].product10[13]_i_22_n_0\
    );
\blend_mult_generate[0].product10[13]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_94,
      O => \blend_mult_generate[0].product10[13]_i_23_n_0\
    );
\blend_mult_generate[0].product10[13]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff101_n_95,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[0].product10_reg[13]_i_14_n_5\,
      O => \blend_mult_generate[0].product10[13]_i_24_n_0\
    );
\blend_mult_generate[0].product10[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I1 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I2 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I4 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[13]_i_25_n_0\
    );
\blend_mult_generate[0].product10[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I4 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[13]_i_26_n_0\
    );
\blend_mult_generate[0].product10[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I1 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I2 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I4 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[13]_i_27_n_0\
    );
\blend_mult_generate[0].product10[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I4 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[13]_i_28_n_0\
    );
\blend_mult_generate[0].product10[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_25_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I3 => \blend_mult_generate[0].product10[13]_i_33_n_0\,
      I4 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[13]_i_29_n_0\
    );
\blend_mult_generate[0].product10[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I1 => \blend_mult_generate[0].product10_reg[13]_i_14_n_4\,
      I2 => \blend_mult_generate[0].product10[13]_i_15_n_0\,
      I3 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I4 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[0].product10_reg[15]_i_6_n_7\,
      O => \blend_mult_generate[0].product10[13]_i_3_n_0\
    );
\blend_mult_generate[0].product10[13]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_26_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I2 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I3 => \blend_mult_generate[0].product10[13]_i_34_n_0\,
      I4 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[13]_i_30_n_0\
    );
\blend_mult_generate[0].product10[13]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF153F8000EAC0"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(3),
      I1 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I4 => \blend_mult_generate[0].product10[13]_i_35_n_0\,
      I5 => \blend_mult_generate[0].product10[13]_i_36_n_0\,
      O => \blend_mult_generate[0].product10[13]_i_31_n_0\
    );
\blend_mult_generate[0].product10[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_28_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I2 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I3 => \blend_mult_generate[0].product10[13]_i_35_n_0\,
      I4 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[13]_i_32_n_0\
    );
\blend_mult_generate[0].product10[13]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[6]_0\,
      I1 => coeff101_n_92,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(5),
      O => \blend_mult_generate[0].product10[13]_i_33_n_0\
    );
\blend_mult_generate[0].product10[13]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[6]_0\,
      I1 => coeff101_n_92,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(4),
      O => \blend_mult_generate[0].product10[13]_i_34_n_0\
    );
\blend_mult_generate[0].product10[13]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[6]_0\,
      I1 => coeff101_n_94,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(4),
      O => \blend_mult_generate[0].product10[13]_i_35_n_0\
    );
\blend_mult_generate[0].product10[13]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(3),
      I1 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I2 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I4 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(5),
      O => \blend_mult_generate[0].product10[13]_i_36_n_0\
    );
\blend_mult_generate[0].product10[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_16_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I3 => \blend_mult_generate[0].product10_reg[13]_i_14_n_5\,
      I4 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(6),
      O => \blend_mult_generate[0].product10[13]_i_4_n_0\
    );
\blend_mult_generate[0].product10[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E888A000A000A000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_18_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I4 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I5 => \blend_mult_generate[0].product10_reg[13]_i_14_n_6\,
      O => \blend_mult_generate[0].product10[13]_i_5_n_0\
    );
\blend_mult_generate[0].product10[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_2_n_0\,
      I1 => \blend_mult_generate[0].product10[13]_i_20_n_0\,
      I2 => coeff101_n_92,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      I4 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[0].product10_reg[15]_i_6_n_6\,
      O => \blend_mult_generate[0].product10[13]_i_6_n_0\
    );
\blend_mult_generate[0].product10[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_3_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I3 => \blend_mult_generate[0].product10[13]_i_12_n_0\,
      I4 => \blend_mult_generate[0].product10[13]_i_21_n_0\,
      I5 => \blend_mult_generate[0].product10_reg[15]_i_6_n_7\,
      O => \blend_mult_generate[0].product10[13]_i_7_n_0\
    );
\blend_mult_generate[0].product10[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_4_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I3 => \blend_mult_generate[0].product10[13]_i_22_n_0\,
      I4 => \blend_mult_generate[0].product10[13]_i_23_n_0\,
      I5 => \blend_mult_generate[0].product10_reg[13]_i_14_n_4\,
      O => \blend_mult_generate[0].product10[13]_i_8_n_0\
    );
\blend_mult_generate[0].product10[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA9555"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_5_n_0\,
      I1 => coeff101_n_93,
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I4 => \blend_mult_generate[0].product10[13]_i_16_n_0\,
      I5 => \blend_mult_generate[0].product10[13]_i_24_n_0\,
      O => \blend_mult_generate[0].product10[13]_i_9_n_0\
    );
\blend_mult_generate[0].product10[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C808080B37F7F7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_89,
      I3 => coeff101_n_90,
      I4 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[0].product10_reg[15]_i_6_n_0\,
      O => \blend_mult_generate[0].product10[15]_i_10_n_0\
    );
\blend_mult_generate[0].product10[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I1 => coeff101_n_89,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I3 => coeff101_n_90,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[15]_i_11_n_0\
    );
\blend_mult_generate[0].product10[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I1 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I2 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(3),
      I4 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(5),
      O => \blend_mult_generate[0].product10[15]_i_12_n_0\
    );
\blend_mult_generate[0].product10[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I4 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[15]_i_13_n_0\
    );
\blend_mult_generate[0].product10[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => coeff101_n_90,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I3 => coeff101_n_89,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[15]_i_14_n_0\
    );
\blend_mult_generate[0].product10[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E37F70805000F000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(3),
      I1 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I2 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I4 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(5),
      O => \blend_mult_generate[0].product10[15]_i_15_n_0\
    );
\blend_mult_generate[0].product10[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[15]_i_13_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I2 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I3 => \blend_mult_generate[0].product10[15]_i_18_n_0\,
      I4 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[15]_i_16_n_0\
    );
\blend_mult_generate[0].product10[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff101_n_91,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[0].product10_reg[15]_i_6_n_5\,
      O => \blend_mult_generate[0].product10[15]_i_17_n_0\
    );
\blend_mult_generate[0].product10[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[6]_0\,
      I1 => coeff101_n_90,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(4),
      O => \blend_mult_generate[0].product10[15]_i_18_n_0\
    );
\blend_mult_generate[0].product10[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[0].product10_reg[15]_i_6_n_6\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I4 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I5 => \blend_mult_generate[0].product10[15]_i_8_n_0\,
      O => \blend_mult_generate[0].product10[15]_i_2_n_0\
    );
\blend_mult_generate[0].product10[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF7FFF2A008000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I1 => coeff101_n_90,
      I2 => \blend_mult_generate[0].product10_reg[15]_i_6_n_0\,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      I4 => coeff101_n_89,
      I5 => \blend_mult_generate[0].product10[15]_i_9_n_0\,
      O => \blend_mult_generate[0].product10[15]_i_3_n_0\
    );
\blend_mult_generate[0].product10[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[15]_i_2_n_0\,
      I1 => \blend_mult_generate[0].product10[15]_i_10_n_0\,
      I2 => coeff101_n_91,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      I4 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[0].product10_reg[15]_i_6_n_5\,
      O => \blend_mult_generate[0].product10[15]_i_4_n_0\
    );
\blend_mult_generate[0].product10[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff101_n_92,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[15]_i_5_n_0\
    );
\blend_mult_generate[0].product10[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff101_n_90,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[15]_i_7_n_0\
    );
\blend_mult_generate[0].product10[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_91,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[0].product10_reg[15]_i_6_n_5\,
      O => \blend_mult_generate[0].product10[15]_i_8_n_0\
    );
\blend_mult_generate[0].product10[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40D5D5D5D5404040"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[15]_i_17_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      I3 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I4 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[0].product10_reg[15]_i_6_n_0\,
      O => \blend_mult_generate[0].product10[15]_i_9_n_0\
    );
\blend_mult_generate[0].product10[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(3),
      I1 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I4 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(4),
      O => \blend_mult_generate[0].product10[5]_i_2_n_0\
    );
\blend_mult_generate[0].product10[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I3 => coeff101_n_97,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[5]_i_3_n_0\
    );
\blend_mult_generate[0].product10[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[6]_0\,
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[5]_i_4_n_0\
    );
\blend_mult_generate[0].product10[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I1 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(3),
      I3 => \blend_mult_generate[0].product10[5]_i_9_n_0\,
      I4 => \blend_mult_generate[0].product10[9]_i_11_n_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(4),
      O => \blend_mult_generate[0].product10[5]_i_5_n_0\
    );
\blend_mult_generate[0].product10[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[9]_i_11_n_0\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I2 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I4 => \blend_mult_generate[0].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      O => \blend_mult_generate[0].product10[5]_i_6_n_0\
    );
\blend_mult_generate[0].product10[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(3),
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(4),
      I3 => coeff101_n_97,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[5]_i_7_n_0\
    );
\blend_mult_generate[0].product10[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[6]_0\,
      I1 => coeff101_n_97,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(3),
      O => \blend_mult_generate[0].product10[5]_i_8_n_0\
    );
\blend_mult_generate[0].product10[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(5),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_96,
      O => \blend_mult_generate[0].product10[5]_i_9_n_0\
    );
\blend_mult_generate[0].product10[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[5]_i_1_n_4\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I2 => coeff101_n_97,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[6]_i_1_n_0\
    );
\blend_mult_generate[0].product10[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_95,
      O => \blend_mult_generate[0].product10[9]_i_10_n_0\
    );
\blend_mult_generate[0].product10[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff101_n_97,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[9]_i_11_n_0\
    );
\blend_mult_generate[0].product10[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00000000000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[13]_i_14_n_6\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I2 => coeff101_n_96,
      I3 => coeff101_n_95,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      I5 => \blend_mult_generate[0].readData10Reg_reg\(6),
      O => \blend_mult_generate[0].product10[9]_i_2_n_0\
    );
\blend_mult_generate[0].product10[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff101_n_95,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[0].product10_reg[13]_i_14_n_6\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      I5 => coeff101_n_96,
      O => \blend_mult_generate[0].product10[9]_i_3_n_0\
    );
\blend_mult_generate[0].product10[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_97,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[0].product10_reg[13]_i_14_n_7\,
      O => \blend_mult_generate[0].product10[9]_i_4_n_0\
    );
\blend_mult_generate[0].product10[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA9555"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[9]_i_2_n_0\,
      I1 => coeff101_n_94,
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I4 => \blend_mult_generate[0].product10[13]_i_18_n_0\,
      I5 => \blend_mult_generate[0].product10[9]_i_9_n_0\,
      O => \blend_mult_generate[0].product10[9]_i_5_n_0\
    );
\blend_mult_generate[0].product10[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C369C369C369C3"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I1 => \blend_mult_generate[0].product10_reg[13]_i_14_n_6\,
      I2 => \blend_mult_generate[0].product10[9]_i_10_n_0\,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I4 => \blend_mult_generate[0].product10[9]_i_11_n_0\,
      I5 => \blend_mult_generate[0].product10_reg[13]_i_14_n_7\,
      O => \blend_mult_generate[0].product10[9]_i_6_n_0\
    );
\blend_mult_generate[0].product10[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6AAAAAAAAA"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[13]_i_14_n_7\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I2 => coeff101_n_97,
      I3 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I4 => coeff101_n_96,
      I5 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[9]_i_7_n_0\
    );
\blend_mult_generate[0].product10[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[5]_i_1_n_4\,
      I1 => \blend_mult_generate[0].readData10Reg_reg\(6),
      I2 => coeff101_n_97,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[0].product10[9]_i_8_n_0\
    );
\blend_mult_generate[0].product10[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff101_n_96,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[0].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[0].product10_reg[13]_i_14_n_6\,
      O => \blend_mult_generate[0].product10[9]_i_9_n_0\
    );
\blend_mult_generate[0].product10_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[13]_i_1_n_7\,
      Q => \blend_mult_generate[0].product10_reg\(10)
    );
\blend_mult_generate[0].product10_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[13]_i_1_n_6\,
      Q => \blend_mult_generate[0].product10_reg\(11)
    );
\blend_mult_generate[0].product10_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[13]_i_1_n_5\,
      Q => \blend_mult_generate[0].product10_reg\(12)
    );
\blend_mult_generate[0].product10_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[13]_i_1_n_4\,
      Q => \blend_mult_generate[0].product10_reg\(13)
    );
\blend_mult_generate[0].product10_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product10_reg[9]_i_1_n_0\,
      CO(3) => \blend_mult_generate[0].product10_reg[13]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product10_reg[13]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product10_reg[13]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product10_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product10[13]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product10[13]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product10[13]_i_4_n_0\,
      DI(0) => \blend_mult_generate[0].product10[13]_i_5_n_0\,
      O(3) => \blend_mult_generate[0].product10_reg[13]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product10_reg[13]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product10_reg[13]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product10_reg[13]_i_1_n_7\,
      S(3) => \blend_mult_generate[0].product10[13]_i_6_n_0\,
      S(2) => \blend_mult_generate[0].product10[13]_i_7_n_0\,
      S(1) => \blend_mult_generate[0].product10[13]_i_8_n_0\,
      S(0) => \blend_mult_generate[0].product10[13]_i_9_n_0\
    );
\blend_mult_generate[0].product10_reg[13]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product10_reg[5]_i_1_n_0\,
      CO(3) => \blend_mult_generate[0].product10_reg[13]_i_14_n_0\,
      CO(2) => \blend_mult_generate[0].product10_reg[13]_i_14_n_1\,
      CO(1) => \blend_mult_generate[0].product10_reg[13]_i_14_n_2\,
      CO(0) => \blend_mult_generate[0].product10_reg[13]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product10[13]_i_25_n_0\,
      DI(2) => \blend_mult_generate[0].product10[13]_i_26_n_0\,
      DI(1) => \blend_mult_generate[0].product10[13]_i_27_n_0\,
      DI(0) => \blend_mult_generate[0].product10[13]_i_28_n_0\,
      O(3) => \blend_mult_generate[0].product10_reg[13]_i_14_n_4\,
      O(2) => \blend_mult_generate[0].product10_reg[13]_i_14_n_5\,
      O(1) => \blend_mult_generate[0].product10_reg[13]_i_14_n_6\,
      O(0) => \blend_mult_generate[0].product10_reg[13]_i_14_n_7\,
      S(3) => \blend_mult_generate[0].product10[13]_i_29_n_0\,
      S(2) => \blend_mult_generate[0].product10[13]_i_30_n_0\,
      S(1) => \blend_mult_generate[0].product10[13]_i_31_n_0\,
      S(0) => \blend_mult_generate[0].product10[13]_i_32_n_0\
    );
\blend_mult_generate[0].product10_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[15]_i_1_n_7\,
      Q => \blend_mult_generate[0].product10_reg\(14)
    );
\blend_mult_generate[0].product10_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[15]_i_1_n_6\,
      Q => \blend_mult_generate[0].product10_reg\(15)
    );
\blend_mult_generate[0].product10_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product10_reg[13]_i_1_n_0\,
      CO(3 downto 1) => \NLW_blend_mult_generate[0].product10_reg[15]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blend_mult_generate[0].product10_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \blend_mult_generate[0].product10[15]_i_2_n_0\,
      O(3 downto 2) => \NLW_blend_mult_generate[0].product10_reg[15]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \blend_mult_generate[0].product10_reg[15]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product10_reg[15]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \blend_mult_generate[0].product10[15]_i_3_n_0\,
      S(0) => \blend_mult_generate[0].product10[15]_i_4_n_0\
    );
\blend_mult_generate[0].product10_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product10_reg[13]_i_14_n_0\,
      CO(3) => \blend_mult_generate[0].product10_reg[15]_i_6_n_0\,
      CO(2) => \NLW_blend_mult_generate[0].product10_reg[15]_i_6_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[0].product10_reg[15]_i_6_n_2\,
      CO(0) => \blend_mult_generate[0].product10_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[0].product10[15]_i_11_n_0\,
      DI(1) => \blend_mult_generate[0].product10[15]_i_12_n_0\,
      DI(0) => \blend_mult_generate[0].product10[15]_i_13_n_0\,
      O(3) => \NLW_blend_mult_generate[0].product10_reg[15]_i_6_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[0].product10_reg[15]_i_6_n_5\,
      O(1) => \blend_mult_generate[0].product10_reg[15]_i_6_n_6\,
      O(0) => \blend_mult_generate[0].product10_reg[15]_i_6_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[0].product10[15]_i_14_n_0\,
      S(1) => \blend_mult_generate[0].product10[15]_i_15_n_0\,
      S(0) => \blend_mult_generate[0].product10[15]_i_16_n_0\
    );
\blend_mult_generate[0].product10_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[5]_i_1_n_7\,
      Q => \blend_mult_generate[0].product10_reg\(3)
    );
\blend_mult_generate[0].product10_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[5]_i_1_n_6\,
      Q => \blend_mult_generate[0].product10_reg\(4)
    );
\blend_mult_generate[0].product10_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[5]_i_1_n_5\,
      Q => \blend_mult_generate[0].product10_reg\(5)
    );
\blend_mult_generate[0].product10_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[0].product10_reg[5]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product10_reg[5]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product10_reg[5]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product10_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product10[5]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product10[5]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product10[5]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[0].product10_reg[5]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product10_reg[5]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product10_reg[5]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product10_reg[5]_i_1_n_7\,
      S(3) => \blend_mult_generate[0].product10[5]_i_5_n_0\,
      S(2) => \blend_mult_generate[0].product10[5]_i_6_n_0\,
      S(1) => \blend_mult_generate[0].product10[5]_i_7_n_0\,
      S(0) => \blend_mult_generate[0].product10[5]_i_8_n_0\
    );
\blend_mult_generate[0].product10_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10[6]_i_1_n_0\,
      Q => \blend_mult_generate[0].product10_reg\(6)
    );
\blend_mult_generate[0].product10_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[9]_i_1_n_6\,
      Q => \blend_mult_generate[0].product10_reg\(7)
    );
\blend_mult_generate[0].product10_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[9]_i_1_n_5\,
      Q => \blend_mult_generate[0].product10_reg\(8)
    );
\blend_mult_generate[0].product10_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product10_reg[9]_i_1_n_4\,
      Q => \blend_mult_generate[0].product10_reg\(9)
    );
\blend_mult_generate[0].product10_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[0].product10_reg[9]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product10_reg[9]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product10_reg[9]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product10_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product10[9]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product10[9]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product10[9]_i_4_n_0\,
      DI(0) => \blend_mult_generate[0].product10_reg[5]_i_1_n_4\,
      O(3) => \blend_mult_generate[0].product10_reg[9]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product10_reg[9]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product10_reg[9]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[0].product10_reg[9]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[0].product10[9]_i_5_n_0\,
      S(2) => \blend_mult_generate[0].product10[9]_i_6_n_0\,
      S(1) => \blend_mult_generate[0].product10[9]_i_7_n_0\,
      S(0) => \blend_mult_generate[0].product10[9]_i_8_n_0\
    );
\blend_mult_generate[0].product11[13]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[0].product11[13]_i_10_n_0\
    );
\blend_mult_generate[0].product11[13]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[5]\,
      O => \blend_mult_generate[0].product11[13]_i_12_n_0\
    );
\blend_mult_generate[0].product11[13]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[3]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[0].product11_reg[13]_i_11_n_4\,
      O => \blend_mult_generate[0].product11[13]_i_13_n_0\
    );
\blend_mult_generate[0].product11[13]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[0].product11_reg[13]_i_11_n_5\,
      O => \blend_mult_generate[0].product11[13]_i_14_n_0\
    );
\blend_mult_generate[0].product11[13]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \coeff11_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I4 => \blend_mult_generate[0].product11_reg[15]_i_5_n_5\,
      O => \blend_mult_generate[0].product11[13]_i_15_n_0\
    );
\blend_mult_generate[0].product11[13]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[5]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[0].product11_reg[15]_i_5_n_6\,
      O => \blend_mult_generate[0].product11[13]_i_16_n_0\
    );
\blend_mult_generate[0].product11[13]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I1 => \coeff11_reg_n_0_[4]\,
      O => \blend_mult_generate[0].product11[13]_i_17_n_0\
    );
\blend_mult_generate[0].product11[13]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[4]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[0].product11_reg[15]_i_5_n_7\,
      O => \blend_mult_generate[0].product11[13]_i_18_n_0\
    );
\blend_mult_generate[0].product11[13]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I1 => \coeff11_reg_n_0_[3]\,
      O => \blend_mult_generate[0].product11[13]_i_19_n_0\
    );
\blend_mult_generate[0].product11[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[4]\,
      I1 => \blend_mult_generate[0].product11_reg[15]_i_5_n_7\,
      I2 => \blend_mult_generate[0].product11[13]_i_10_n_0\,
      I3 => \coeff11_reg_n_0_[5]\,
      I4 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I5 => \blend_mult_generate[0].product11_reg[15]_i_5_n_6\,
      O => \blend_mult_generate[0].product11[13]_i_2_n_0\
    );
\blend_mult_generate[0].product11[13]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[0].product11_reg[13]_i_11_n_5\,
      O => \blend_mult_generate[0].product11[13]_i_20_n_0\
    );
\blend_mult_generate[0].product11[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[5]\,
      I2 => \coeff11_reg_n_0_[4]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I4 => \coeff11_reg_n_0_[6]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[13]_i_21_n_0\
    );
\blend_mult_generate[0].product11[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[4]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I2 => \coeff11_reg_n_0_[5]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I4 => \coeff11_reg_n_0_[3]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[13]_i_22_n_0\
    );
\blend_mult_generate[0].product11[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[3]\,
      I2 => \coeff11_reg_n_0_[4]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I4 => \coeff11_reg_n_0_[2]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[13]_i_23_n_0\
    );
\blend_mult_generate[0].product11[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[1]\,
      I4 => \coeff11_reg_n_0_[3]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[13]_i_24_n_0\
    );
\blend_mult_generate[0].product11[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[13]_i_21_n_0\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I2 => \coeff11_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].product11[13]_i_29_n_0\,
      I4 => \coeff11_reg_n_0_[7]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[13]_i_25_n_0\
    );
\blend_mult_generate[0].product11[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[13]_i_22_n_0\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I2 => \coeff11_reg_n_0_[4]\,
      I3 => \blend_mult_generate[0].product11[13]_i_30_n_0\,
      I4 => \coeff11_reg_n_0_[6]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[13]_i_26_n_0\
    );
\blend_mult_generate[0].product11[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF153F8000EAC0"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[2]\,
      I2 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[4]\,
      I4 => \blend_mult_generate[0].product11[13]_i_31_n_0\,
      I5 => \blend_mult_generate[0].product11[13]_i_32_n_0\,
      O => \blend_mult_generate[0].product11[13]_i_27_n_0\
    );
\blend_mult_generate[0].product11[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[13]_i_24_n_0\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I2 => \coeff11_reg_n_0_[2]\,
      I3 => \blend_mult_generate[0].product11[13]_i_31_n_0\,
      I4 => \coeff11_reg_n_0_[4]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[13]_i_28_n_0\
    );
\blend_mult_generate[0].product11[13]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \coeff11_reg_n_0_[5]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(5),
      O => \blend_mult_generate[0].product11[13]_i_29_n_0\
    );
\blend_mult_generate[0].product11[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[3]\,
      I1 => \blend_mult_generate[0].product11_reg[13]_i_11_n_4\,
      I2 => \blend_mult_generate[0].product11[13]_i_12_n_0\,
      I3 => \coeff11_reg_n_0_[4]\,
      I4 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I5 => \blend_mult_generate[0].product11_reg[15]_i_5_n_7\,
      O => \blend_mult_generate[0].product11[13]_i_3_n_0\
    );
\blend_mult_generate[0].product11[13]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \coeff11_reg_n_0_[5]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(4),
      O => \blend_mult_generate[0].product11[13]_i_30_n_0\
    );
\blend_mult_generate[0].product11[13]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \coeff11_reg_n_0_[3]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(4),
      O => \blend_mult_generate[0].product11[13]_i_31_n_0\
    );
\blend_mult_generate[0].product11[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[5]\,
      I2 => \coeff11_reg_n_0_[4]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I4 => \coeff11_reg_n_0_[3]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(5),
      O => \blend_mult_generate[0].product11[13]_i_32_n_0\
    );
\blend_mult_generate[0].product11[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[13]_i_13_n_0\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[4]\,
      I3 => \blend_mult_generate[0].product11_reg[13]_i_11_n_5\,
      I4 => \coeff11_reg_n_0_[2]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(6),
      O => \blend_mult_generate[0].product11[13]_i_4_n_0\
    );
\blend_mult_generate[0].product11[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E888A000A000A000"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[13]_i_14_n_0\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[3]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I4 => \coeff11_reg_n_0_[1]\,
      I5 => \blend_mult_generate[0].product11_reg[13]_i_11_n_6\,
      O => \blend_mult_generate[0].product11[13]_i_5_n_0\
    );
\blend_mult_generate[0].product11[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[13]_i_2_n_0\,
      I1 => \blend_mult_generate[0].product11[13]_i_15_n_0\,
      I2 => \coeff11_reg_n_0_[5]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I4 => \blend_mult_generate[0].product11_reg[15]_i_5_n_6\,
      O => \blend_mult_generate[0].product11[13]_i_6_n_0\
    );
\blend_mult_generate[0].product11[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[13]_i_3_n_0\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].product11[13]_i_16_n_0\,
      I4 => \blend_mult_generate[0].product11[13]_i_17_n_0\,
      I5 => \blend_mult_generate[0].product11_reg[15]_i_5_n_7\,
      O => \blend_mult_generate[0].product11[13]_i_7_n_0\
    );
\blend_mult_generate[0].product11[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[13]_i_4_n_0\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[5]\,
      I3 => \blend_mult_generate[0].product11[13]_i_18_n_0\,
      I4 => \blend_mult_generate[0].product11[13]_i_19_n_0\,
      I5 => \blend_mult_generate[0].product11_reg[13]_i_11_n_4\,
      O => \blend_mult_generate[0].product11[13]_i_8_n_0\
    );
\blend_mult_generate[0].product11[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[13]_i_5_n_0\,
      I1 => \coeff11_reg_n_0_[4]\,
      I2 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I3 => \blend_mult_generate[0].product11[13]_i_13_n_0\,
      I4 => \blend_mult_generate[0].product11[13]_i_20_n_0\,
      O => \blend_mult_generate[0].product11[13]_i_9_n_0\
    );
\blend_mult_generate[0].product11[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \coeff11_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(3),
      I4 => \coeff11_reg_n_0_[8]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(5),
      O => \blend_mult_generate[0].product11[15]_i_10_n_0\
    );
\blend_mult_generate[0].product11[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[6]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I2 => \coeff11_reg_n_0_[5]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I4 => \coeff11_reg_n_0_[7]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[15]_i_11_n_0\
    );
\blend_mult_generate[0].product11[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[7]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[0].product11[15]_i_12_n_0\
    );
\blend_mult_generate[0].product11[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E37F70805000F000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[6]\,
      I2 => \coeff11_reg_n_0_[8]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I4 => \coeff11_reg_n_0_[7]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(5),
      O => \blend_mult_generate[0].product11[15]_i_13_n_0\
    );
\blend_mult_generate[0].product11[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[15]_i_11_n_0\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I2 => \coeff11_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].product11[15]_i_16_n_0\,
      I4 => \coeff11_reg_n_0_[8]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[15]_i_14_n_0\
    );
\blend_mult_generate[0].product11[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[0].product11[15]_i_15_n_0\
    );
\blend_mult_generate[0].product11[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \coeff11_reg_n_0_[7]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(4),
      O => \blend_mult_generate[0].product11[15]_i_16_n_0\
    );
\blend_mult_generate[0].product11[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[5]\,
      I1 => \blend_mult_generate[0].product11_reg[15]_i_5_n_6\,
      I2 => \blend_mult_generate[0].product11[15]_i_6_n_0\,
      I3 => \coeff11_reg_n_0_[6]\,
      I4 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I5 => \blend_mult_generate[0].product11_reg[15]_i_5_n_5\,
      O => \blend_mult_generate[0].product11[15]_i_2_n_0\
    );
\blend_mult_generate[0].product11[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \blend_mult_generate[0].product11_reg[15]_i_5_n_0\,
      I3 => \coeff11_reg_n_0_[8]\,
      I4 => \blend_mult_generate[0].product11[15]_i_7_n_0\,
      O => \blend_mult_generate[0].product11[15]_i_3_n_0\
    );
\blend_mult_generate[0].product11[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[15]_i_2_n_0\,
      I1 => \blend_mult_generate[0].product11[15]_i_8_n_0\,
      I2 => \coeff11_reg_n_0_[6]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I4 => \blend_mult_generate[0].product11_reg[15]_i_5_n_5\,
      O => \blend_mult_generate[0].product11[15]_i_4_n_0\
    );
\blend_mult_generate[0].product11[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[7]\,
      O => \blend_mult_generate[0].product11[15]_i_6_n_0\
    );
\blend_mult_generate[0].product11[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[6]\,
      I1 => \blend_mult_generate[0].product11_reg[15]_i_5_n_5\,
      I2 => \blend_mult_generate[0].product11[15]_i_15_n_0\,
      I3 => \coeff11_reg_n_0_[7]\,
      I4 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I5 => \blend_mult_generate[0].product11_reg[15]_i_5_n_0\,
      O => \blend_mult_generate[0].product11[15]_i_7_n_0\
    );
\blend_mult_generate[0].product11[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[8]\,
      I2 => \coeff11_reg_n_0_[7]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I4 => \blend_mult_generate[0].product11_reg[15]_i_5_n_0\,
      O => \blend_mult_generate[0].product11[15]_i_8_n_0\
    );
\blend_mult_generate[0].product11[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I1 => \coeff11_reg_n_0_[8]\,
      I2 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I3 => \coeff11_reg_n_0_[7]\,
      O => \blend_mult_generate[0].product11[15]_i_9_n_0\
    );
\blend_mult_generate[0].product11[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[3]\,
      I2 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[1]\,
      I4 => \coeff11_reg_n_0_[2]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(4),
      O => \blend_mult_generate[0].product11[5]_i_2_n_0\
    );
\blend_mult_generate[0].product11[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[1]\,
      I2 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[0].product11[5]_i_3_n_0\
    );
\blend_mult_generate[0].product11[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff11_reg_n_0_[1]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[5]_i_4_n_0\
    );
\blend_mult_generate[0].product11[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A95C03FC03F"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \coeff11_reg_n_0_[3]\,
      I2 => \blend_mult_generate[0].readData11Reg_reg\(3),
      I3 => \blend_mult_generate[0].product11[5]_i_9_n_0\,
      I4 => \coeff11_reg_n_0_[0]\,
      I5 => \blend_mult_generate[0].readData11Reg_reg\(4),
      O => \blend_mult_generate[0].product11[5]_i_5_n_0\
    );
\blend_mult_generate[0].product11[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \coeff11_reg_n_0_[0]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I2 => \coeff11_reg_n_0_[1]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I4 => \blend_mult_generate[0].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[2]\,
      O => \blend_mult_generate[0].product11[5]_i_6_n_0\
    );
\blend_mult_generate[0].product11[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[1]\,
      I2 => \blend_mult_generate[0].readData11Reg_reg\(4),
      I3 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[0].product11[5]_i_7_n_0\
    );
\blend_mult_generate[0].product11[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff11_reg_n_0_[0]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(3),
      O => \blend_mult_generate[0].product11[5]_i_8_n_0\
    );
\blend_mult_generate[0].product11[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(5),
      I1 => \coeff11_reg_n_0_[1]\,
      O => \blend_mult_generate[0].product11[5]_i_9_n_0\
    );
\blend_mult_generate[0].product11[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg[5]_i_1_n_4\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[0].product11[6]_i_1_n_0\
    );
\blend_mult_generate[0].product11[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[2]\,
      O => \blend_mult_generate[0].product11[9]_i_10_n_0\
    );
\blend_mult_generate[0].product11[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg[13]_i_11_n_6\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[1]\,
      I3 => \coeff11_reg_n_0_[2]\,
      I4 => \blend_mult_generate[0].readData11Reg_reg\(6),
      O => \blend_mult_generate[0].product11[9]_i_2_n_0\
    );
\blend_mult_generate[0].product11[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I2 => \blend_mult_generate[0].product11_reg[13]_i_11_n_6\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I4 => \coeff11_reg_n_0_[1]\,
      O => \blend_mult_generate[0].product11[9]_i_3_n_0\
    );
\blend_mult_generate[0].product11[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[0]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[0].product11_reg[13]_i_11_n_7\,
      O => \blend_mult_generate[0].product11[9]_i_4_n_0\
    );
\blend_mult_generate[0].product11[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \blend_mult_generate[0].product11[9]_i_2_n_0\,
      I1 => \coeff11_reg_n_0_[3]\,
      I2 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I3 => \blend_mult_generate[0].product11[13]_i_14_n_0\,
      I4 => \blend_mult_generate[0].product11[9]_i_9_n_0\,
      O => \blend_mult_generate[0].product11[9]_i_5_n_0\
    );
\blend_mult_generate[0].product11[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C369C369C369C3"
    )
        port map (
      I0 => \coeff11_reg_n_0_[1]\,
      I1 => \blend_mult_generate[0].product11_reg[13]_i_11_n_6\,
      I2 => \blend_mult_generate[0].product11[9]_i_10_n_0\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I4 => \coeff11_reg_n_0_[0]\,
      I5 => \blend_mult_generate[0].product11_reg[13]_i_11_n_7\,
      O => \blend_mult_generate[0].product11[9]_i_6_n_0\
    );
\blend_mult_generate[0].product11[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg[13]_i_11_n_7\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[0]\,
      I3 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I4 => \coeff11_reg_n_0_[1]\,
      O => \blend_mult_generate[0].product11[9]_i_7_n_0\
    );
\blend_mult_generate[0].product11[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \blend_mult_generate[0].product11_reg[5]_i_1_n_4\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[0].product11[9]_i_8_n_0\
    );
\blend_mult_generate[0].product11[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \coeff11_reg_n_0_[1]\,
      I1 => \blend_mult_generate[0].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[0].product11_reg[13]_i_11_n_6\,
      O => \blend_mult_generate[0].product11[9]_i_9_n_0\
    );
\blend_mult_generate[0].product11_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[13]_i_1_n_7\,
      Q => \blend_mult_generate[0].product11_reg\(10)
    );
\blend_mult_generate[0].product11_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[13]_i_1_n_6\,
      Q => \blend_mult_generate[0].product11_reg\(11)
    );
\blend_mult_generate[0].product11_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[13]_i_1_n_5\,
      Q => \blend_mult_generate[0].product11_reg\(12)
    );
\blend_mult_generate[0].product11_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[13]_i_1_n_4\,
      Q => \blend_mult_generate[0].product11_reg\(13)
    );
\blend_mult_generate[0].product11_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product11_reg[9]_i_1_n_0\,
      CO(3) => \blend_mult_generate[0].product11_reg[13]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product11_reg[13]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product11_reg[13]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product11_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product11[13]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product11[13]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product11[13]_i_4_n_0\,
      DI(0) => \blend_mult_generate[0].product11[13]_i_5_n_0\,
      O(3) => \blend_mult_generate[0].product11_reg[13]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product11_reg[13]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product11_reg[13]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product11_reg[13]_i_1_n_7\,
      S(3) => \blend_mult_generate[0].product11[13]_i_6_n_0\,
      S(2) => \blend_mult_generate[0].product11[13]_i_7_n_0\,
      S(1) => \blend_mult_generate[0].product11[13]_i_8_n_0\,
      S(0) => \blend_mult_generate[0].product11[13]_i_9_n_0\
    );
\blend_mult_generate[0].product11_reg[13]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product11_reg[5]_i_1_n_0\,
      CO(3) => \blend_mult_generate[0].product11_reg[13]_i_11_n_0\,
      CO(2) => \blend_mult_generate[0].product11_reg[13]_i_11_n_1\,
      CO(1) => \blend_mult_generate[0].product11_reg[13]_i_11_n_2\,
      CO(0) => \blend_mult_generate[0].product11_reg[13]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product11[13]_i_21_n_0\,
      DI(2) => \blend_mult_generate[0].product11[13]_i_22_n_0\,
      DI(1) => \blend_mult_generate[0].product11[13]_i_23_n_0\,
      DI(0) => \blend_mult_generate[0].product11[13]_i_24_n_0\,
      O(3) => \blend_mult_generate[0].product11_reg[13]_i_11_n_4\,
      O(2) => \blend_mult_generate[0].product11_reg[13]_i_11_n_5\,
      O(1) => \blend_mult_generate[0].product11_reg[13]_i_11_n_6\,
      O(0) => \blend_mult_generate[0].product11_reg[13]_i_11_n_7\,
      S(3) => \blend_mult_generate[0].product11[13]_i_25_n_0\,
      S(2) => \blend_mult_generate[0].product11[13]_i_26_n_0\,
      S(1) => \blend_mult_generate[0].product11[13]_i_27_n_0\,
      S(0) => \blend_mult_generate[0].product11[13]_i_28_n_0\
    );
\blend_mult_generate[0].product11_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[15]_i_1_n_7\,
      Q => \blend_mult_generate[0].product11_reg\(14)
    );
\blend_mult_generate[0].product11_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[15]_i_1_n_6\,
      Q => \blend_mult_generate[0].product11_reg\(15)
    );
\blend_mult_generate[0].product11_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product11_reg[13]_i_1_n_0\,
      CO(3 downto 1) => \NLW_blend_mult_generate[0].product11_reg[15]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blend_mult_generate[0].product11_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \blend_mult_generate[0].product11[15]_i_2_n_0\,
      O(3 downto 2) => \NLW_blend_mult_generate[0].product11_reg[15]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \blend_mult_generate[0].product11_reg[15]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product11_reg[15]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \blend_mult_generate[0].product11[15]_i_3_n_0\,
      S(0) => \blend_mult_generate[0].product11[15]_i_4_n_0\
    );
\blend_mult_generate[0].product11_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[0].product11_reg[13]_i_11_n_0\,
      CO(3) => \blend_mult_generate[0].product11_reg[15]_i_5_n_0\,
      CO(2) => \NLW_blend_mult_generate[0].product11_reg[15]_i_5_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[0].product11_reg[15]_i_5_n_2\,
      CO(0) => \blend_mult_generate[0].product11_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[0].product11[15]_i_9_n_0\,
      DI(1) => \blend_mult_generate[0].product11[15]_i_10_n_0\,
      DI(0) => \blend_mult_generate[0].product11[15]_i_11_n_0\,
      O(3) => \NLW_blend_mult_generate[0].product11_reg[15]_i_5_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[0].product11_reg[15]_i_5_n_5\,
      O(1) => \blend_mult_generate[0].product11_reg[15]_i_5_n_6\,
      O(0) => \blend_mult_generate[0].product11_reg[15]_i_5_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[0].product11[15]_i_12_n_0\,
      S(1) => \blend_mult_generate[0].product11[15]_i_13_n_0\,
      S(0) => \blend_mult_generate[0].product11[15]_i_14_n_0\
    );
\blend_mult_generate[0].product11_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[5]_i_1_n_7\,
      Q => \blend_mult_generate[0].product11_reg\(3)
    );
\blend_mult_generate[0].product11_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[5]_i_1_n_6\,
      Q => \blend_mult_generate[0].product11_reg\(4)
    );
\blend_mult_generate[0].product11_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[5]_i_1_n_5\,
      Q => \blend_mult_generate[0].product11_reg\(5)
    );
\blend_mult_generate[0].product11_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[0].product11_reg[5]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product11_reg[5]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product11_reg[5]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product11_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product11[5]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product11[5]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product11[5]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[0].product11_reg[5]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product11_reg[5]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product11_reg[5]_i_1_n_6\,
      O(0) => \blend_mult_generate[0].product11_reg[5]_i_1_n_7\,
      S(3) => \blend_mult_generate[0].product11[5]_i_5_n_0\,
      S(2) => \blend_mult_generate[0].product11[5]_i_6_n_0\,
      S(1) => \blend_mult_generate[0].product11[5]_i_7_n_0\,
      S(0) => \blend_mult_generate[0].product11[5]_i_8_n_0\
    );
\blend_mult_generate[0].product11_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11[6]_i_1_n_0\,
      Q => \blend_mult_generate[0].product11_reg\(6)
    );
\blend_mult_generate[0].product11_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[9]_i_1_n_6\,
      Q => \blend_mult_generate[0].product11_reg\(7)
    );
\blend_mult_generate[0].product11_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[9]_i_1_n_5\,
      Q => \blend_mult_generate[0].product11_reg\(8)
    );
\blend_mult_generate[0].product11_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[0].product11_reg[9]_i_1_n_4\,
      Q => \blend_mult_generate[0].product11_reg\(9)
    );
\blend_mult_generate[0].product11_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[0].product11_reg[9]_i_1_n_0\,
      CO(2) => \blend_mult_generate[0].product11_reg[9]_i_1_n_1\,
      CO(1) => \blend_mult_generate[0].product11_reg[9]_i_1_n_2\,
      CO(0) => \blend_mult_generate[0].product11_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[0].product11[9]_i_2_n_0\,
      DI(2) => \blend_mult_generate[0].product11[9]_i_3_n_0\,
      DI(1) => \blend_mult_generate[0].product11[9]_i_4_n_0\,
      DI(0) => \blend_mult_generate[0].product11_reg[5]_i_1_n_4\,
      O(3) => \blend_mult_generate[0].product11_reg[9]_i_1_n_4\,
      O(2) => \blend_mult_generate[0].product11_reg[9]_i_1_n_5\,
      O(1) => \blend_mult_generate[0].product11_reg[9]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[0].product11_reg[9]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[0].product11[9]_i_5_n_0\,
      S(2) => \blend_mult_generate[0].product11[9]_i_6_n_0\,
      S(1) => \blend_mult_generate[0].product11[9]_i_7_n_0\,
      S(0) => \blend_mult_generate[0].product11[9]_i_8_n_0\
    );
\blend_mult_generate[0].readData00Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(3),
      Q => \blend_mult_generate[0].readData00Reg_reg\(3)
    );
\blend_mult_generate[0].readData00Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(4),
      Q => \blend_mult_generate[0].readData00Reg_reg\(4)
    );
\blend_mult_generate[0].readData00Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(5),
      Q => \blend_mult_generate[0].readData00Reg_reg\(5)
    );
\blend_mult_generate[0].readData00Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(6),
      Q => \blend_mult_generate[0].readData00Reg_reg\(6)
    );
\blend_mult_generate[0].readData00Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(7),
      Q => \blend_mult_generate[0].readData00Reg_reg\(7)
    );
\blend_mult_generate[0].readData01Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(3),
      Q => \blend_mult_generate[0].readData01Reg_reg\(3)
    );
\blend_mult_generate[0].readData01Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(4),
      Q => \blend_mult_generate[0].readData01Reg_reg\(4)
    );
\blend_mult_generate[0].readData01Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(5),
      Q => \blend_mult_generate[0].readData01Reg_reg\(5)
    );
\blend_mult_generate[0].readData01Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(6),
      Q => \blend_mult_generate[0].readData01Reg_reg\(6)
    );
\blend_mult_generate[0].readData01Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(7),
      Q => \blend_mult_generate[0].readData01Reg_reg\(7)
    );
\blend_mult_generate[0].readData10Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(3),
      Q => \blend_mult_generate[0].readData10Reg_reg\(3)
    );
\blend_mult_generate[0].readData10Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(4),
      Q => \blend_mult_generate[0].readData10Reg_reg\(4)
    );
\blend_mult_generate[0].readData10Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(5),
      Q => \blend_mult_generate[0].readData10Reg_reg\(5)
    );
\blend_mult_generate[0].readData10Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(6),
      Q => \blend_mult_generate[0].readData10Reg_reg\(6)
    );
\blend_mult_generate[0].readData10Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(7),
      Q => \blend_mult_generate[0].readData10Reg_reg\(7)
    );
\blend_mult_generate[0].readData11Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(3),
      Q => \blend_mult_generate[0].readData11Reg_reg\(3)
    );
\blend_mult_generate[0].readData11Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(4),
      Q => \blend_mult_generate[0].readData11Reg_reg\(4)
    );
\blend_mult_generate[0].readData11Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(5),
      Q => \blend_mult_generate[0].readData11Reg_reg\(5)
    );
\blend_mult_generate[0].readData11Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(6),
      Q => \blend_mult_generate[0].readData11Reg_reg\(6)
    );
\blend_mult_generate[0].readData11Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(7),
      Q => \blend_mult_generate[0].readData11Reg_reg\(7)
    );
\blend_mult_generate[1].dOut[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[10]_i_6_n_0\,
      I1 => \blend_mult_generate[1].dOut[10]_i_21_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(7),
      I3 => \blend_mult_generate[1].product01_reg\(6),
      I4 => \blend_mult_generate[1].product10_reg\(6),
      I5 => \blend_mult_generate[1].product11_reg\(6),
      O => \blend_mult_generate[1].dOut[10]_i_10_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(5),
      I1 => \blend_mult_generate[1].dOut[10]_i_23_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(4),
      I3 => \blend_mult_generate[1].product10_reg\(4),
      I4 => \blend_mult_generate[1].product01_reg\(4),
      O => \blend_mult_generate[1].dOut[10]_i_11_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(4),
      I1 => \blend_mult_generate[1].dOut[10]_i_24_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(3),
      I3 => \blend_mult_generate[1].product10_reg\(3),
      I4 => \blend_mult_generate[1].product01_reg\(3),
      O => \blend_mult_generate[1].dOut[10]_i_12_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(3),
      I1 => \blend_mult_generate[1].dOut[10]_i_25_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(2),
      I3 => \blend_mult_generate[1].product10_reg\(2),
      I4 => \blend_mult_generate[1].product01_reg\(2),
      O => \blend_mult_generate[1].dOut[10]_i_13_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(2),
      I1 => \blend_mult_generate[1].product10_reg\(2),
      I2 => \blend_mult_generate[1].product01_reg\(2),
      I3 => \blend_mult_generate[1].product11_reg\(2),
      O => \blend_mult_generate[1].dOut[10]_i_14_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[10]_i_11_n_0\,
      I1 => \blend_mult_generate[1].dOut[10]_i_22_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(6),
      I3 => \blend_mult_generate[1].product01_reg\(5),
      I4 => \blend_mult_generate[1].product10_reg\(5),
      I5 => \blend_mult_generate[1].product11_reg\(5),
      O => \blend_mult_generate[1].dOut[10]_i_15_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[10]_i_12_n_0\,
      I1 => \blend_mult_generate[1].dOut[10]_i_23_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(5),
      I3 => \blend_mult_generate[1].product01_reg\(4),
      I4 => \blend_mult_generate[1].product10_reg\(4),
      I5 => \blend_mult_generate[1].product11_reg\(4),
      O => \blend_mult_generate[1].dOut[10]_i_16_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[10]_i_13_n_0\,
      I1 => \blend_mult_generate[1].dOut[10]_i_24_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(4),
      I3 => \blend_mult_generate[1].product01_reg\(3),
      I4 => \blend_mult_generate[1].product10_reg\(3),
      I5 => \blend_mult_generate[1].product11_reg\(3),
      O => \blend_mult_generate[1].dOut[10]_i_17_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[10]_i_14_n_0\,
      I1 => \blend_mult_generate[1].dOut[10]_i_25_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(3),
      I3 => \blend_mult_generate[1].product01_reg\(2),
      I4 => \blend_mult_generate[1].product10_reg\(2),
      I5 => \blend_mult_generate[1].product11_reg\(2),
      O => \blend_mult_generate[1].dOut[10]_i_18_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(9),
      I1 => \blend_mult_generate[1].product01_reg\(9),
      I2 => \blend_mult_generate[1].product10_reg\(9),
      O => \blend_mult_generate[1].dOut[10]_i_19_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(8),
      I1 => \blend_mult_generate[1].product01_reg\(8),
      I2 => \blend_mult_generate[1].product10_reg\(8),
      O => \blend_mult_generate[1].dOut[10]_i_20_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(7),
      I1 => \blend_mult_generate[1].product01_reg\(7),
      I2 => \blend_mult_generate[1].product10_reg\(7),
      O => \blend_mult_generate[1].dOut[10]_i_21_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(6),
      I1 => \blend_mult_generate[1].product01_reg\(6),
      I2 => \blend_mult_generate[1].product10_reg\(6),
      O => \blend_mult_generate[1].dOut[10]_i_22_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(5),
      I1 => \blend_mult_generate[1].product01_reg\(5),
      I2 => \blend_mult_generate[1].product10_reg\(5),
      O => \blend_mult_generate[1].dOut[10]_i_23_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(4),
      I1 => \blend_mult_generate[1].product01_reg\(4),
      I2 => \blend_mult_generate[1].product10_reg\(4),
      O => \blend_mult_generate[1].dOut[10]_i_24_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(3),
      I1 => \blend_mult_generate[1].product01_reg\(3),
      I2 => \blend_mult_generate[1].product10_reg\(3),
      O => \blend_mult_generate[1].dOut[10]_i_25_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(9),
      I1 => \blend_mult_generate[1].dOut[10]_i_19_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(8),
      I3 => \blend_mult_generate[1].product10_reg\(8),
      I4 => \blend_mult_generate[1].product01_reg\(8),
      O => \blend_mult_generate[1].dOut[10]_i_3_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(8),
      I1 => \blend_mult_generate[1].dOut[10]_i_20_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(7),
      I3 => \blend_mult_generate[1].product10_reg\(7),
      I4 => \blend_mult_generate[1].product01_reg\(7),
      O => \blend_mult_generate[1].dOut[10]_i_4_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(7),
      I1 => \blend_mult_generate[1].dOut[10]_i_21_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(6),
      I3 => \blend_mult_generate[1].product10_reg\(6),
      I4 => \blend_mult_generate[1].product01_reg\(6),
      O => \blend_mult_generate[1].dOut[10]_i_5_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(6),
      I1 => \blend_mult_generate[1].dOut[10]_i_22_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(5),
      I3 => \blend_mult_generate[1].product10_reg\(5),
      I4 => \blend_mult_generate[1].product01_reg\(5),
      O => \blend_mult_generate[1].dOut[10]_i_6_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[10]_i_3_n_0\,
      I1 => \blend_mult_generate[1].dOut[14]_i_13_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(10),
      I3 => \blend_mult_generate[1].product01_reg\(9),
      I4 => \blend_mult_generate[1].product10_reg\(9),
      I5 => \blend_mult_generate[1].product11_reg\(9),
      O => \blend_mult_generate[1].dOut[10]_i_7_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[10]_i_4_n_0\,
      I1 => \blend_mult_generate[1].dOut[10]_i_19_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(9),
      I3 => \blend_mult_generate[1].product01_reg\(8),
      I4 => \blend_mult_generate[1].product10_reg\(8),
      I5 => \blend_mult_generate[1].product11_reg\(8),
      O => \blend_mult_generate[1].dOut[10]_i_8_n_0\
    );
\blend_mult_generate[1].dOut[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[10]_i_5_n_0\,
      I1 => \blend_mult_generate[1].dOut[10]_i_20_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(8),
      I3 => \blend_mult_generate[1].product01_reg\(7),
      I4 => \blend_mult_generate[1].product10_reg\(7),
      I5 => \blend_mult_generate[1].product11_reg\(7),
      O => \blend_mult_generate[1].dOut[10]_i_9_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(13),
      I1 => \blend_mult_generate[1].product01_reg\(13),
      I2 => \blend_mult_generate[1].product10_reg\(13),
      O => \blend_mult_generate[1].dOut[14]_i_10_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(12),
      I1 => \blend_mult_generate[1].product01_reg\(12),
      I2 => \blend_mult_generate[1].product10_reg\(12),
      O => \blend_mult_generate[1].dOut[14]_i_11_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(11),
      I1 => \blend_mult_generate[1].product01_reg\(11),
      I2 => \blend_mult_generate[1].product10_reg\(11),
      O => \blend_mult_generate[1].dOut[14]_i_12_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(10),
      I1 => \blend_mult_generate[1].product01_reg\(10),
      I2 => \blend_mult_generate[1].product10_reg\(10),
      O => \blend_mult_generate[1].dOut[14]_i_13_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg\(14),
      I1 => \blend_mult_generate[1].product01_reg\(14),
      I2 => \blend_mult_generate[1].product10_reg\(14),
      O => \blend_mult_generate[1].dOut[14]_i_14_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(13),
      I1 => \blend_mult_generate[1].dOut[14]_i_10_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(12),
      I3 => \blend_mult_generate[1].product10_reg\(12),
      I4 => \blend_mult_generate[1].product01_reg\(12),
      O => \blend_mult_generate[1].dOut[14]_i_2_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(12),
      I1 => \blend_mult_generate[1].dOut[14]_i_11_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(11),
      I3 => \blend_mult_generate[1].product10_reg\(11),
      I4 => \blend_mult_generate[1].product01_reg\(11),
      O => \blend_mult_generate[1].dOut[14]_i_3_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(11),
      I1 => \blend_mult_generate[1].dOut[14]_i_12_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(10),
      I3 => \blend_mult_generate[1].product10_reg\(10),
      I4 => \blend_mult_generate[1].product01_reg\(10),
      O => \blend_mult_generate[1].dOut[14]_i_4_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg\(10),
      I1 => \blend_mult_generate[1].dOut[14]_i_13_n_0\,
      I2 => \blend_mult_generate[1].product11_reg\(9),
      I3 => \blend_mult_generate[1].product10_reg\(9),
      I4 => \blend_mult_generate[1].product01_reg\(9),
      O => \blend_mult_generate[1].dOut[14]_i_5_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[14]_i_2_n_0\,
      I1 => \blend_mult_generate[1].dOut[14]_i_14_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(14),
      I3 => \blend_mult_generate[1].product01_reg\(13),
      I4 => \blend_mult_generate[1].product10_reg\(13),
      I5 => \blend_mult_generate[1].product11_reg\(13),
      O => \blend_mult_generate[1].dOut[14]_i_6_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[14]_i_3_n_0\,
      I1 => \blend_mult_generate[1].dOut[14]_i_10_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(13),
      I3 => \blend_mult_generate[1].product01_reg\(12),
      I4 => \blend_mult_generate[1].product10_reg\(12),
      I5 => \blend_mult_generate[1].product11_reg\(12),
      O => \blend_mult_generate[1].dOut[14]_i_7_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[14]_i_4_n_0\,
      I1 => \blend_mult_generate[1].dOut[14]_i_11_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(12),
      I3 => \blend_mult_generate[1].product01_reg\(11),
      I4 => \blend_mult_generate[1].product10_reg\(11),
      I5 => \blend_mult_generate[1].product11_reg\(11),
      O => \blend_mult_generate[1].dOut[14]_i_8_n_0\
    );
\blend_mult_generate[1].dOut[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[14]_i_5_n_0\,
      I1 => \blend_mult_generate[1].dOut[14]_i_12_n_0\,
      I2 => \blend_mult_generate[1].product00_reg\(11),
      I3 => \blend_mult_generate[1].product01_reg\(10),
      I4 => \blend_mult_generate[1].product10_reg\(10),
      I5 => \blend_mult_generate[1].product11_reg\(10),
      O => \blend_mult_generate[1].dOut[14]_i_9_n_0\
    );
\blend_mult_generate[1].dOut[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \blend_mult_generate[1].dOut[15]_i_3_n_0\,
      I1 => \blend_mult_generate[1].product00_reg\(14),
      I2 => \blend_mult_generate[1].dOut[15]_i_4_n_0\,
      I3 => \blend_mult_generate[1].product01_reg\(14),
      I4 => \blend_mult_generate[1].product10_reg\(14),
      I5 => \blend_mult_generate[1].product11_reg\(14),
      O => \blend_mult_generate[1].dOut[15]_i_2_n_0\
    );
\blend_mult_generate[1].dOut[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \blend_mult_generate[1].product01_reg\(13),
      I1 => \blend_mult_generate[1].product10_reg\(13),
      I2 => \blend_mult_generate[1].product11_reg\(13),
      O => \blend_mult_generate[1].dOut[15]_i_3_n_0\
    );
\blend_mult_generate[1].dOut[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \blend_mult_generate[1].product10_reg\(15),
      I1 => \blend_mult_generate[1].product01_reg\(15),
      I2 => \blend_mult_generate[1].product11_reg\(15),
      I3 => \blend_mult_generate[1].product00_reg\(15),
      O => \blend_mult_generate[1].dOut[15]_i_4_n_0\
    );
\blend_mult_generate[1].dOut_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_7_out(10),
      Q => data_out_debug(10)
    );
\blend_mult_generate[1].dOut_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].dOut_reg[10]_i_2_n_0\,
      CO(3) => \blend_mult_generate[1].dOut_reg[10]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].dOut_reg[10]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].dOut_reg[10]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].dOut_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].dOut[10]_i_3_n_0\,
      DI(2) => \blend_mult_generate[1].dOut[10]_i_4_n_0\,
      DI(1) => \blend_mult_generate[1].dOut[10]_i_5_n_0\,
      DI(0) => \blend_mult_generate[1].dOut[10]_i_6_n_0\,
      O(3 downto 1) => p_7_out(10 downto 8),
      O(0) => \NLW_blend_mult_generate[1].dOut_reg[10]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[1].dOut[10]_i_7_n_0\,
      S(2) => \blend_mult_generate[1].dOut[10]_i_8_n_0\,
      S(1) => \blend_mult_generate[1].dOut[10]_i_9_n_0\,
      S(0) => \blend_mult_generate[1].dOut[10]_i_10_n_0\
    );
\blend_mult_generate[1].dOut_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[1].dOut_reg[10]_i_2_n_0\,
      CO(2) => \blend_mult_generate[1].dOut_reg[10]_i_2_n_1\,
      CO(1) => \blend_mult_generate[1].dOut_reg[10]_i_2_n_2\,
      CO(0) => \blend_mult_generate[1].dOut_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].dOut[10]_i_11_n_0\,
      DI(2) => \blend_mult_generate[1].dOut[10]_i_12_n_0\,
      DI(1) => \blend_mult_generate[1].dOut[10]_i_13_n_0\,
      DI(0) => \blend_mult_generate[1].dOut[10]_i_14_n_0\,
      O(3 downto 0) => \NLW_blend_mult_generate[1].dOut_reg[10]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \blend_mult_generate[1].dOut[10]_i_15_n_0\,
      S(2) => \blend_mult_generate[1].dOut[10]_i_16_n_0\,
      S(1) => \blend_mult_generate[1].dOut[10]_i_17_n_0\,
      S(0) => \blend_mult_generate[1].dOut[10]_i_18_n_0\
    );
\blend_mult_generate[1].dOut_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_7_out(11),
      Q => data_out_debug(11)
    );
\blend_mult_generate[1].dOut_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_7_out(12),
      Q => data_out_debug(12)
    );
\blend_mult_generate[1].dOut_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_7_out(13),
      Q => data_out_debug(13)
    );
\blend_mult_generate[1].dOut_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_7_out(14),
      Q => data_out_debug(14)
    );
\blend_mult_generate[1].dOut_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].dOut_reg[10]_i_1_n_0\,
      CO(3) => \blend_mult_generate[1].dOut_reg[14]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].dOut_reg[14]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].dOut_reg[14]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].dOut_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].dOut[14]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].dOut[14]_i_3_n_0\,
      DI(1) => \blend_mult_generate[1].dOut[14]_i_4_n_0\,
      DI(0) => \blend_mult_generate[1].dOut[14]_i_5_n_0\,
      O(3 downto 0) => p_7_out(14 downto 11),
      S(3) => \blend_mult_generate[1].dOut[14]_i_6_n_0\,
      S(2) => \blend_mult_generate[1].dOut[14]_i_7_n_0\,
      S(1) => \blend_mult_generate[1].dOut[14]_i_8_n_0\,
      S(0) => \blend_mult_generate[1].dOut[14]_i_9_n_0\
    );
\blend_mult_generate[1].dOut_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_7_out(15),
      Q => data_out_debug(15)
    );
\blend_mult_generate[1].dOut_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].dOut_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_blend_mult_generate[1].dOut_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blend_mult_generate[1].dOut_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_7_out(15),
      S(3 downto 1) => B"000",
      S(0) => \blend_mult_generate[1].dOut[15]_i_2_n_0\
    );
\blend_mult_generate[1].dOut_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_7_out(8),
      Q => data_out_debug(8)
    );
\blend_mult_generate[1].dOut_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_7_out(9),
      Q => data_out_debug(9)
    );
\blend_mult_generate[1].product00[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_97,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(2),
      O => \blend_mult_generate[1].product00[19]_i_1_n_0\
    );
\blend_mult_generate[1].product00[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => \blend_mult_generate[1].product00_reg[23]_i_3_n_7\,
      O => \blend_mult_generate[1].product00[20]_i_1_n_0\
    );
\blend_mult_generate[1].product00[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(3),
      O => \blend_mult_generate[1].product00[23]_i_10_n_0\
    );
\blend_mult_generate[1].product00[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I2 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I3 => \blend_mult_generate[1].product00[23]_i_15_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I5 => \blend_mult_generate[0].product00[9]_i_11_n_0\,
      O => \blend_mult_generate[1].product00[23]_i_11_n_0\
    );
\blend_mult_generate[1].product00[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[9]_i_11_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I2 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I3 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I4 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      O => \blend_mult_generate[1].product00[23]_i_12_n_0\
    );
\blend_mult_generate[1].product00[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I3 => coeff001_n_97,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[1].product00[23]_i_13_n_0\
    );
\blend_mult_generate[1].product00[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_97,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(3),
      O => \blend_mult_generate[1].product00[23]_i_14_n_0\
    );
\blend_mult_generate[1].product00[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_96,
      O => \blend_mult_generate[1].product00[23]_i_15_n_0\
    );
\blend_mult_generate[1].product00[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I1 => coeff001_n_93,
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => \blend_mult_generate[1].product00_reg[23]_i_3_n_4\,
      O => \blend_mult_generate[1].product00[23]_i_2_n_0\
    );
\blend_mult_generate[1].product00[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6AAAAAAAAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[23]_i_3_n_4\,
      I1 => coeff001_n_93,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I3 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I4 => coeff001_n_97,
      I5 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[1].product00[23]_i_4_n_0\
    );
\blend_mult_generate[1].product00[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I1 => coeff001_n_94,
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => \blend_mult_generate[1].product00_reg[23]_i_3_n_5\,
      O => \blend_mult_generate[1].product00[23]_i_5_n_0\
    );
\blend_mult_generate[1].product00[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I1 => coeff001_n_95,
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => \blend_mult_generate[1].product00_reg[23]_i_3_n_6\,
      O => \blend_mult_generate[1].product00[23]_i_6_n_0\
    );
\blend_mult_generate[1].product00[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => \blend_mult_generate[1].product00_reg[23]_i_3_n_7\,
      O => \blend_mult_generate[1].product00[23]_i_7_n_0\
    );
\blend_mult_generate[1].product00[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I5 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      O => \blend_mult_generate[1].product00[23]_i_8_n_0\
    );
\blend_mult_generate[1].product00[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => coeff001_n_97,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[1].product00[23]_i_9_n_0\
    );
\blend_mult_generate[1].product00[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff001_n_95,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[1].product00_reg[27]_i_14_n_5\,
      I3 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      I5 => coeff001_n_90,
      O => \blend_mult_generate[1].product00[27]_i_10_n_0\
    );
\blend_mult_generate[1].product00[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0808080A0000000"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[27]_i_14_n_6\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => coeff001_n_91,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I5 => coeff001_n_96,
      O => \blend_mult_generate[1].product00[27]_i_11_n_0\
    );
\blend_mult_generate[1].product00[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => coeff001_n_96,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[1].product00_reg[23]_i_3_n_4\,
      I3 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      I5 => coeff001_n_93,
      O => \blend_mult_generate[1].product00[27]_i_12_n_0\
    );
\blend_mult_generate[1].product00[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff001_n_96,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[1].product00_reg[27]_i_14_n_6\,
      I3 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      I5 => coeff001_n_91,
      O => \blend_mult_generate[1].product00[27]_i_13_n_0\
    );
\blend_mult_generate[1].product00[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_15_n_0\
    );
\blend_mult_generate[1].product00[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I3 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I5 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_16_n_0\
    );
\blend_mult_generate[1].product00[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_17_n_0\
    );
\blend_mult_generate[1].product00[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_18_n_0\
    );
\blend_mult_generate[1].product00[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[27]_i_15_n_0\,
      I1 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[1].product00[27]_i_23_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_19_n_0\
    );
\blend_mult_generate[1].product00[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_94,
      I3 => \blend_mult_generate[1].product00[27]_i_10_n_0\,
      I4 => \blend_mult_generate[1].product00[27]_i_11_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_2_n_0\
    );
\blend_mult_generate[1].product00[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[27]_i_16_n_0\,
      I1 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I3 => \blend_mult_generate[1].product00[27]_i_24_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_20_n_0\
    );
\blend_mult_generate[1].product00[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[27]_i_17_n_0\,
      I1 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I3 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I5 => \blend_mult_generate[1].product00[27]_i_25_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_21_n_0\
    );
\blend_mult_generate[1].product00[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[27]_i_18_n_0\,
      I1 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[1].product00[27]_i_26_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_22_n_0\
    );
\blend_mult_generate[1].product00[27]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_91,
      O => \blend_mult_generate[1].product00[27]_i_23_n_0\
    );
\blend_mult_generate[1].product00[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_93,
      O => \blend_mult_generate[1].product00[27]_i_24_n_0\
    );
\blend_mult_generate[1].product00[27]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_92,
      O => \blend_mult_generate[1].product00[27]_i_25_n_0\
    );
\blend_mult_generate[1].product00[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_94,
      O => \blend_mult_generate[1].product00[27]_i_26_n_0\
    );
\blend_mult_generate[1].product00[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0088"
    )
        port map (
      I0 => coeff001_n_95,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I3 => \blend_mult_generate[1].product00[27]_i_12_n_0\,
      I4 => \blend_mult_generate[1].product00[27]_i_13_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_3_n_0\
    );
\blend_mult_generate[1].product00[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[27]_i_12_n_0\,
      I1 => \blend_mult_generate[1].product00[27]_i_13_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      I4 => coeff001_n_95,
      O => \blend_mult_generate[1].product00[27]_i_4_n_0\
    );
\blend_mult_generate[1].product00[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff001_n_97,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[1].product00_reg[27]_i_14_n_7\,
      I3 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      I5 => coeff001_n_92,
      O => \blend_mult_generate[1].product00[27]_i_5_n_0\
    );
\blend_mult_generate[1].product00[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA955595556AAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[27]_i_2_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => coeff001_n_93,
      I4 => \blend_mult_generate[1].product00[31]_i_14_n_0\,
      I5 => \blend_mult_generate[1].product00[31]_i_13_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_6_n_0\
    );
\blend_mult_generate[1].product00[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA955595556AAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[27]_i_3_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => coeff001_n_94,
      I4 => \blend_mult_generate[1].product00[27]_i_11_n_0\,
      I5 => \blend_mult_generate[1].product00[27]_i_10_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_7_n_0\
    );
\blend_mult_generate[1].product00[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56665AAA6AAAAAAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[27]_i_4_n_0\,
      I1 => \blend_mult_generate[0].product00[9]_i_11_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I3 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[1].product00_reg[27]_i_14_n_7\,
      O => \blend_mult_generate[1].product00[27]_i_8_n_0\
    );
\blend_mult_generate[1].product00[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA6AAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[27]_i_5_n_0\,
      I1 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I3 => \blend_mult_generate[1].product00_reg[23]_i_3_n_4\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I5 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      O => \blend_mult_generate[1].product00[27]_i_9_n_0\
    );
\blend_mult_generate[1].product00[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_91,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[1].product00_reg[32]_i_3_n_5\,
      O => \blend_mult_generate[1].product00[31]_i_10_n_0\
    );
\blend_mult_generate[1].product00[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_92,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[1].product00_reg[32]_i_3_n_6\,
      O => \blend_mult_generate[1].product00[31]_i_11_n_0\
    );
\blend_mult_generate[1].product00[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0800080008000"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[27]_i_14_n_4\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => coeff001_n_94,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I5 => coeff001_n_89,
      O => \blend_mult_generate[1].product00[31]_i_12_n_0\
    );
\blend_mult_generate[1].product00[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff001_n_94,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[1].product00_reg[27]_i_14_n_4\,
      I3 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      I5 => coeff001_n_89,
      O => \blend_mult_generate[1].product00[31]_i_13_n_0\
    );
\blend_mult_generate[1].product00[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0800080008000"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[27]_i_14_n_5\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => coeff001_n_95,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(2),
      I5 => coeff001_n_90,
      O => \blend_mult_generate[1].product00[31]_i_14_n_0\
    );
\blend_mult_generate[1].product00[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_n_89,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[1].product00[31]_i_15_n_0\
    );
\blend_mult_generate[1].product00[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_90,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[1].product00_reg[32]_i_3_n_0\,
      O => \blend_mult_generate[1].product00[31]_i_16_n_0\
    );
\blend_mult_generate[1].product00[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_91,
      O => \blend_mult_generate[1].product00[31]_i_17_n_0\
    );
\blend_mult_generate[1].product00[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_92,
      O => \blend_mult_generate[1].product00[31]_i_18_n_0\
    );
\blend_mult_generate[1].product00[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff001_n_93,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[1].product00_reg[32]_i_3_n_7\,
      O => \blend_mult_generate[1].product00[31]_i_19_n_0\
    );
\blend_mult_generate[1].product00[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[31]_i_10_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I3 => \blend_mult_generate[1].product00_reg[32]_i_3_n_6\,
      I4 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I5 => \blend_mult_generate[1].readData00Reg_reg\(6),
      O => \blend_mult_generate[1].product00[31]_i_2_n_0\
    );
\blend_mult_generate[1].product00[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_93,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[1].product00_reg[32]_i_3_n_7\,
      O => \blend_mult_generate[1].product00[31]_i_20_n_0\
    );
\blend_mult_generate[1].product00[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E888A00088880000"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[31]_i_11_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I3 => \blend_mult_generate[1].product00_reg[32]_i_3_n_7\,
      I4 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I5 => \blend_mult_generate[1].readData00Reg_reg\(7),
      O => \blend_mult_generate[1].product00[31]_i_3_n_0\
    );
\blend_mult_generate[1].product00[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFF88808888000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I2 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I3 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I4 => \blend_mult_generate[1].product00_reg[32]_i_3_n_7\,
      I5 => \blend_mult_generate[1].product00[31]_i_12_n_0\,
      O => \blend_mult_generate[1].product00[31]_i_4_n_0\
    );
\blend_mult_generate[1].product00[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_93,
      I3 => \blend_mult_generate[1].product00[31]_i_13_n_0\,
      I4 => \blend_mult_generate[1].product00[31]_i_14_n_0\,
      O => \blend_mult_generate[1].product00[31]_i_5_n_0\
    );
\blend_mult_generate[1].product00[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[31]_i_2_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      I3 => \blend_mult_generate[1].product00[31]_i_16_n_0\,
      I4 => \blend_mult_generate[1].product00[31]_i_17_n_0\,
      I5 => \blend_mult_generate[1].product00_reg[32]_i_3_n_5\,
      O => \blend_mult_generate[1].product00[31]_i_6_n_0\
    );
\blend_mult_generate[1].product00[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[31]_i_3_n_0\,
      I1 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I3 => \blend_mult_generate[1].product00[31]_i_10_n_0\,
      I4 => \blend_mult_generate[1].product00[31]_i_18_n_0\,
      I5 => \blend_mult_generate[1].product00_reg[32]_i_3_n_6\,
      O => \blend_mult_generate[1].product00[31]_i_7_n_0\
    );
\blend_mult_generate[1].product00[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA9555"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[31]_i_4_n_0\,
      I1 => coeff001_n_91,
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I4 => \blend_mult_generate[1].product00[31]_i_11_n_0\,
      I5 => \blend_mult_generate[1].product00[31]_i_19_n_0\,
      O => \blend_mult_generate[1].product00[31]_i_8_n_0\
    );
\blend_mult_generate[1].product00[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA955595556AAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[31]_i_5_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => coeff001_n_92,
      I4 => \blend_mult_generate[1].product00[31]_i_12_n_0\,
      I5 => \blend_mult_generate[1].product00[31]_i_20_n_0\,
      O => \blend_mult_generate[1].product00[31]_i_9_n_0\
    );
\blend_mult_generate[1].product00[32]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[32]_i_7_n_0\,
      I1 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I3 => \blend_mult_generate[1].product00[32]_i_12_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      O => \blend_mult_generate[1].product00[32]_i_10_n_0\
    );
\blend_mult_generate[1].product00[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff001_n_91,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[1].product00_reg[32]_i_3_n_5\,
      O => \blend_mult_generate[1].product00[32]_i_11_n_0\
    );
\blend_mult_generate[1].product00[32]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_91,
      O => \blend_mult_generate[1].product00[32]_i_12_n_0\
    );
\blend_mult_generate[1].product00[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF7FFF2A008000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I1 => coeff001_n_90,
      I2 => \blend_mult_generate[1].product00_reg[32]_i_3_n_0\,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      I4 => coeff001_n_89,
      I5 => \blend_mult_generate[1].product00[32]_i_4_n_0\,
      O => \blend_mult_generate[1].product00[32]_i_2_n_0\
    );
\blend_mult_generate[1].product00[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40D5D5D5D5404040"
    )
        port map (
      I0 => \blend_mult_generate[1].product00[32]_i_11_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      I3 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[1].product00_reg[32]_i_3_n_0\,
      O => \blend_mult_generate[1].product00[32]_i_4_n_0\
    );
\blend_mult_generate[1].product00[32]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => coeff001_n_89,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I2 => coeff001_n_90,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(5),
      O => \blend_mult_generate[1].product00[32]_i_5_n_0\
    );
\blend_mult_generate[1].product00[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I1 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      O => \blend_mult_generate[1].product00[32]_i_6_n_0\
    );
\blend_mult_generate[1].product00[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      O => \blend_mult_generate[1].product00[32]_i_7_n_0\
    );
\blend_mult_generate[1].product00[32]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => coeff001_n_90,
      I1 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => coeff001_n_89,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[1].product00[32]_i_8_n_0\
    );
\blend_mult_generate[1].product00[32]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E57F70803000F000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData00Reg_reg\(3),
      I1 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I2 => \blend_mult_generate[1].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I4 => \blend_mult_generate[1].readData00Reg_reg\(4),
      I5 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      O => \blend_mult_generate[1].product00[32]_i_9_n_0\
    );
\blend_mult_generate[1].product00_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00[19]_i_1_n_0\,
      Q => \blend_mult_generate[1].product00_reg\(2)
    );
\blend_mult_generate[1].product00_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00[20]_i_1_n_0\,
      Q => \blend_mult_generate[1].product00_reg\(3)
    );
\blend_mult_generate[1].product00_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[23]_i_1_n_6\,
      Q => \blend_mult_generate[1].product00_reg\(4)
    );
\blend_mult_generate[1].product00_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[23]_i_1_n_5\,
      Q => \blend_mult_generate[1].product00_reg\(5)
    );
\blend_mult_generate[1].product00_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[23]_i_1_n_4\,
      Q => \blend_mult_generate[1].product00_reg\(6)
    );
\blend_mult_generate[1].product00_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[1].product00_reg[23]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product00_reg[23]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product00_reg[23]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product00_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product00[23]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product00_reg[23]_i_3_n_5\,
      DI(1) => \blend_mult_generate[1].product00_reg[23]_i_3_n_6\,
      DI(0) => \blend_mult_generate[1].product00_reg[23]_i_3_n_7\,
      O(3) => \blend_mult_generate[1].product00_reg[23]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product00_reg[23]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product00_reg[23]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[1].product00_reg[23]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[1].product00[23]_i_4_n_0\,
      S(2) => \blend_mult_generate[1].product00[23]_i_5_n_0\,
      S(1) => \blend_mult_generate[1].product00[23]_i_6_n_0\,
      S(0) => \blend_mult_generate[1].product00[23]_i_7_n_0\
    );
\blend_mult_generate[1].product00_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[1].product00_reg[23]_i_3_n_0\,
      CO(2) => \blend_mult_generate[1].product00_reg[23]_i_3_n_1\,
      CO(1) => \blend_mult_generate[1].product00_reg[23]_i_3_n_2\,
      CO(0) => \blend_mult_generate[1].product00_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product00[23]_i_8_n_0\,
      DI(2) => \blend_mult_generate[1].product00[23]_i_9_n_0\,
      DI(1) => \blend_mult_generate[1].product00[23]_i_10_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[1].product00_reg[23]_i_3_n_4\,
      O(2) => \blend_mult_generate[1].product00_reg[23]_i_3_n_5\,
      O(1) => \blend_mult_generate[1].product00_reg[23]_i_3_n_6\,
      O(0) => \blend_mult_generate[1].product00_reg[23]_i_3_n_7\,
      S(3) => \blend_mult_generate[1].product00[23]_i_11_n_0\,
      S(2) => \blend_mult_generate[1].product00[23]_i_12_n_0\,
      S(1) => \blend_mult_generate[1].product00[23]_i_13_n_0\,
      S(0) => \blend_mult_generate[1].product00[23]_i_14_n_0\
    );
\blend_mult_generate[1].product00_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[27]_i_1_n_7\,
      Q => \blend_mult_generate[1].product00_reg\(7)
    );
\blend_mult_generate[1].product00_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[27]_i_1_n_6\,
      Q => \blend_mult_generate[1].product00_reg\(8)
    );
\blend_mult_generate[1].product00_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[27]_i_1_n_5\,
      Q => \blend_mult_generate[1].product00_reg\(9)
    );
\blend_mult_generate[1].product00_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[27]_i_1_n_4\,
      Q => \blend_mult_generate[1].product00_reg\(10)
    );
\blend_mult_generate[1].product00_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product00_reg[23]_i_1_n_0\,
      CO(3) => \blend_mult_generate[1].product00_reg[27]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product00_reg[27]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product00_reg[27]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product00_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product00[27]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product00[27]_i_3_n_0\,
      DI(1) => \blend_mult_generate[1].product00[27]_i_4_n_0\,
      DI(0) => \blend_mult_generate[1].product00[27]_i_5_n_0\,
      O(3) => \blend_mult_generate[1].product00_reg[27]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product00_reg[27]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product00_reg[27]_i_1_n_6\,
      O(0) => \blend_mult_generate[1].product00_reg[27]_i_1_n_7\,
      S(3) => \blend_mult_generate[1].product00[27]_i_6_n_0\,
      S(2) => \blend_mult_generate[1].product00[27]_i_7_n_0\,
      S(1) => \blend_mult_generate[1].product00[27]_i_8_n_0\,
      S(0) => \blend_mult_generate[1].product00[27]_i_9_n_0\
    );
\blend_mult_generate[1].product00_reg[27]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product00_reg[23]_i_3_n_0\,
      CO(3) => \blend_mult_generate[1].product00_reg[27]_i_14_n_0\,
      CO(2) => \blend_mult_generate[1].product00_reg[27]_i_14_n_1\,
      CO(1) => \blend_mult_generate[1].product00_reg[27]_i_14_n_2\,
      CO(0) => \blend_mult_generate[1].product00_reg[27]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product00[27]_i_15_n_0\,
      DI(2) => \blend_mult_generate[1].product00[27]_i_16_n_0\,
      DI(1) => \blend_mult_generate[1].product00[27]_i_17_n_0\,
      DI(0) => \blend_mult_generate[1].product00[27]_i_18_n_0\,
      O(3) => \blend_mult_generate[1].product00_reg[27]_i_14_n_4\,
      O(2) => \blend_mult_generate[1].product00_reg[27]_i_14_n_5\,
      O(1) => \blend_mult_generate[1].product00_reg[27]_i_14_n_6\,
      O(0) => \blend_mult_generate[1].product00_reg[27]_i_14_n_7\,
      S(3) => \blend_mult_generate[1].product00[27]_i_19_n_0\,
      S(2) => \blend_mult_generate[1].product00[27]_i_20_n_0\,
      S(1) => \blend_mult_generate[1].product00[27]_i_21_n_0\,
      S(0) => \blend_mult_generate[1].product00[27]_i_22_n_0\
    );
\blend_mult_generate[1].product00_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[31]_i_1_n_7\,
      Q => \blend_mult_generate[1].product00_reg\(11)
    );
\blend_mult_generate[1].product00_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[31]_i_1_n_6\,
      Q => \blend_mult_generate[1].product00_reg\(12)
    );
\blend_mult_generate[1].product00_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[31]_i_1_n_5\,
      Q => \blend_mult_generate[1].product00_reg\(13)
    );
\blend_mult_generate[1].product00_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[31]_i_1_n_4\,
      Q => \blend_mult_generate[1].product00_reg\(14)
    );
\blend_mult_generate[1].product00_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product00_reg[27]_i_1_n_0\,
      CO(3) => \blend_mult_generate[1].product00_reg[31]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product00_reg[31]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product00_reg[31]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product00_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product00[31]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product00[31]_i_3_n_0\,
      DI(1) => \blend_mult_generate[1].product00[31]_i_4_n_0\,
      DI(0) => \blend_mult_generate[1].product00[31]_i_5_n_0\,
      O(3) => \blend_mult_generate[1].product00_reg[31]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product00_reg[31]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product00_reg[31]_i_1_n_6\,
      O(0) => \blend_mult_generate[1].product00_reg[31]_i_1_n_7\,
      S(3) => \blend_mult_generate[1].product00[31]_i_6_n_0\,
      S(2) => \blend_mult_generate[1].product00[31]_i_7_n_0\,
      S(1) => \blend_mult_generate[1].product00[31]_i_8_n_0\,
      S(0) => \blend_mult_generate[1].product00[31]_i_9_n_0\
    );
\blend_mult_generate[1].product00_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product00_reg[32]_i_1_n_7\,
      Q => \blend_mult_generate[1].product00_reg\(15)
    );
\blend_mult_generate[1].product00_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product00_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_blend_mult_generate[1].product00_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blend_mult_generate[1].product00_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \blend_mult_generate[1].product00_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \blend_mult_generate[1].product00[32]_i_2_n_0\
    );
\blend_mult_generate[1].product00_reg[32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product00_reg[27]_i_14_n_0\,
      CO(3) => \blend_mult_generate[1].product00_reg[32]_i_3_n_0\,
      CO(2) => \NLW_blend_mult_generate[1].product00_reg[32]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[1].product00_reg[32]_i_3_n_2\,
      CO(0) => \blend_mult_generate[1].product00_reg[32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[1].product00[32]_i_5_n_0\,
      DI(1) => \blend_mult_generate[1].product00[32]_i_6_n_0\,
      DI(0) => \blend_mult_generate[1].product00[32]_i_7_n_0\,
      O(3) => \NLW_blend_mult_generate[1].product00_reg[32]_i_3_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[1].product00_reg[32]_i_3_n_5\,
      O(1) => \blend_mult_generate[1].product00_reg[32]_i_3_n_6\,
      O(0) => \blend_mult_generate[1].product00_reg[32]_i_3_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[1].product00[32]_i_8_n_0\,
      S(1) => \blend_mult_generate[1].product00[32]_i_9_n_0\,
      S(0) => \blend_mult_generate[1].product00[32]_i_10_n_0\
    );
\blend_mult_generate[1].product01[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff01_reg_n_0_[0]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(2),
      O => \blend_mult_generate[1].product01[19]_i_1_n_0\
    );
\blend_mult_generate[1].product01[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I1 => \coeff01_reg_n_0_[1]\,
      I2 => \blend_mult_generate[1].product01_reg[23]_i_3_n_7\,
      O => \blend_mult_generate[1].product01[20]_i_1_n_0\
    );
\blend_mult_generate[1].product01[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff01_reg_n_0_[1]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(3),
      O => \blend_mult_generate[1].product01[23]_i_10_n_0\
    );
\blend_mult_generate[1].product01[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I2 => \coeff01_reg_n_0_[3]\,
      I3 => \blend_mult_generate[1].product01[23]_i_15_n_0\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I5 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[1].product01[23]_i_11_n_0\
    );
\blend_mult_generate[1].product01[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \coeff01_reg_n_0_[0]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I2 => \coeff01_reg_n_0_[1]\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I4 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[2]\,
      O => \blend_mult_generate[1].product01[23]_i_12_n_0\
    );
\blend_mult_generate[1].product01[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[1]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I3 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[1].product01[23]_i_13_n_0\
    );
\blend_mult_generate[1].product01[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff01_reg_n_0_[0]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(3),
      O => \blend_mult_generate[1].product01[23]_i_14_n_0\
    );
\blend_mult_generate[1].product01[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I1 => \coeff01_reg_n_0_[1]\,
      O => \blend_mult_generate[1].product01[23]_i_15_n_0\
    );
\blend_mult_generate[1].product01[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I1 => \coeff01_reg_n_0_[4]\,
      I2 => \blend_mult_generate[1].product01_reg[23]_i_3_n_4\,
      O => \blend_mult_generate[1].product01[23]_i_2_n_0\
    );
\blend_mult_generate[1].product01[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \blend_mult_generate[1].product01_reg[23]_i_3_n_4\,
      I1 => \coeff01_reg_n_0_[4]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I3 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I4 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[1].product01[23]_i_4_n_0\
    );
\blend_mult_generate[1].product01[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I1 => \coeff01_reg_n_0_[3]\,
      I2 => \blend_mult_generate[1].product01_reg[23]_i_3_n_5\,
      O => \blend_mult_generate[1].product01[23]_i_5_n_0\
    );
\blend_mult_generate[1].product01[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I1 => \coeff01_reg_n_0_[2]\,
      I2 => \blend_mult_generate[1].product01_reg[23]_i_3_n_6\,
      O => \blend_mult_generate[1].product01[23]_i_6_n_0\
    );
\blend_mult_generate[1].product01[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I1 => \coeff01_reg_n_0_[1]\,
      I2 => \blend_mult_generate[1].product01_reg[23]_i_3_n_7\,
      O => \blend_mult_generate[1].product01[23]_i_7_n_0\
    );
\blend_mult_generate[1].product01[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \coeff01_reg_n_0_[3]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[1]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I5 => \coeff01_reg_n_0_[2]\,
      O => \blend_mult_generate[1].product01[23]_i_8_n_0\
    );
\blend_mult_generate[1].product01[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[1]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[1].product01[23]_i_9_n_0\
    );
\blend_mult_generate[1].product01[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[1].product01_reg[27]_i_14_n_5\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I4 => \coeff01_reg_n_0_[7]\,
      O => \blend_mult_generate[1].product01[27]_i_10_n_0\
    );
\blend_mult_generate[1].product01[27]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888A000"
    )
        port map (
      I0 => \blend_mult_generate[1].product01_reg[27]_i_14_n_6\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[6]\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I4 => \coeff01_reg_n_0_[1]\,
      O => \blend_mult_generate[1].product01[27]_i_11_n_0\
    );
\blend_mult_generate[1].product01[27]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \coeff01_reg_n_0_[1]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I2 => \blend_mult_generate[1].product01_reg[23]_i_3_n_4\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I4 => \coeff01_reg_n_0_[4]\,
      O => \blend_mult_generate[1].product01[27]_i_12_n_0\
    );
\blend_mult_generate[1].product01[27]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff01_reg_n_0_[1]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[1].product01_reg[27]_i_14_n_6\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I4 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product01[27]_i_13_n_0\
    );
\blend_mult_generate[1].product01[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[5]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[4]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product01[27]_i_15_n_0\
    );
\blend_mult_generate[1].product01[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[4]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I3 => \coeff01_reg_n_0_[5]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I5 => \coeff01_reg_n_0_[3]\,
      O => \blend_mult_generate[1].product01[27]_i_16_n_0\
    );
\blend_mult_generate[1].product01[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[3]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[4]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[2]\,
      O => \blend_mult_generate[1].product01[27]_i_17_n_0\
    );
\blend_mult_generate[1].product01[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[1]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[3]\,
      O => \blend_mult_generate[1].product01[27]_i_18_n_0\
    );
\blend_mult_generate[1].product01[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[27]_i_15_n_0\,
      I1 => \coeff01_reg_n_0_[5]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \blend_mult_generate[1].product01[27]_i_23_n_0\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[7]\,
      O => \blend_mult_generate[1].product01[27]_i_19_n_0\
    );
\blend_mult_generate[1].product01[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[3]\,
      I2 => \blend_mult_generate[1].product01[27]_i_10_n_0\,
      I3 => \blend_mult_generate[1].product01[27]_i_11_n_0\,
      O => \blend_mult_generate[1].product01[27]_i_2_n_0\
    );
\blend_mult_generate[1].product01[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[27]_i_16_n_0\,
      I1 => \coeff01_reg_n_0_[5]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I3 => \blend_mult_generate[1].product01[27]_i_24_n_0\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product01[27]_i_20_n_0\
    );
\blend_mult_generate[1].product01[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[27]_i_17_n_0\,
      I1 => \coeff01_reg_n_0_[4]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I3 => \coeff01_reg_n_0_[3]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I5 => \blend_mult_generate[1].product01[27]_i_25_n_0\,
      O => \blend_mult_generate[1].product01[27]_i_21_n_0\
    );
\blend_mult_generate[1].product01[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[27]_i_18_n_0\,
      I1 => \coeff01_reg_n_0_[2]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \blend_mult_generate[1].product01[27]_i_26_n_0\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[4]\,
      O => \blend_mult_generate[1].product01[27]_i_22_n_0\
    );
\blend_mult_generate[1].product01[27]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product01[27]_i_23_n_0\
    );
\blend_mult_generate[1].product01[27]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I1 => \coeff01_reg_n_0_[4]\,
      O => \blend_mult_generate[1].product01[27]_i_24_n_0\
    );
\blend_mult_generate[1].product01[27]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[5]\,
      O => \blend_mult_generate[1].product01[27]_i_25_n_0\
    );
\blend_mult_generate[1].product01[27]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[3]\,
      O => \blend_mult_generate[1].product01[27]_i_26_n_0\
    );
\blend_mult_generate[1].product01[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0A"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I2 => \blend_mult_generate[1].product01[27]_i_12_n_0\,
      I3 => \blend_mult_generate[1].product01[27]_i_13_n_0\,
      O => \blend_mult_generate[1].product01[27]_i_3_n_0\
    );
\blend_mult_generate[1].product01[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[27]_i_12_n_0\,
      I1 => \blend_mult_generate[1].product01[27]_i_13_n_0\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I3 => \coeff01_reg_n_0_[2]\,
      O => \blend_mult_generate[1].product01[27]_i_4_n_0\
    );
\blend_mult_generate[1].product01[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff01_reg_n_0_[0]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[1].product01_reg[27]_i_14_n_7\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I4 => \coeff01_reg_n_0_[5]\,
      O => \blend_mult_generate[1].product01[27]_i_5_n_0\
    );
\blend_mult_generate[1].product01[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[27]_i_2_n_0\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[4]\,
      I3 => \blend_mult_generate[1].product01[31]_i_14_n_0\,
      I4 => \blend_mult_generate[1].product01[31]_i_13_n_0\,
      O => \blend_mult_generate[1].product01[27]_i_6_n_0\
    );
\blend_mult_generate[1].product01[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[27]_i_3_n_0\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[3]\,
      I3 => \blend_mult_generate[1].product01[27]_i_11_n_0\,
      I4 => \blend_mult_generate[1].product01[27]_i_10_n_0\,
      O => \blend_mult_generate[1].product01[27]_i_7_n_0\
    );
\blend_mult_generate[1].product01[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56665AAA6AAAAAAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[27]_i_4_n_0\,
      I1 => \coeff01_reg_n_0_[0]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I3 => \coeff01_reg_n_0_[5]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I5 => \blend_mult_generate[1].product01_reg[27]_i_14_n_7\,
      O => \blend_mult_generate[1].product01[27]_i_8_n_0\
    );
\blend_mult_generate[1].product01[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA6AAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[27]_i_5_n_0\,
      I1 => \coeff01_reg_n_0_[4]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I3 => \blend_mult_generate[1].product01_reg[23]_i_3_n_4\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I5 => \coeff01_reg_n_0_[1]\,
      O => \blend_mult_generate[1].product01[27]_i_9_n_0\
    );
\blend_mult_generate[1].product01[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[6]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[1].product01_reg[32]_i_3_n_5\,
      O => \blend_mult_generate[1].product01[31]_i_10_n_0\
    );
\blend_mult_generate[1].product01[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[5]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[1].product01_reg[32]_i_3_n_6\,
      O => \blend_mult_generate[1].product01[31]_i_11_n_0\
    );
\blend_mult_generate[1].product01[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA808080"
    )
        port map (
      I0 => \blend_mult_generate[1].product01_reg[27]_i_14_n_4\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[3]\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I4 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product01[31]_i_12_n_0\
    );
\blend_mult_generate[1].product01[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff01_reg_n_0_[3]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[1].product01_reg[27]_i_14_n_4\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I4 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product01[31]_i_13_n_0\
    );
\blend_mult_generate[1].product01[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA808080"
    )
        port map (
      I0 => \blend_mult_generate[1].product01_reg[27]_i_14_n_5\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[2]\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(2),
      I4 => \coeff01_reg_n_0_[7]\,
      O => \blend_mult_generate[1].product01[31]_i_14_n_0\
    );
\blend_mult_generate[1].product01[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[7]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[1].product01_reg[32]_i_3_n_0\,
      O => \blend_mult_generate[1].product01[31]_i_15_n_0\
    );
\blend_mult_generate[1].product01[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I1 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product01[31]_i_16_n_0\
    );
\blend_mult_generate[1].product01[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I1 => \coeff01_reg_n_0_[5]\,
      O => \blend_mult_generate[1].product01[31]_i_17_n_0\
    );
\blend_mult_generate[1].product01[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \coeff01_reg_n_0_[4]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[1].product01_reg[32]_i_3_n_7\,
      O => \blend_mult_generate[1].product01[31]_i_18_n_0\
    );
\blend_mult_generate[1].product01[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[5]\,
      O => \blend_mult_generate[1].product01[31]_i_19_n_0\
    );
\blend_mult_generate[1].product01[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[31]_i_10_n_0\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[7]\,
      I3 => \blend_mult_generate[1].product01_reg[32]_i_3_n_6\,
      I4 => \coeff01_reg_n_0_[5]\,
      I5 => \blend_mult_generate[1].readData01Reg_reg\(6),
      O => \blend_mult_generate[1].product01[31]_i_2_n_0\
    );
\blend_mult_generate[1].product01[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E888A00088880000"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[31]_i_11_n_0\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[4]\,
      I3 => \blend_mult_generate[1].product01_reg[32]_i_3_n_7\,
      I4 => \coeff01_reg_n_0_[6]\,
      I5 => \blend_mult_generate[1].readData01Reg_reg\(7),
      O => \blend_mult_generate[1].product01[31]_i_3_n_0\
    );
\blend_mult_generate[1].product01[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFF88808888000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[5]\,
      I2 => \coeff01_reg_n_0_[4]\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I4 => \blend_mult_generate[1].product01_reg[32]_i_3_n_7\,
      I5 => \blend_mult_generate[1].product01[31]_i_12_n_0\,
      O => \blend_mult_generate[1].product01[31]_i_4_n_0\
    );
\blend_mult_generate[1].product01[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[4]\,
      I2 => \blend_mult_generate[1].product01[31]_i_13_n_0\,
      I3 => \blend_mult_generate[1].product01[31]_i_14_n_0\,
      O => \blend_mult_generate[1].product01[31]_i_5_n_0\
    );
\blend_mult_generate[1].product01[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[31]_i_2_n_0\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[8]\,
      I3 => \blend_mult_generate[1].product01[31]_i_15_n_0\,
      I4 => \blend_mult_generate[1].product01[31]_i_16_n_0\,
      I5 => \blend_mult_generate[1].product01_reg[32]_i_3_n_5\,
      O => \blend_mult_generate[1].product01[31]_i_6_n_0\
    );
\blend_mult_generate[1].product01[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[31]_i_3_n_0\,
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I3 => \blend_mult_generate[1].product01[31]_i_10_n_0\,
      I4 => \blend_mult_generate[1].product01[31]_i_17_n_0\,
      I5 => \blend_mult_generate[1].product01_reg[32]_i_3_n_6\,
      O => \blend_mult_generate[1].product01[31]_i_7_n_0\
    );
\blend_mult_generate[1].product01[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[31]_i_4_n_0\,
      I1 => \coeff01_reg_n_0_[6]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I3 => \blend_mult_generate[1].product01[31]_i_11_n_0\,
      I4 => \blend_mult_generate[1].product01[31]_i_18_n_0\,
      O => \blend_mult_generate[1].product01[31]_i_8_n_0\
    );
\blend_mult_generate[1].product01[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[31]_i_5_n_0\,
      I1 => \blend_mult_generate[1].product01[31]_i_19_n_0\,
      I2 => \blend_mult_generate[1].product01[31]_i_12_n_0\,
      I3 => \blend_mult_generate[1].product01_reg[32]_i_3_n_7\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I5 => \coeff01_reg_n_0_[4]\,
      O => \blend_mult_generate[1].product01[31]_i_9_n_0\
    );
\blend_mult_generate[1].product01[32]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product01[32]_i_7_n_0\,
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I3 => \blend_mult_generate[1].product01[32]_i_12_n_0\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product01[32]_i_10_n_0\
    );
\blend_mult_generate[1].product01[32]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product01[32]_i_11_n_0\
    );
\blend_mult_generate[1].product01[32]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I1 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product01[32]_i_12_n_0\
    );
\blend_mult_generate[1].product01[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \blend_mult_generate[1].product01_reg[32]_i_3_n_0\,
      I3 => \coeff01_reg_n_0_[8]\,
      I4 => \blend_mult_generate[1].product01[32]_i_4_n_0\,
      O => \blend_mult_generate[1].product01[32]_i_2_n_0\
    );
\blend_mult_generate[1].product01[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[6]\,
      I1 => \blend_mult_generate[1].product01_reg[32]_i_3_n_5\,
      I2 => \blend_mult_generate[1].product01[32]_i_11_n_0\,
      I3 => \coeff01_reg_n_0_[7]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(7),
      I5 => \blend_mult_generate[1].product01_reg[32]_i_3_n_0\,
      O => \blend_mult_generate[1].product01[32]_i_4_n_0\
    );
\blend_mult_generate[1].product01[32]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[8]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I2 => \coeff01_reg_n_0_[7]\,
      I3 => \blend_mult_generate[1].readData01Reg_reg\(5),
      O => \blend_mult_generate[1].product01[32]_i_5_n_0\
    );
\blend_mult_generate[1].product01[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[6]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product01[32]_i_6_n_0\
    );
\blend_mult_generate[1].product01[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[6]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[7]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[5]\,
      O => \blend_mult_generate[1].product01[32]_i_7_n_0\
    );
\blend_mult_generate[1].product01[32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[7]\,
      I1 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product01[32]_i_8_n_0\
    );
\blend_mult_generate[1].product01[32]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E57F70803000F000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[6]\,
      I2 => \blend_mult_generate[1].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[7]\,
      I4 => \blend_mult_generate[1].readData01Reg_reg\(4),
      I5 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product01[32]_i_9_n_0\
    );
\blend_mult_generate[1].product01_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01[19]_i_1_n_0\,
      Q => \blend_mult_generate[1].product01_reg\(2)
    );
\blend_mult_generate[1].product01_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01[20]_i_1_n_0\,
      Q => \blend_mult_generate[1].product01_reg\(3)
    );
\blend_mult_generate[1].product01_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[23]_i_1_n_6\,
      Q => \blend_mult_generate[1].product01_reg\(4)
    );
\blend_mult_generate[1].product01_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[23]_i_1_n_5\,
      Q => \blend_mult_generate[1].product01_reg\(5)
    );
\blend_mult_generate[1].product01_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[23]_i_1_n_4\,
      Q => \blend_mult_generate[1].product01_reg\(6)
    );
\blend_mult_generate[1].product01_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[1].product01_reg[23]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product01_reg[23]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product01_reg[23]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product01_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product01[23]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product01_reg[23]_i_3_n_5\,
      DI(1) => \blend_mult_generate[1].product01_reg[23]_i_3_n_6\,
      DI(0) => \blend_mult_generate[1].product01_reg[23]_i_3_n_7\,
      O(3) => \blend_mult_generate[1].product01_reg[23]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product01_reg[23]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product01_reg[23]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[1].product01_reg[23]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[1].product01[23]_i_4_n_0\,
      S(2) => \blend_mult_generate[1].product01[23]_i_5_n_0\,
      S(1) => \blend_mult_generate[1].product01[23]_i_6_n_0\,
      S(0) => \blend_mult_generate[1].product01[23]_i_7_n_0\
    );
\blend_mult_generate[1].product01_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[1].product01_reg[23]_i_3_n_0\,
      CO(2) => \blend_mult_generate[1].product01_reg[23]_i_3_n_1\,
      CO(1) => \blend_mult_generate[1].product01_reg[23]_i_3_n_2\,
      CO(0) => \blend_mult_generate[1].product01_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product01[23]_i_8_n_0\,
      DI(2) => \blend_mult_generate[1].product01[23]_i_9_n_0\,
      DI(1) => \blend_mult_generate[1].product01[23]_i_10_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[1].product01_reg[23]_i_3_n_4\,
      O(2) => \blend_mult_generate[1].product01_reg[23]_i_3_n_5\,
      O(1) => \blend_mult_generate[1].product01_reg[23]_i_3_n_6\,
      O(0) => \blend_mult_generate[1].product01_reg[23]_i_3_n_7\,
      S(3) => \blend_mult_generate[1].product01[23]_i_11_n_0\,
      S(2) => \blend_mult_generate[1].product01[23]_i_12_n_0\,
      S(1) => \blend_mult_generate[1].product01[23]_i_13_n_0\,
      S(0) => \blend_mult_generate[1].product01[23]_i_14_n_0\
    );
\blend_mult_generate[1].product01_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[27]_i_1_n_7\,
      Q => \blend_mult_generate[1].product01_reg\(7)
    );
\blend_mult_generate[1].product01_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[27]_i_1_n_6\,
      Q => \blend_mult_generate[1].product01_reg\(8)
    );
\blend_mult_generate[1].product01_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[27]_i_1_n_5\,
      Q => \blend_mult_generate[1].product01_reg\(9)
    );
\blend_mult_generate[1].product01_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[27]_i_1_n_4\,
      Q => \blend_mult_generate[1].product01_reg\(10)
    );
\blend_mult_generate[1].product01_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product01_reg[23]_i_1_n_0\,
      CO(3) => \blend_mult_generate[1].product01_reg[27]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product01_reg[27]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product01_reg[27]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product01_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product01[27]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product01[27]_i_3_n_0\,
      DI(1) => \blend_mult_generate[1].product01[27]_i_4_n_0\,
      DI(0) => \blend_mult_generate[1].product01[27]_i_5_n_0\,
      O(3) => \blend_mult_generate[1].product01_reg[27]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product01_reg[27]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product01_reg[27]_i_1_n_6\,
      O(0) => \blend_mult_generate[1].product01_reg[27]_i_1_n_7\,
      S(3) => \blend_mult_generate[1].product01[27]_i_6_n_0\,
      S(2) => \blend_mult_generate[1].product01[27]_i_7_n_0\,
      S(1) => \blend_mult_generate[1].product01[27]_i_8_n_0\,
      S(0) => \blend_mult_generate[1].product01[27]_i_9_n_0\
    );
\blend_mult_generate[1].product01_reg[27]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product01_reg[23]_i_3_n_0\,
      CO(3) => \blend_mult_generate[1].product01_reg[27]_i_14_n_0\,
      CO(2) => \blend_mult_generate[1].product01_reg[27]_i_14_n_1\,
      CO(1) => \blend_mult_generate[1].product01_reg[27]_i_14_n_2\,
      CO(0) => \blend_mult_generate[1].product01_reg[27]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product01[27]_i_15_n_0\,
      DI(2) => \blend_mult_generate[1].product01[27]_i_16_n_0\,
      DI(1) => \blend_mult_generate[1].product01[27]_i_17_n_0\,
      DI(0) => \blend_mult_generate[1].product01[27]_i_18_n_0\,
      O(3) => \blend_mult_generate[1].product01_reg[27]_i_14_n_4\,
      O(2) => \blend_mult_generate[1].product01_reg[27]_i_14_n_5\,
      O(1) => \blend_mult_generate[1].product01_reg[27]_i_14_n_6\,
      O(0) => \blend_mult_generate[1].product01_reg[27]_i_14_n_7\,
      S(3) => \blend_mult_generate[1].product01[27]_i_19_n_0\,
      S(2) => \blend_mult_generate[1].product01[27]_i_20_n_0\,
      S(1) => \blend_mult_generate[1].product01[27]_i_21_n_0\,
      S(0) => \blend_mult_generate[1].product01[27]_i_22_n_0\
    );
\blend_mult_generate[1].product01_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[31]_i_1_n_7\,
      Q => \blend_mult_generate[1].product01_reg\(11)
    );
\blend_mult_generate[1].product01_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[31]_i_1_n_6\,
      Q => \blend_mult_generate[1].product01_reg\(12)
    );
\blend_mult_generate[1].product01_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[31]_i_1_n_5\,
      Q => \blend_mult_generate[1].product01_reg\(13)
    );
\blend_mult_generate[1].product01_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[31]_i_1_n_4\,
      Q => \blend_mult_generate[1].product01_reg\(14)
    );
\blend_mult_generate[1].product01_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product01_reg[27]_i_1_n_0\,
      CO(3) => \blend_mult_generate[1].product01_reg[31]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product01_reg[31]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product01_reg[31]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product01_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product01[31]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product01[31]_i_3_n_0\,
      DI(1) => \blend_mult_generate[1].product01[31]_i_4_n_0\,
      DI(0) => \blend_mult_generate[1].product01[31]_i_5_n_0\,
      O(3) => \blend_mult_generate[1].product01_reg[31]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product01_reg[31]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product01_reg[31]_i_1_n_6\,
      O(0) => \blend_mult_generate[1].product01_reg[31]_i_1_n_7\,
      S(3) => \blend_mult_generate[1].product01[31]_i_6_n_0\,
      S(2) => \blend_mult_generate[1].product01[31]_i_7_n_0\,
      S(1) => \blend_mult_generate[1].product01[31]_i_8_n_0\,
      S(0) => \blend_mult_generate[1].product01[31]_i_9_n_0\
    );
\blend_mult_generate[1].product01_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product01_reg[32]_i_1_n_7\,
      Q => \blend_mult_generate[1].product01_reg\(15)
    );
\blend_mult_generate[1].product01_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product01_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_blend_mult_generate[1].product01_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blend_mult_generate[1].product01_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \blend_mult_generate[1].product01_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \blend_mult_generate[1].product01[32]_i_2_n_0\
    );
\blend_mult_generate[1].product01_reg[32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product01_reg[27]_i_14_n_0\,
      CO(3) => \blend_mult_generate[1].product01_reg[32]_i_3_n_0\,
      CO(2) => \NLW_blend_mult_generate[1].product01_reg[32]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[1].product01_reg[32]_i_3_n_2\,
      CO(0) => \blend_mult_generate[1].product01_reg[32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[1].product01[32]_i_5_n_0\,
      DI(1) => \blend_mult_generate[1].product01[32]_i_6_n_0\,
      DI(0) => \blend_mult_generate[1].product01[32]_i_7_n_0\,
      O(3) => \NLW_blend_mult_generate[1].product01_reg[32]_i_3_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[1].product01_reg[32]_i_3_n_5\,
      O(1) => \blend_mult_generate[1].product01_reg[32]_i_3_n_6\,
      O(0) => \blend_mult_generate[1].product01_reg[32]_i_3_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[1].product01[32]_i_8_n_0\,
      S(1) => \blend_mult_generate[1].product01[32]_i_9_n_0\,
      S(0) => \blend_mult_generate[1].product01[32]_i_10_n_0\
    );
\blend_mult_generate[1].product10[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff101_n_97,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(2),
      O => \blend_mult_generate[1].product10[19]_i_1_n_0\
    );
\blend_mult_generate[1].product10[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => \blend_mult_generate[1].product10_reg[23]_i_3_n_7\,
      O => \blend_mult_generate[1].product10[20]_i_1_n_0\
    );
\blend_mult_generate[1].product10[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[6]_0\,
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(3),
      O => \blend_mult_generate[1].product10[23]_i_10_n_0\
    );
\blend_mult_generate[1].product10[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I2 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I3 => \blend_mult_generate[1].product10[23]_i_15_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I5 => \blend_mult_generate[0].product10[9]_i_11_n_0\,
      O => \blend_mult_generate[1].product10[23]_i_11_n_0\
    );
\blend_mult_generate[1].product10[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[9]_i_11_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I2 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I3 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I4 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      O => \blend_mult_generate[1].product10[23]_i_12_n_0\
    );
\blend_mult_generate[1].product10[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I3 => coeff101_n_97,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[1].product10[23]_i_13_n_0\
    );
\blend_mult_generate[1].product10[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[6]_0\,
      I1 => coeff101_n_97,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(3),
      O => \blend_mult_generate[1].product10[23]_i_14_n_0\
    );
\blend_mult_generate[1].product10[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_96,
      O => \blend_mult_generate[1].product10[23]_i_15_n_0\
    );
\blend_mult_generate[1].product10[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I1 => coeff101_n_93,
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => \blend_mult_generate[1].product10_reg[23]_i_3_n_4\,
      O => \blend_mult_generate[1].product10[23]_i_2_n_0\
    );
\blend_mult_generate[1].product10[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6AAAAAAAAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product10_reg[23]_i_3_n_4\,
      I1 => coeff101_n_93,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I3 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I4 => coeff101_n_97,
      I5 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[1].product10[23]_i_4_n_0\
    );
\blend_mult_generate[1].product10[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I1 => coeff101_n_94,
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => \blend_mult_generate[1].product10_reg[23]_i_3_n_5\,
      O => \blend_mult_generate[1].product10[23]_i_5_n_0\
    );
\blend_mult_generate[1].product10[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I1 => coeff101_n_95,
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => \blend_mult_generate[1].product10_reg[23]_i_3_n_6\,
      O => \blend_mult_generate[1].product10[23]_i_6_n_0\
    );
\blend_mult_generate[1].product10[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => \blend_mult_generate[1].product10_reg[23]_i_3_n_7\,
      O => \blend_mult_generate[1].product10[23]_i_7_n_0\
    );
\blend_mult_generate[1].product10[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I5 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      O => \blend_mult_generate[1].product10[23]_i_8_n_0\
    );
\blend_mult_generate[1].product10[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => coeff101_n_97,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[1].product10[23]_i_9_n_0\
    );
\blend_mult_generate[1].product10[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff101_n_95,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[1].product10_reg[27]_i_14_n_5\,
      I3 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      I5 => coeff101_n_90,
      O => \blend_mult_generate[1].product10[27]_i_10_n_0\
    );
\blend_mult_generate[1].product10[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0808080A0000000"
    )
        port map (
      I0 => \blend_mult_generate[1].product10_reg[27]_i_14_n_6\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => coeff101_n_91,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I5 => coeff101_n_96,
      O => \blend_mult_generate[1].product10[27]_i_11_n_0\
    );
\blend_mult_generate[1].product10[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => coeff101_n_96,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[1].product10_reg[23]_i_3_n_4\,
      I3 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      I5 => coeff101_n_93,
      O => \blend_mult_generate[1].product10[27]_i_12_n_0\
    );
\blend_mult_generate[1].product10[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff101_n_96,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[1].product10_reg[27]_i_14_n_6\,
      I3 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      I5 => coeff101_n_91,
      O => \blend_mult_generate[1].product10[27]_i_13_n_0\
    );
\blend_mult_generate[1].product10[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_15_n_0\
    );
\blend_mult_generate[1].product10[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I3 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I5 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_16_n_0\
    );
\blend_mult_generate[1].product10[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_17_n_0\
    );
\blend_mult_generate[1].product10[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_18_n_0\
    );
\blend_mult_generate[1].product10[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[27]_i_15_n_0\,
      I1 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[1].product10[27]_i_23_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_19_n_0\
    );
\blend_mult_generate[1].product10[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_94,
      I3 => \blend_mult_generate[1].product10[27]_i_10_n_0\,
      I4 => \blend_mult_generate[1].product10[27]_i_11_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_2_n_0\
    );
\blend_mult_generate[1].product10[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[27]_i_16_n_0\,
      I1 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I3 => \blend_mult_generate[1].product10[27]_i_24_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_20_n_0\
    );
\blend_mult_generate[1].product10[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[27]_i_17_n_0\,
      I1 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I3 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I5 => \blend_mult_generate[1].product10[27]_i_25_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_21_n_0\
    );
\blend_mult_generate[1].product10[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[27]_i_18_n_0\,
      I1 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[1].product10[27]_i_26_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_22_n_0\
    );
\blend_mult_generate[1].product10[27]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_91,
      O => \blend_mult_generate[1].product10[27]_i_23_n_0\
    );
\blend_mult_generate[1].product10[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_93,
      O => \blend_mult_generate[1].product10[27]_i_24_n_0\
    );
\blend_mult_generate[1].product10[27]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_92,
      O => \blend_mult_generate[1].product10[27]_i_25_n_0\
    );
\blend_mult_generate[1].product10[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_94,
      O => \blend_mult_generate[1].product10[27]_i_26_n_0\
    );
\blend_mult_generate[1].product10[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0088"
    )
        port map (
      I0 => coeff101_n_95,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I3 => \blend_mult_generate[1].product10[27]_i_12_n_0\,
      I4 => \blend_mult_generate[1].product10[27]_i_13_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_3_n_0\
    );
\blend_mult_generate[1].product10[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[27]_i_12_n_0\,
      I1 => \blend_mult_generate[1].product10[27]_i_13_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      I4 => coeff101_n_95,
      O => \blend_mult_generate[1].product10[27]_i_4_n_0\
    );
\blend_mult_generate[1].product10[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff101_n_97,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[1].product10_reg[27]_i_14_n_7\,
      I3 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      I5 => coeff101_n_92,
      O => \blend_mult_generate[1].product10[27]_i_5_n_0\
    );
\blend_mult_generate[1].product10[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA955595556AAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[27]_i_2_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => coeff101_n_93,
      I4 => \blend_mult_generate[1].product10[31]_i_14_n_0\,
      I5 => \blend_mult_generate[1].product10[31]_i_13_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_6_n_0\
    );
\blend_mult_generate[1].product10[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA955595556AAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[27]_i_3_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => coeff101_n_94,
      I4 => \blend_mult_generate[1].product10[27]_i_11_n_0\,
      I5 => \blend_mult_generate[1].product10[27]_i_10_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_7_n_0\
    );
\blend_mult_generate[1].product10[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56665AAA6AAAAAAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[27]_i_4_n_0\,
      I1 => \blend_mult_generate[0].product10[9]_i_11_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I3 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[1].product10_reg[27]_i_14_n_7\,
      O => \blend_mult_generate[1].product10[27]_i_8_n_0\
    );
\blend_mult_generate[1].product10[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA6AAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[27]_i_5_n_0\,
      I1 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I3 => \blend_mult_generate[1].product10_reg[23]_i_3_n_4\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I5 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      O => \blend_mult_generate[1].product10[27]_i_9_n_0\
    );
\blend_mult_generate[1].product10[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_91,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[1].product10_reg[32]_i_3_n_5\,
      O => \blend_mult_generate[1].product10[31]_i_10_n_0\
    );
\blend_mult_generate[1].product10[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_92,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[1].product10_reg[32]_i_3_n_6\,
      O => \blend_mult_generate[1].product10[31]_i_11_n_0\
    );
\blend_mult_generate[1].product10[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0800080008000"
    )
        port map (
      I0 => \blend_mult_generate[1].product10_reg[27]_i_14_n_4\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => coeff101_n_94,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I5 => coeff101_n_89,
      O => \blend_mult_generate[1].product10[31]_i_12_n_0\
    );
\blend_mult_generate[1].product10[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff101_n_94,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[1].product10_reg[27]_i_14_n_4\,
      I3 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      I5 => coeff101_n_89,
      O => \blend_mult_generate[1].product10[31]_i_13_n_0\
    );
\blend_mult_generate[1].product10[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0800080008000"
    )
        port map (
      I0 => \blend_mult_generate[1].product10_reg[27]_i_14_n_5\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => coeff101_n_95,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(2),
      I5 => coeff101_n_90,
      O => \blend_mult_generate[1].product10[31]_i_14_n_0\
    );
\blend_mult_generate[1].product10[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff101_n_89,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[1].product10[31]_i_15_n_0\
    );
\blend_mult_generate[1].product10[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_90,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[1].product10_reg[32]_i_3_n_0\,
      O => \blend_mult_generate[1].product10[31]_i_16_n_0\
    );
\blend_mult_generate[1].product10[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_91,
      O => \blend_mult_generate[1].product10[31]_i_17_n_0\
    );
\blend_mult_generate[1].product10[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_92,
      O => \blend_mult_generate[1].product10[31]_i_18_n_0\
    );
\blend_mult_generate[1].product10[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff101_n_93,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[1].product10_reg[32]_i_3_n_7\,
      O => \blend_mult_generate[1].product10[31]_i_19_n_0\
    );
\blend_mult_generate[1].product10[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[31]_i_10_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I3 => \blend_mult_generate[1].product10_reg[32]_i_3_n_6\,
      I4 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I5 => \blend_mult_generate[1].readData10Reg_reg\(6),
      O => \blend_mult_generate[1].product10[31]_i_2_n_0\
    );
\blend_mult_generate[1].product10[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_93,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[1].product10_reg[32]_i_3_n_7\,
      O => \blend_mult_generate[1].product10[31]_i_20_n_0\
    );
\blend_mult_generate[1].product10[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E888A00088880000"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[31]_i_11_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I3 => \blend_mult_generate[1].product10_reg[32]_i_3_n_7\,
      I4 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I5 => \blend_mult_generate[1].readData10Reg_reg\(7),
      O => \blend_mult_generate[1].product10[31]_i_3_n_0\
    );
\blend_mult_generate[1].product10[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFF88808888000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I2 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I3 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I4 => \blend_mult_generate[1].product10_reg[32]_i_3_n_7\,
      I5 => \blend_mult_generate[1].product10[31]_i_12_n_0\,
      O => \blend_mult_generate[1].product10[31]_i_4_n_0\
    );
\blend_mult_generate[1].product10[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_93,
      I3 => \blend_mult_generate[1].product10[31]_i_13_n_0\,
      I4 => \blend_mult_generate[1].product10[31]_i_14_n_0\,
      O => \blend_mult_generate[1].product10[31]_i_5_n_0\
    );
\blend_mult_generate[1].product10[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[31]_i_2_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      I3 => \blend_mult_generate[1].product10[31]_i_16_n_0\,
      I4 => \blend_mult_generate[1].product10[31]_i_17_n_0\,
      I5 => \blend_mult_generate[1].product10_reg[32]_i_3_n_5\,
      O => \blend_mult_generate[1].product10[31]_i_6_n_0\
    );
\blend_mult_generate[1].product10[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[31]_i_3_n_0\,
      I1 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I3 => \blend_mult_generate[1].product10[31]_i_10_n_0\,
      I4 => \blend_mult_generate[1].product10[31]_i_18_n_0\,
      I5 => \blend_mult_generate[1].product10_reg[32]_i_3_n_6\,
      O => \blend_mult_generate[1].product10[31]_i_7_n_0\
    );
\blend_mult_generate[1].product10[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA9555"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[31]_i_4_n_0\,
      I1 => coeff101_n_91,
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I4 => \blend_mult_generate[1].product10[31]_i_11_n_0\,
      I5 => \blend_mult_generate[1].product10[31]_i_19_n_0\,
      O => \blend_mult_generate[1].product10[31]_i_8_n_0\
    );
\blend_mult_generate[1].product10[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA955595556AAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[31]_i_5_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => coeff101_n_92,
      I4 => \blend_mult_generate[1].product10[31]_i_12_n_0\,
      I5 => \blend_mult_generate[1].product10[31]_i_20_n_0\,
      O => \blend_mult_generate[1].product10[31]_i_9_n_0\
    );
\blend_mult_generate[1].product10[32]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[32]_i_7_n_0\,
      I1 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I3 => \blend_mult_generate[1].product10[32]_i_12_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      O => \blend_mult_generate[1].product10[32]_i_10_n_0\
    );
\blend_mult_generate[1].product10[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff101_n_91,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[1].product10_reg[32]_i_3_n_5\,
      O => \blend_mult_generate[1].product10[32]_i_11_n_0\
    );
\blend_mult_generate[1].product10[32]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_91,
      O => \blend_mult_generate[1].product10[32]_i_12_n_0\
    );
\blend_mult_generate[1].product10[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF7FFF2A008000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I1 => coeff101_n_90,
      I2 => \blend_mult_generate[1].product10_reg[32]_i_3_n_0\,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      I4 => coeff101_n_89,
      I5 => \blend_mult_generate[1].product10[32]_i_4_n_0\,
      O => \blend_mult_generate[1].product10[32]_i_2_n_0\
    );
\blend_mult_generate[1].product10[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40D5D5D5D5404040"
    )
        port map (
      I0 => \blend_mult_generate[1].product10[32]_i_11_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      I3 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[1].product10_reg[32]_i_3_n_0\,
      O => \blend_mult_generate[1].product10[32]_i_4_n_0\
    );
\blend_mult_generate[1].product10[32]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => coeff101_n_89,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I2 => coeff101_n_90,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(5),
      O => \blend_mult_generate[1].product10[32]_i_5_n_0\
    );
\blend_mult_generate[1].product10[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I1 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      O => \blend_mult_generate[1].product10[32]_i_6_n_0\
    );
\blend_mult_generate[1].product10[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      O => \blend_mult_generate[1].product10[32]_i_7_n_0\
    );
\blend_mult_generate[1].product10[32]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => coeff101_n_90,
      I1 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => coeff101_n_89,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[1].product10[32]_i_8_n_0\
    );
\blend_mult_generate[1].product10[32]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E57F70803000F000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData10Reg_reg\(3),
      I1 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I2 => \blend_mult_generate[1].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I4 => \blend_mult_generate[1].readData10Reg_reg\(4),
      I5 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      O => \blend_mult_generate[1].product10[32]_i_9_n_0\
    );
\blend_mult_generate[1].product10_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10[19]_i_1_n_0\,
      Q => \blend_mult_generate[1].product10_reg\(2)
    );
\blend_mult_generate[1].product10_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10[20]_i_1_n_0\,
      Q => \blend_mult_generate[1].product10_reg\(3)
    );
\blend_mult_generate[1].product10_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[23]_i_1_n_6\,
      Q => \blend_mult_generate[1].product10_reg\(4)
    );
\blend_mult_generate[1].product10_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[23]_i_1_n_5\,
      Q => \blend_mult_generate[1].product10_reg\(5)
    );
\blend_mult_generate[1].product10_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[23]_i_1_n_4\,
      Q => \blend_mult_generate[1].product10_reg\(6)
    );
\blend_mult_generate[1].product10_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[1].product10_reg[23]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product10_reg[23]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product10_reg[23]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product10_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product10[23]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product10_reg[23]_i_3_n_5\,
      DI(1) => \blend_mult_generate[1].product10_reg[23]_i_3_n_6\,
      DI(0) => \blend_mult_generate[1].product10_reg[23]_i_3_n_7\,
      O(3) => \blend_mult_generate[1].product10_reg[23]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product10_reg[23]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product10_reg[23]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[1].product10_reg[23]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[1].product10[23]_i_4_n_0\,
      S(2) => \blend_mult_generate[1].product10[23]_i_5_n_0\,
      S(1) => \blend_mult_generate[1].product10[23]_i_6_n_0\,
      S(0) => \blend_mult_generate[1].product10[23]_i_7_n_0\
    );
\blend_mult_generate[1].product10_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[1].product10_reg[23]_i_3_n_0\,
      CO(2) => \blend_mult_generate[1].product10_reg[23]_i_3_n_1\,
      CO(1) => \blend_mult_generate[1].product10_reg[23]_i_3_n_2\,
      CO(0) => \blend_mult_generate[1].product10_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product10[23]_i_8_n_0\,
      DI(2) => \blend_mult_generate[1].product10[23]_i_9_n_0\,
      DI(1) => \blend_mult_generate[1].product10[23]_i_10_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[1].product10_reg[23]_i_3_n_4\,
      O(2) => \blend_mult_generate[1].product10_reg[23]_i_3_n_5\,
      O(1) => \blend_mult_generate[1].product10_reg[23]_i_3_n_6\,
      O(0) => \blend_mult_generate[1].product10_reg[23]_i_3_n_7\,
      S(3) => \blend_mult_generate[1].product10[23]_i_11_n_0\,
      S(2) => \blend_mult_generate[1].product10[23]_i_12_n_0\,
      S(1) => \blend_mult_generate[1].product10[23]_i_13_n_0\,
      S(0) => \blend_mult_generate[1].product10[23]_i_14_n_0\
    );
\blend_mult_generate[1].product10_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[27]_i_1_n_7\,
      Q => \blend_mult_generate[1].product10_reg\(7)
    );
\blend_mult_generate[1].product10_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[27]_i_1_n_6\,
      Q => \blend_mult_generate[1].product10_reg\(8)
    );
\blend_mult_generate[1].product10_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[27]_i_1_n_5\,
      Q => \blend_mult_generate[1].product10_reg\(9)
    );
\blend_mult_generate[1].product10_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[27]_i_1_n_4\,
      Q => \blend_mult_generate[1].product10_reg\(10)
    );
\blend_mult_generate[1].product10_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product10_reg[23]_i_1_n_0\,
      CO(3) => \blend_mult_generate[1].product10_reg[27]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product10_reg[27]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product10_reg[27]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product10_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product10[27]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product10[27]_i_3_n_0\,
      DI(1) => \blend_mult_generate[1].product10[27]_i_4_n_0\,
      DI(0) => \blend_mult_generate[1].product10[27]_i_5_n_0\,
      O(3) => \blend_mult_generate[1].product10_reg[27]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product10_reg[27]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product10_reg[27]_i_1_n_6\,
      O(0) => \blend_mult_generate[1].product10_reg[27]_i_1_n_7\,
      S(3) => \blend_mult_generate[1].product10[27]_i_6_n_0\,
      S(2) => \blend_mult_generate[1].product10[27]_i_7_n_0\,
      S(1) => \blend_mult_generate[1].product10[27]_i_8_n_0\,
      S(0) => \blend_mult_generate[1].product10[27]_i_9_n_0\
    );
\blend_mult_generate[1].product10_reg[27]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product10_reg[23]_i_3_n_0\,
      CO(3) => \blend_mult_generate[1].product10_reg[27]_i_14_n_0\,
      CO(2) => \blend_mult_generate[1].product10_reg[27]_i_14_n_1\,
      CO(1) => \blend_mult_generate[1].product10_reg[27]_i_14_n_2\,
      CO(0) => \blend_mult_generate[1].product10_reg[27]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product10[27]_i_15_n_0\,
      DI(2) => \blend_mult_generate[1].product10[27]_i_16_n_0\,
      DI(1) => \blend_mult_generate[1].product10[27]_i_17_n_0\,
      DI(0) => \blend_mult_generate[1].product10[27]_i_18_n_0\,
      O(3) => \blend_mult_generate[1].product10_reg[27]_i_14_n_4\,
      O(2) => \blend_mult_generate[1].product10_reg[27]_i_14_n_5\,
      O(1) => \blend_mult_generate[1].product10_reg[27]_i_14_n_6\,
      O(0) => \blend_mult_generate[1].product10_reg[27]_i_14_n_7\,
      S(3) => \blend_mult_generate[1].product10[27]_i_19_n_0\,
      S(2) => \blend_mult_generate[1].product10[27]_i_20_n_0\,
      S(1) => \blend_mult_generate[1].product10[27]_i_21_n_0\,
      S(0) => \blend_mult_generate[1].product10[27]_i_22_n_0\
    );
\blend_mult_generate[1].product10_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[31]_i_1_n_7\,
      Q => \blend_mult_generate[1].product10_reg\(11)
    );
\blend_mult_generate[1].product10_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[31]_i_1_n_6\,
      Q => \blend_mult_generate[1].product10_reg\(12)
    );
\blend_mult_generate[1].product10_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[31]_i_1_n_5\,
      Q => \blend_mult_generate[1].product10_reg\(13)
    );
\blend_mult_generate[1].product10_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[31]_i_1_n_4\,
      Q => \blend_mult_generate[1].product10_reg\(14)
    );
\blend_mult_generate[1].product10_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product10_reg[27]_i_1_n_0\,
      CO(3) => \blend_mult_generate[1].product10_reg[31]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product10_reg[31]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product10_reg[31]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product10_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product10[31]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product10[31]_i_3_n_0\,
      DI(1) => \blend_mult_generate[1].product10[31]_i_4_n_0\,
      DI(0) => \blend_mult_generate[1].product10[31]_i_5_n_0\,
      O(3) => \blend_mult_generate[1].product10_reg[31]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product10_reg[31]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product10_reg[31]_i_1_n_6\,
      O(0) => \blend_mult_generate[1].product10_reg[31]_i_1_n_7\,
      S(3) => \blend_mult_generate[1].product10[31]_i_6_n_0\,
      S(2) => \blend_mult_generate[1].product10[31]_i_7_n_0\,
      S(1) => \blend_mult_generate[1].product10[31]_i_8_n_0\,
      S(0) => \blend_mult_generate[1].product10[31]_i_9_n_0\
    );
\blend_mult_generate[1].product10_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product10_reg[32]_i_1_n_7\,
      Q => \blend_mult_generate[1].product10_reg\(15)
    );
\blend_mult_generate[1].product10_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product10_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_blend_mult_generate[1].product10_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blend_mult_generate[1].product10_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \blend_mult_generate[1].product10_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \blend_mult_generate[1].product10[32]_i_2_n_0\
    );
\blend_mult_generate[1].product10_reg[32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product10_reg[27]_i_14_n_0\,
      CO(3) => \blend_mult_generate[1].product10_reg[32]_i_3_n_0\,
      CO(2) => \NLW_blend_mult_generate[1].product10_reg[32]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[1].product10_reg[32]_i_3_n_2\,
      CO(0) => \blend_mult_generate[1].product10_reg[32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[1].product10[32]_i_5_n_0\,
      DI(1) => \blend_mult_generate[1].product10[32]_i_6_n_0\,
      DI(0) => \blend_mult_generate[1].product10[32]_i_7_n_0\,
      O(3) => \NLW_blend_mult_generate[1].product10_reg[32]_i_3_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[1].product10_reg[32]_i_3_n_5\,
      O(1) => \blend_mult_generate[1].product10_reg[32]_i_3_n_6\,
      O(0) => \blend_mult_generate[1].product10_reg[32]_i_3_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[1].product10[32]_i_8_n_0\,
      S(1) => \blend_mult_generate[1].product10[32]_i_9_n_0\,
      S(0) => \blend_mult_generate[1].product10[32]_i_10_n_0\
    );
\blend_mult_generate[1].product11[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff11_reg_n_0_[0]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(2),
      O => \blend_mult_generate[1].product11[19]_i_1_n_0\
    );
\blend_mult_generate[1].product11[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I1 => \coeff11_reg_n_0_[1]\,
      I2 => \blend_mult_generate[1].product11_reg[23]_i_3_n_7\,
      O => \blend_mult_generate[1].product11[20]_i_1_n_0\
    );
\blend_mult_generate[1].product11[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff11_reg_n_0_[1]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(3),
      O => \blend_mult_generate[1].product11[23]_i_10_n_0\
    );
\blend_mult_generate[1].product11[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I2 => \coeff11_reg_n_0_[3]\,
      I3 => \blend_mult_generate[1].product11[23]_i_15_n_0\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I5 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[1].product11[23]_i_11_n_0\
    );
\blend_mult_generate[1].product11[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \coeff11_reg_n_0_[0]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I2 => \coeff11_reg_n_0_[1]\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I4 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[2]\,
      O => \blend_mult_generate[1].product11[23]_i_12_n_0\
    );
\blend_mult_generate[1].product11[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[1]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I3 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[1].product11[23]_i_13_n_0\
    );
\blend_mult_generate[1].product11[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff11_reg_n_0_[0]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(3),
      O => \blend_mult_generate[1].product11[23]_i_14_n_0\
    );
\blend_mult_generate[1].product11[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I1 => \coeff11_reg_n_0_[1]\,
      O => \blend_mult_generate[1].product11[23]_i_15_n_0\
    );
\blend_mult_generate[1].product11[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I1 => \coeff11_reg_n_0_[4]\,
      I2 => \blend_mult_generate[1].product11_reg[23]_i_3_n_4\,
      O => \blend_mult_generate[1].product11[23]_i_2_n_0\
    );
\blend_mult_generate[1].product11[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg[23]_i_3_n_4\,
      I1 => \coeff11_reg_n_0_[4]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I3 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I4 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[1].product11[23]_i_4_n_0\
    );
\blend_mult_generate[1].product11[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I1 => \coeff11_reg_n_0_[3]\,
      I2 => \blend_mult_generate[1].product11_reg[23]_i_3_n_5\,
      O => \blend_mult_generate[1].product11[23]_i_5_n_0\
    );
\blend_mult_generate[1].product11[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I1 => \coeff11_reg_n_0_[2]\,
      I2 => \blend_mult_generate[1].product11_reg[23]_i_3_n_6\,
      O => \blend_mult_generate[1].product11[23]_i_6_n_0\
    );
\blend_mult_generate[1].product11[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I1 => \coeff11_reg_n_0_[1]\,
      I2 => \blend_mult_generate[1].product11_reg[23]_i_3_n_7\,
      O => \blend_mult_generate[1].product11[23]_i_7_n_0\
    );
\blend_mult_generate[1].product11[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \coeff11_reg_n_0_[3]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[1]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I5 => \coeff11_reg_n_0_[2]\,
      O => \blend_mult_generate[1].product11[23]_i_8_n_0\
    );
\blend_mult_generate[1].product11[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[1]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[1].product11[23]_i_9_n_0\
    );
\blend_mult_generate[1].product11[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[1].product11_reg[27]_i_14_n_5\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I4 => \coeff11_reg_n_0_[7]\,
      O => \blend_mult_generate[1].product11[27]_i_10_n_0\
    );
\blend_mult_generate[1].product11[27]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888A000"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg[27]_i_14_n_6\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[6]\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I4 => \coeff11_reg_n_0_[1]\,
      O => \blend_mult_generate[1].product11[27]_i_11_n_0\
    );
\blend_mult_generate[1].product11[27]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \coeff11_reg_n_0_[1]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I2 => \blend_mult_generate[1].product11_reg[23]_i_3_n_4\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I4 => \coeff11_reg_n_0_[4]\,
      O => \blend_mult_generate[1].product11[27]_i_12_n_0\
    );
\blend_mult_generate[1].product11[27]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff11_reg_n_0_[1]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[1].product11_reg[27]_i_14_n_6\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I4 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product11[27]_i_13_n_0\
    );
\blend_mult_generate[1].product11[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[5]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[4]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product11[27]_i_15_n_0\
    );
\blend_mult_generate[1].product11[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[4]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I3 => \coeff11_reg_n_0_[5]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I5 => \coeff11_reg_n_0_[3]\,
      O => \blend_mult_generate[1].product11[27]_i_16_n_0\
    );
\blend_mult_generate[1].product11[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[3]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[4]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[2]\,
      O => \blend_mult_generate[1].product11[27]_i_17_n_0\
    );
\blend_mult_generate[1].product11[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[1]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[3]\,
      O => \blend_mult_generate[1].product11[27]_i_18_n_0\
    );
\blend_mult_generate[1].product11[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[27]_i_15_n_0\,
      I1 => \coeff11_reg_n_0_[5]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \blend_mult_generate[1].product11[27]_i_23_n_0\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[7]\,
      O => \blend_mult_generate[1].product11[27]_i_19_n_0\
    );
\blend_mult_generate[1].product11[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[3]\,
      I2 => \blend_mult_generate[1].product11[27]_i_10_n_0\,
      I3 => \blend_mult_generate[1].product11[27]_i_11_n_0\,
      O => \blend_mult_generate[1].product11[27]_i_2_n_0\
    );
\blend_mult_generate[1].product11[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[27]_i_16_n_0\,
      I1 => \coeff11_reg_n_0_[5]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I3 => \blend_mult_generate[1].product11[27]_i_24_n_0\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product11[27]_i_20_n_0\
    );
\blend_mult_generate[1].product11[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[27]_i_17_n_0\,
      I1 => \coeff11_reg_n_0_[4]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I3 => \coeff11_reg_n_0_[3]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I5 => \blend_mult_generate[1].product11[27]_i_25_n_0\,
      O => \blend_mult_generate[1].product11[27]_i_21_n_0\
    );
\blend_mult_generate[1].product11[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[27]_i_18_n_0\,
      I1 => \coeff11_reg_n_0_[2]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \blend_mult_generate[1].product11[27]_i_26_n_0\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[4]\,
      O => \blend_mult_generate[1].product11[27]_i_22_n_0\
    );
\blend_mult_generate[1].product11[27]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product11[27]_i_23_n_0\
    );
\blend_mult_generate[1].product11[27]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I1 => \coeff11_reg_n_0_[4]\,
      O => \blend_mult_generate[1].product11[27]_i_24_n_0\
    );
\blend_mult_generate[1].product11[27]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[5]\,
      O => \blend_mult_generate[1].product11[27]_i_25_n_0\
    );
\blend_mult_generate[1].product11[27]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[3]\,
      O => \blend_mult_generate[1].product11[27]_i_26_n_0\
    );
\blend_mult_generate[1].product11[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F0A"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I2 => \blend_mult_generate[1].product11[27]_i_12_n_0\,
      I3 => \blend_mult_generate[1].product11[27]_i_13_n_0\,
      O => \blend_mult_generate[1].product11[27]_i_3_n_0\
    );
\blend_mult_generate[1].product11[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[27]_i_12_n_0\,
      I1 => \blend_mult_generate[1].product11[27]_i_13_n_0\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I3 => \coeff11_reg_n_0_[2]\,
      O => \blend_mult_generate[1].product11[27]_i_4_n_0\
    );
\blend_mult_generate[1].product11[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff11_reg_n_0_[0]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[1].product11_reg[27]_i_14_n_7\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I4 => \coeff11_reg_n_0_[5]\,
      O => \blend_mult_generate[1].product11[27]_i_5_n_0\
    );
\blend_mult_generate[1].product11[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[27]_i_2_n_0\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[4]\,
      I3 => \blend_mult_generate[1].product11[31]_i_14_n_0\,
      I4 => \blend_mult_generate[1].product11[31]_i_13_n_0\,
      O => \blend_mult_generate[1].product11[27]_i_6_n_0\
    );
\blend_mult_generate[1].product11[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[27]_i_3_n_0\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[3]\,
      I3 => \blend_mult_generate[1].product11[27]_i_11_n_0\,
      I4 => \blend_mult_generate[1].product11[27]_i_10_n_0\,
      O => \blend_mult_generate[1].product11[27]_i_7_n_0\
    );
\blend_mult_generate[1].product11[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56665AAA6AAAAAAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[27]_i_4_n_0\,
      I1 => \coeff11_reg_n_0_[0]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I3 => \coeff11_reg_n_0_[5]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I5 => \blend_mult_generate[1].product11_reg[27]_i_14_n_7\,
      O => \blend_mult_generate[1].product11[27]_i_8_n_0\
    );
\blend_mult_generate[1].product11[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA6AAA"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[27]_i_5_n_0\,
      I1 => \coeff11_reg_n_0_[4]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I3 => \blend_mult_generate[1].product11_reg[23]_i_3_n_4\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I5 => \coeff11_reg_n_0_[1]\,
      O => \blend_mult_generate[1].product11[27]_i_9_n_0\
    );
\blend_mult_generate[1].product11[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[6]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[1].product11_reg[32]_i_3_n_5\,
      O => \blend_mult_generate[1].product11[31]_i_10_n_0\
    );
\blend_mult_generate[1].product11[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[5]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[1].product11_reg[32]_i_3_n_6\,
      O => \blend_mult_generate[1].product11[31]_i_11_n_0\
    );
\blend_mult_generate[1].product11[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA808080"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg[27]_i_14_n_4\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[3]\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I4 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product11[31]_i_12_n_0\
    );
\blend_mult_generate[1].product11[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff11_reg_n_0_[3]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[1].product11_reg[27]_i_14_n_4\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I4 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product11[31]_i_13_n_0\
    );
\blend_mult_generate[1].product11[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA808080"
    )
        port map (
      I0 => \blend_mult_generate[1].product11_reg[27]_i_14_n_5\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[2]\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(2),
      I4 => \coeff11_reg_n_0_[7]\,
      O => \blend_mult_generate[1].product11[31]_i_14_n_0\
    );
\blend_mult_generate[1].product11[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[7]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[1].product11_reg[32]_i_3_n_0\,
      O => \blend_mult_generate[1].product11[31]_i_15_n_0\
    );
\blend_mult_generate[1].product11[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I1 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product11[31]_i_16_n_0\
    );
\blend_mult_generate[1].product11[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I1 => \coeff11_reg_n_0_[5]\,
      O => \blend_mult_generate[1].product11[31]_i_17_n_0\
    );
\blend_mult_generate[1].product11[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \coeff11_reg_n_0_[4]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[1].product11_reg[32]_i_3_n_7\,
      O => \blend_mult_generate[1].product11[31]_i_18_n_0\
    );
\blend_mult_generate[1].product11[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[5]\,
      O => \blend_mult_generate[1].product11[31]_i_19_n_0\
    );
\blend_mult_generate[1].product11[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[31]_i_10_n_0\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[7]\,
      I3 => \blend_mult_generate[1].product11_reg[32]_i_3_n_6\,
      I4 => \coeff11_reg_n_0_[5]\,
      I5 => \blend_mult_generate[1].readData11Reg_reg\(6),
      O => \blend_mult_generate[1].product11[31]_i_2_n_0\
    );
\blend_mult_generate[1].product11[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E888A00088880000"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[31]_i_11_n_0\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[4]\,
      I3 => \blend_mult_generate[1].product11_reg[32]_i_3_n_7\,
      I4 => \coeff11_reg_n_0_[6]\,
      I5 => \blend_mult_generate[1].readData11Reg_reg\(7),
      O => \blend_mult_generate[1].product11[31]_i_3_n_0\
    );
\blend_mult_generate[1].product11[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFF88808888000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[5]\,
      I2 => \coeff11_reg_n_0_[4]\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I4 => \blend_mult_generate[1].product11_reg[32]_i_3_n_7\,
      I5 => \blend_mult_generate[1].product11[31]_i_12_n_0\,
      O => \blend_mult_generate[1].product11[31]_i_4_n_0\
    );
\blend_mult_generate[1].product11[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[4]\,
      I2 => \blend_mult_generate[1].product11[31]_i_13_n_0\,
      I3 => \blend_mult_generate[1].product11[31]_i_14_n_0\,
      O => \blend_mult_generate[1].product11[31]_i_5_n_0\
    );
\blend_mult_generate[1].product11[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[31]_i_2_n_0\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[8]\,
      I3 => \blend_mult_generate[1].product11[31]_i_15_n_0\,
      I4 => \blend_mult_generate[1].product11[31]_i_16_n_0\,
      I5 => \blend_mult_generate[1].product11_reg[32]_i_3_n_5\,
      O => \blend_mult_generate[1].product11[31]_i_6_n_0\
    );
\blend_mult_generate[1].product11[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[31]_i_3_n_0\,
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I3 => \blend_mult_generate[1].product11[31]_i_10_n_0\,
      I4 => \blend_mult_generate[1].product11[31]_i_17_n_0\,
      I5 => \blend_mult_generate[1].product11_reg[32]_i_3_n_6\,
      O => \blend_mult_generate[1].product11[31]_i_7_n_0\
    );
\blend_mult_generate[1].product11[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[31]_i_4_n_0\,
      I1 => \coeff11_reg_n_0_[6]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I3 => \blend_mult_generate[1].product11[31]_i_11_n_0\,
      I4 => \blend_mult_generate[1].product11[31]_i_18_n_0\,
      O => \blend_mult_generate[1].product11[31]_i_8_n_0\
    );
\blend_mult_generate[1].product11[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[31]_i_5_n_0\,
      I1 => \blend_mult_generate[1].product11[31]_i_19_n_0\,
      I2 => \blend_mult_generate[1].product11[31]_i_12_n_0\,
      I3 => \blend_mult_generate[1].product11_reg[32]_i_3_n_7\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I5 => \coeff11_reg_n_0_[4]\,
      O => \blend_mult_generate[1].product11[31]_i_9_n_0\
    );
\blend_mult_generate[1].product11[32]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[1].product11[32]_i_7_n_0\,
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I3 => \blend_mult_generate[1].product11[32]_i_12_n_0\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product11[32]_i_10_n_0\
    );
\blend_mult_generate[1].product11[32]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product11[32]_i_11_n_0\
    );
\blend_mult_generate[1].product11[32]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I1 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[1].product11[32]_i_12_n_0\
    );
\blend_mult_generate[1].product11[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \blend_mult_generate[1].product11_reg[32]_i_3_n_0\,
      I3 => \coeff11_reg_n_0_[8]\,
      I4 => \blend_mult_generate[1].product11[32]_i_4_n_0\,
      O => \blend_mult_generate[1].product11[32]_i_2_n_0\
    );
\blend_mult_generate[1].product11[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[6]\,
      I1 => \blend_mult_generate[1].product11_reg[32]_i_3_n_5\,
      I2 => \blend_mult_generate[1].product11[32]_i_11_n_0\,
      I3 => \coeff11_reg_n_0_[7]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(7),
      I5 => \blend_mult_generate[1].product11_reg[32]_i_3_n_0\,
      O => \blend_mult_generate[1].product11[32]_i_4_n_0\
    );
\blend_mult_generate[1].product11[32]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[8]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I2 => \coeff11_reg_n_0_[7]\,
      I3 => \blend_mult_generate[1].readData11Reg_reg\(5),
      O => \blend_mult_generate[1].product11[32]_i_5_n_0\
    );
\blend_mult_generate[1].product11[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[6]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product11[32]_i_6_n_0\
    );
\blend_mult_generate[1].product11[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[6]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[7]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[5]\,
      O => \blend_mult_generate[1].product11[32]_i_7_n_0\
    );
\blend_mult_generate[1].product11[32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[7]\,
      I1 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product11[32]_i_8_n_0\
    );
\blend_mult_generate[1].product11[32]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E57F70803000F000"
    )
        port map (
      I0 => \blend_mult_generate[1].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[6]\,
      I2 => \blend_mult_generate[1].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[7]\,
      I4 => \blend_mult_generate[1].readData11Reg_reg\(4),
      I5 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[1].product11[32]_i_9_n_0\
    );
\blend_mult_generate[1].product11_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11[19]_i_1_n_0\,
      Q => \blend_mult_generate[1].product11_reg\(2)
    );
\blend_mult_generate[1].product11_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11[20]_i_1_n_0\,
      Q => \blend_mult_generate[1].product11_reg\(3)
    );
\blend_mult_generate[1].product11_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[23]_i_1_n_6\,
      Q => \blend_mult_generate[1].product11_reg\(4)
    );
\blend_mult_generate[1].product11_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[23]_i_1_n_5\,
      Q => \blend_mult_generate[1].product11_reg\(5)
    );
\blend_mult_generate[1].product11_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[23]_i_1_n_4\,
      Q => \blend_mult_generate[1].product11_reg\(6)
    );
\blend_mult_generate[1].product11_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[1].product11_reg[23]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product11_reg[23]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product11_reg[23]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product11_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product11[23]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product11_reg[23]_i_3_n_5\,
      DI(1) => \blend_mult_generate[1].product11_reg[23]_i_3_n_6\,
      DI(0) => \blend_mult_generate[1].product11_reg[23]_i_3_n_7\,
      O(3) => \blend_mult_generate[1].product11_reg[23]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product11_reg[23]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product11_reg[23]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[1].product11_reg[23]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[1].product11[23]_i_4_n_0\,
      S(2) => \blend_mult_generate[1].product11[23]_i_5_n_0\,
      S(1) => \blend_mult_generate[1].product11[23]_i_6_n_0\,
      S(0) => \blend_mult_generate[1].product11[23]_i_7_n_0\
    );
\blend_mult_generate[1].product11_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[1].product11_reg[23]_i_3_n_0\,
      CO(2) => \blend_mult_generate[1].product11_reg[23]_i_3_n_1\,
      CO(1) => \blend_mult_generate[1].product11_reg[23]_i_3_n_2\,
      CO(0) => \blend_mult_generate[1].product11_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product11[23]_i_8_n_0\,
      DI(2) => \blend_mult_generate[1].product11[23]_i_9_n_0\,
      DI(1) => \blend_mult_generate[1].product11[23]_i_10_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[1].product11_reg[23]_i_3_n_4\,
      O(2) => \blend_mult_generate[1].product11_reg[23]_i_3_n_5\,
      O(1) => \blend_mult_generate[1].product11_reg[23]_i_3_n_6\,
      O(0) => \blend_mult_generate[1].product11_reg[23]_i_3_n_7\,
      S(3) => \blend_mult_generate[1].product11[23]_i_11_n_0\,
      S(2) => \blend_mult_generate[1].product11[23]_i_12_n_0\,
      S(1) => \blend_mult_generate[1].product11[23]_i_13_n_0\,
      S(0) => \blend_mult_generate[1].product11[23]_i_14_n_0\
    );
\blend_mult_generate[1].product11_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[27]_i_1_n_7\,
      Q => \blend_mult_generate[1].product11_reg\(7)
    );
\blend_mult_generate[1].product11_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[27]_i_1_n_6\,
      Q => \blend_mult_generate[1].product11_reg\(8)
    );
\blend_mult_generate[1].product11_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[27]_i_1_n_5\,
      Q => \blend_mult_generate[1].product11_reg\(9)
    );
\blend_mult_generate[1].product11_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[27]_i_1_n_4\,
      Q => \blend_mult_generate[1].product11_reg\(10)
    );
\blend_mult_generate[1].product11_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product11_reg[23]_i_1_n_0\,
      CO(3) => \blend_mult_generate[1].product11_reg[27]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product11_reg[27]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product11_reg[27]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product11_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product11[27]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product11[27]_i_3_n_0\,
      DI(1) => \blend_mult_generate[1].product11[27]_i_4_n_0\,
      DI(0) => \blend_mult_generate[1].product11[27]_i_5_n_0\,
      O(3) => \blend_mult_generate[1].product11_reg[27]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product11_reg[27]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product11_reg[27]_i_1_n_6\,
      O(0) => \blend_mult_generate[1].product11_reg[27]_i_1_n_7\,
      S(3) => \blend_mult_generate[1].product11[27]_i_6_n_0\,
      S(2) => \blend_mult_generate[1].product11[27]_i_7_n_0\,
      S(1) => \blend_mult_generate[1].product11[27]_i_8_n_0\,
      S(0) => \blend_mult_generate[1].product11[27]_i_9_n_0\
    );
\blend_mult_generate[1].product11_reg[27]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product11_reg[23]_i_3_n_0\,
      CO(3) => \blend_mult_generate[1].product11_reg[27]_i_14_n_0\,
      CO(2) => \blend_mult_generate[1].product11_reg[27]_i_14_n_1\,
      CO(1) => \blend_mult_generate[1].product11_reg[27]_i_14_n_2\,
      CO(0) => \blend_mult_generate[1].product11_reg[27]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product11[27]_i_15_n_0\,
      DI(2) => \blend_mult_generate[1].product11[27]_i_16_n_0\,
      DI(1) => \blend_mult_generate[1].product11[27]_i_17_n_0\,
      DI(0) => \blend_mult_generate[1].product11[27]_i_18_n_0\,
      O(3) => \blend_mult_generate[1].product11_reg[27]_i_14_n_4\,
      O(2) => \blend_mult_generate[1].product11_reg[27]_i_14_n_5\,
      O(1) => \blend_mult_generate[1].product11_reg[27]_i_14_n_6\,
      O(0) => \blend_mult_generate[1].product11_reg[27]_i_14_n_7\,
      S(3) => \blend_mult_generate[1].product11[27]_i_19_n_0\,
      S(2) => \blend_mult_generate[1].product11[27]_i_20_n_0\,
      S(1) => \blend_mult_generate[1].product11[27]_i_21_n_0\,
      S(0) => \blend_mult_generate[1].product11[27]_i_22_n_0\
    );
\blend_mult_generate[1].product11_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[31]_i_1_n_7\,
      Q => \blend_mult_generate[1].product11_reg\(11)
    );
\blend_mult_generate[1].product11_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[31]_i_1_n_6\,
      Q => \blend_mult_generate[1].product11_reg\(12)
    );
\blend_mult_generate[1].product11_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[31]_i_1_n_5\,
      Q => \blend_mult_generate[1].product11_reg\(13)
    );
\blend_mult_generate[1].product11_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[31]_i_1_n_4\,
      Q => \blend_mult_generate[1].product11_reg\(14)
    );
\blend_mult_generate[1].product11_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product11_reg[27]_i_1_n_0\,
      CO(3) => \blend_mult_generate[1].product11_reg[31]_i_1_n_0\,
      CO(2) => \blend_mult_generate[1].product11_reg[31]_i_1_n_1\,
      CO(1) => \blend_mult_generate[1].product11_reg[31]_i_1_n_2\,
      CO(0) => \blend_mult_generate[1].product11_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[1].product11[31]_i_2_n_0\,
      DI(2) => \blend_mult_generate[1].product11[31]_i_3_n_0\,
      DI(1) => \blend_mult_generate[1].product11[31]_i_4_n_0\,
      DI(0) => \blend_mult_generate[1].product11[31]_i_5_n_0\,
      O(3) => \blend_mult_generate[1].product11_reg[31]_i_1_n_4\,
      O(2) => \blend_mult_generate[1].product11_reg[31]_i_1_n_5\,
      O(1) => \blend_mult_generate[1].product11_reg[31]_i_1_n_6\,
      O(0) => \blend_mult_generate[1].product11_reg[31]_i_1_n_7\,
      S(3) => \blend_mult_generate[1].product11[31]_i_6_n_0\,
      S(2) => \blend_mult_generate[1].product11[31]_i_7_n_0\,
      S(1) => \blend_mult_generate[1].product11[31]_i_8_n_0\,
      S(0) => \blend_mult_generate[1].product11[31]_i_9_n_0\
    );
\blend_mult_generate[1].product11_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[1].product11_reg[32]_i_1_n_7\,
      Q => \blend_mult_generate[1].product11_reg\(15)
    );
\blend_mult_generate[1].product11_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product11_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_blend_mult_generate[1].product11_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blend_mult_generate[1].product11_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \blend_mult_generate[1].product11_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \blend_mult_generate[1].product11[32]_i_2_n_0\
    );
\blend_mult_generate[1].product11_reg[32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[1].product11_reg[27]_i_14_n_0\,
      CO(3) => \blend_mult_generate[1].product11_reg[32]_i_3_n_0\,
      CO(2) => \NLW_blend_mult_generate[1].product11_reg[32]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[1].product11_reg[32]_i_3_n_2\,
      CO(0) => \blend_mult_generate[1].product11_reg[32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[1].product11[32]_i_5_n_0\,
      DI(1) => \blend_mult_generate[1].product11[32]_i_6_n_0\,
      DI(0) => \blend_mult_generate[1].product11[32]_i_7_n_0\,
      O(3) => \NLW_blend_mult_generate[1].product11_reg[32]_i_3_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[1].product11_reg[32]_i_3_n_5\,
      O(1) => \blend_mult_generate[1].product11_reg[32]_i_3_n_6\,
      O(0) => \blend_mult_generate[1].product11_reg[32]_i_3_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[1].product11[32]_i_8_n_0\,
      S(1) => \blend_mult_generate[1].product11[32]_i_9_n_0\,
      S(0) => \blend_mult_generate[1].product11[32]_i_10_n_0\
    );
\blend_mult_generate[1].readData00Reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(10),
      Q => \blend_mult_generate[1].readData00Reg_reg\(2)
    );
\blend_mult_generate[1].readData00Reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(11),
      Q => \blend_mult_generate[1].readData00Reg_reg\(3)
    );
\blend_mult_generate[1].readData00Reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(12),
      Q => \blend_mult_generate[1].readData00Reg_reg\(4)
    );
\blend_mult_generate[1].readData00Reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(13),
      Q => \blend_mult_generate[1].readData00Reg_reg\(5)
    );
\blend_mult_generate[1].readData00Reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(14),
      Q => \blend_mult_generate[1].readData00Reg_reg\(6)
    );
\blend_mult_generate[1].readData00Reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(15),
      Q => \blend_mult_generate[1].readData00Reg_reg\(7)
    );
\blend_mult_generate[1].readData01Reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(10),
      Q => \blend_mult_generate[1].readData01Reg_reg\(2)
    );
\blend_mult_generate[1].readData01Reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(11),
      Q => \blend_mult_generate[1].readData01Reg_reg\(3)
    );
\blend_mult_generate[1].readData01Reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(12),
      Q => \blend_mult_generate[1].readData01Reg_reg\(4)
    );
\blend_mult_generate[1].readData01Reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(13),
      Q => \blend_mult_generate[1].readData01Reg_reg\(5)
    );
\blend_mult_generate[1].readData01Reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(14),
      Q => \blend_mult_generate[1].readData01Reg_reg\(6)
    );
\blend_mult_generate[1].readData01Reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(15),
      Q => \blend_mult_generate[1].readData01Reg_reg\(7)
    );
\blend_mult_generate[1].readData10Reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(10),
      Q => \blend_mult_generate[1].readData10Reg_reg\(2)
    );
\blend_mult_generate[1].readData10Reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(11),
      Q => \blend_mult_generate[1].readData10Reg_reg\(3)
    );
\blend_mult_generate[1].readData10Reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(12),
      Q => \blend_mult_generate[1].readData10Reg_reg\(4)
    );
\blend_mult_generate[1].readData10Reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(13),
      Q => \blend_mult_generate[1].readData10Reg_reg\(5)
    );
\blend_mult_generate[1].readData10Reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(14),
      Q => \blend_mult_generate[1].readData10Reg_reg\(6)
    );
\blend_mult_generate[1].readData10Reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(15),
      Q => \blend_mult_generate[1].readData10Reg_reg\(7)
    );
\blend_mult_generate[1].readData11Reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(10),
      Q => \blend_mult_generate[1].readData11Reg_reg\(2)
    );
\blend_mult_generate[1].readData11Reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(11),
      Q => \blend_mult_generate[1].readData11Reg_reg\(3)
    );
\blend_mult_generate[1].readData11Reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(12),
      Q => \blend_mult_generate[1].readData11Reg_reg\(4)
    );
\blend_mult_generate[1].readData11Reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(13),
      Q => \blend_mult_generate[1].readData11Reg_reg\(5)
    );
\blend_mult_generate[1].readData11Reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(14),
      Q => \blend_mult_generate[1].readData11Reg_reg\(6)
    );
\blend_mult_generate[1].readData11Reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(15),
      Q => \blend_mult_generate[1].readData11Reg_reg\(7)
    );
\blend_mult_generate[2].dOut[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[19]_i_6_n_0\,
      I1 => \blend_mult_generate[2].dOut[19]_i_21_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(8),
      I3 => \blend_mult_generate[2].product01_reg\(7),
      I4 => \blend_mult_generate[2].product10_reg\(7),
      I5 => \blend_mult_generate[2].product11_reg\(7),
      O => \blend_mult_generate[2].dOut[19]_i_10_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(6),
      I1 => \blend_mult_generate[2].dOut[19]_i_23_n_0\,
      I2 => \blend_mult_generate[2].product11_reg\(5),
      I3 => \blend_mult_generate[2].product10_reg\(5),
      I4 => \blend_mult_generate[2].product01_reg\(5),
      O => \blend_mult_generate[2].dOut[19]_i_11_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(5),
      I1 => \blend_mult_generate[2].dOut[19]_i_24_n_0\,
      I2 => \blend_mult_generate[2].product11_reg\(4),
      I3 => \blend_mult_generate[2].product10_reg\(4),
      I4 => \blend_mult_generate[2].product01_reg\(4),
      O => \blend_mult_generate[2].dOut[19]_i_12_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(4),
      I1 => \blend_mult_generate[2].dOut[19]_i_25_n_0\,
      I2 => \blend_mult_generate[2].product11_reg\(3),
      I3 => \blend_mult_generate[2].product10_reg\(3),
      I4 => \blend_mult_generate[2].product01_reg\(3),
      O => \blend_mult_generate[2].dOut[19]_i_13_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(3),
      I1 => \blend_mult_generate[2].product10_reg\(3),
      I2 => \blend_mult_generate[2].product01_reg\(3),
      I3 => \blend_mult_generate[2].product11_reg\(3),
      O => \blend_mult_generate[2].dOut[19]_i_14_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[19]_i_11_n_0\,
      I1 => \blend_mult_generate[2].dOut[19]_i_22_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(7),
      I3 => \blend_mult_generate[2].product01_reg\(6),
      I4 => \blend_mult_generate[2].product10_reg\(6),
      I5 => \blend_mult_generate[2].product11_reg\(6),
      O => \blend_mult_generate[2].dOut[19]_i_15_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[19]_i_12_n_0\,
      I1 => \blend_mult_generate[2].dOut[19]_i_23_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(6),
      I3 => \blend_mult_generate[2].product01_reg\(5),
      I4 => \blend_mult_generate[2].product10_reg\(5),
      I5 => \blend_mult_generate[2].product11_reg\(5),
      O => \blend_mult_generate[2].dOut[19]_i_16_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[19]_i_13_n_0\,
      I1 => \blend_mult_generate[2].dOut[19]_i_24_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(5),
      I3 => \blend_mult_generate[2].product01_reg\(4),
      I4 => \blend_mult_generate[2].product10_reg\(4),
      I5 => \blend_mult_generate[2].product11_reg\(4),
      O => \blend_mult_generate[2].dOut[19]_i_17_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[19]_i_14_n_0\,
      I1 => \blend_mult_generate[2].dOut[19]_i_25_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(4),
      I3 => \blend_mult_generate[2].product01_reg\(3),
      I4 => \blend_mult_generate[2].product10_reg\(3),
      I5 => \blend_mult_generate[2].product11_reg\(3),
      O => \blend_mult_generate[2].dOut[19]_i_18_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(10),
      I1 => \blend_mult_generate[2].product01_reg\(10),
      I2 => \blend_mult_generate[2].product10_reg\(10),
      O => \blend_mult_generate[2].dOut[19]_i_19_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(9),
      I1 => \blend_mult_generate[2].product01_reg\(9),
      I2 => \blend_mult_generate[2].product10_reg\(9),
      O => \blend_mult_generate[2].dOut[19]_i_20_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(8),
      I1 => \blend_mult_generate[2].product01_reg\(8),
      I2 => \blend_mult_generate[2].product10_reg\(8),
      O => \blend_mult_generate[2].dOut[19]_i_21_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(7),
      I1 => \blend_mult_generate[2].product01_reg\(7),
      I2 => \blend_mult_generate[2].product10_reg\(7),
      O => \blend_mult_generate[2].dOut[19]_i_22_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(6),
      I1 => \blend_mult_generate[2].product01_reg\(6),
      I2 => \blend_mult_generate[2].product10_reg\(6),
      O => \blend_mult_generate[2].dOut[19]_i_23_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(5),
      I1 => \blend_mult_generate[2].product01_reg\(5),
      I2 => \blend_mult_generate[2].product10_reg\(5),
      O => \blend_mult_generate[2].dOut[19]_i_24_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(4),
      I1 => \blend_mult_generate[2].product01_reg\(4),
      I2 => \blend_mult_generate[2].product10_reg\(4),
      O => \blend_mult_generate[2].dOut[19]_i_25_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(10),
      I1 => \blend_mult_generate[2].dOut[19]_i_19_n_0\,
      I2 => \blend_mult_generate[2].product11_reg\(9),
      I3 => \blend_mult_generate[2].product10_reg\(9),
      I4 => \blend_mult_generate[2].product01_reg\(9),
      O => \blend_mult_generate[2].dOut[19]_i_3_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(9),
      I1 => \blend_mult_generate[2].dOut[19]_i_20_n_0\,
      I2 => \blend_mult_generate[2].product11_reg\(8),
      I3 => \blend_mult_generate[2].product10_reg\(8),
      I4 => \blend_mult_generate[2].product01_reg\(8),
      O => \blend_mult_generate[2].dOut[19]_i_4_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(8),
      I1 => \blend_mult_generate[2].dOut[19]_i_21_n_0\,
      I2 => \blend_mult_generate[2].product11_reg\(7),
      I3 => \blend_mult_generate[2].product10_reg\(7),
      I4 => \blend_mult_generate[2].product01_reg\(7),
      O => \blend_mult_generate[2].dOut[19]_i_5_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(7),
      I1 => \blend_mult_generate[2].dOut[19]_i_22_n_0\,
      I2 => \blend_mult_generate[2].product11_reg\(6),
      I3 => \blend_mult_generate[2].product10_reg\(6),
      I4 => \blend_mult_generate[2].product01_reg\(6),
      O => \blend_mult_generate[2].dOut[19]_i_6_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[19]_i_3_n_0\,
      I1 => \blend_mult_generate[2].dOut[23]_i_12_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(11),
      I3 => \blend_mult_generate[2].product01_reg\(10),
      I4 => \blend_mult_generate[2].product10_reg\(10),
      I5 => \blend_mult_generate[2].product11_reg\(10),
      O => \blend_mult_generate[2].dOut[19]_i_7_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[19]_i_4_n_0\,
      I1 => \blend_mult_generate[2].dOut[19]_i_19_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(10),
      I3 => \blend_mult_generate[2].product01_reg\(9),
      I4 => \blend_mult_generate[2].product10_reg\(9),
      I5 => \blend_mult_generate[2].product11_reg\(9),
      O => \blend_mult_generate[2].dOut[19]_i_8_n_0\
    );
\blend_mult_generate[2].dOut[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[19]_i_5_n_0\,
      I1 => \blend_mult_generate[2].dOut[19]_i_20_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(9),
      I3 => \blend_mult_generate[2].product01_reg\(8),
      I4 => \blend_mult_generate[2].product10_reg\(8),
      I5 => \blend_mult_generate[2].product11_reg\(8),
      O => \blend_mult_generate[2].dOut[19]_i_9_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(13),
      I1 => \blend_mult_generate[2].product01_reg\(13),
      I2 => \blend_mult_generate[2].product10_reg\(13),
      O => \blend_mult_generate[2].dOut[23]_i_10_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(12),
      I1 => \blend_mult_generate[2].product01_reg\(12),
      I2 => \blend_mult_generate[2].product10_reg\(12),
      O => \blend_mult_generate[2].dOut[23]_i_11_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(11),
      I1 => \blend_mult_generate[2].product01_reg\(11),
      I2 => \blend_mult_generate[2].product10_reg\(11),
      O => \blend_mult_generate[2].dOut[23]_i_12_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \blend_mult_generate[2].product01_reg\(13),
      I1 => \blend_mult_generate[2].product10_reg\(13),
      I2 => \blend_mult_generate[2].product11_reg\(13),
      O => \blend_mult_generate[2].dOut[23]_i_13_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \blend_mult_generate[2].product10_reg\(15),
      I1 => \blend_mult_generate[2].product01_reg\(15),
      I2 => \blend_mult_generate[2].product11_reg\(15),
      I3 => \blend_mult_generate[2].product00_reg\(15),
      O => \blend_mult_generate[2].dOut[23]_i_14_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg\(14),
      I1 => \blend_mult_generate[2].product01_reg\(14),
      I2 => \blend_mult_generate[2].product10_reg\(14),
      O => \blend_mult_generate[2].dOut[23]_i_15_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^ar\(0)
    );
\blend_mult_generate[2].dOut[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(13),
      I1 => \blend_mult_generate[2].dOut[23]_i_10_n_0\,
      I2 => \blend_mult_generate[2].product11_reg\(12),
      I3 => \blend_mult_generate[2].product10_reg\(12),
      I4 => \blend_mult_generate[2].product01_reg\(12),
      O => \blend_mult_generate[2].dOut[23]_i_3_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(12),
      I1 => \blend_mult_generate[2].dOut[23]_i_11_n_0\,
      I2 => \blend_mult_generate[2].product11_reg\(11),
      I3 => \blend_mult_generate[2].product10_reg\(11),
      I4 => \blend_mult_generate[2].product01_reg\(11),
      O => \blend_mult_generate[2].dOut[23]_i_4_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg\(11),
      I1 => \blend_mult_generate[2].dOut[23]_i_12_n_0\,
      I2 => \blend_mult_generate[2].product11_reg\(10),
      I3 => \blend_mult_generate[2].product10_reg\(10),
      I4 => \blend_mult_generate[2].product01_reg\(10),
      O => \blend_mult_generate[2].dOut[23]_i_5_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[23]_i_13_n_0\,
      I1 => \blend_mult_generate[2].product00_reg\(14),
      I2 => \blend_mult_generate[2].dOut[23]_i_14_n_0\,
      I3 => \blend_mult_generate[2].product01_reg\(14),
      I4 => \blend_mult_generate[2].product10_reg\(14),
      I5 => \blend_mult_generate[2].product11_reg\(14),
      O => \blend_mult_generate[2].dOut[23]_i_6_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[23]_i_3_n_0\,
      I1 => \blend_mult_generate[2].dOut[23]_i_15_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(14),
      I3 => \blend_mult_generate[2].product01_reg\(13),
      I4 => \blend_mult_generate[2].product10_reg\(13),
      I5 => \blend_mult_generate[2].product11_reg\(13),
      O => \blend_mult_generate[2].dOut[23]_i_7_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[23]_i_4_n_0\,
      I1 => \blend_mult_generate[2].dOut[23]_i_10_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(13),
      I3 => \blend_mult_generate[2].product01_reg\(12),
      I4 => \blend_mult_generate[2].product10_reg\(12),
      I5 => \blend_mult_generate[2].product11_reg\(12),
      O => \blend_mult_generate[2].dOut[23]_i_8_n_0\
    );
\blend_mult_generate[2].dOut[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \blend_mult_generate[2].dOut[23]_i_5_n_0\,
      I1 => \blend_mult_generate[2].dOut[23]_i_11_n_0\,
      I2 => \blend_mult_generate[2].product00_reg\(12),
      I3 => \blend_mult_generate[2].product01_reg\(11),
      I4 => \blend_mult_generate[2].product10_reg\(11),
      I5 => \blend_mult_generate[2].product11_reg\(11),
      O => \blend_mult_generate[2].dOut[23]_i_9_n_0\
    );
\blend_mult_generate[2].dOut_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_2_out(8),
      Q => data_out_debug(16)
    );
\blend_mult_generate[2].dOut_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_2_out(9),
      Q => data_out_debug(17)
    );
\blend_mult_generate[2].dOut_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_2_out(10),
      Q => data_out_debug(18)
    );
\blend_mult_generate[2].dOut_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_2_out(11),
      Q => data_out_debug(19)
    );
\blend_mult_generate[2].dOut_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].dOut_reg[19]_i_2_n_0\,
      CO(3) => \blend_mult_generate[2].dOut_reg[19]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].dOut_reg[19]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].dOut_reg[19]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].dOut_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].dOut[19]_i_3_n_0\,
      DI(2) => \blend_mult_generate[2].dOut[19]_i_4_n_0\,
      DI(1) => \blend_mult_generate[2].dOut[19]_i_5_n_0\,
      DI(0) => \blend_mult_generate[2].dOut[19]_i_6_n_0\,
      O(3 downto 0) => p_2_out(11 downto 8),
      S(3) => \blend_mult_generate[2].dOut[19]_i_7_n_0\,
      S(2) => \blend_mult_generate[2].dOut[19]_i_8_n_0\,
      S(1) => \blend_mult_generate[2].dOut[19]_i_9_n_0\,
      S(0) => \blend_mult_generate[2].dOut[19]_i_10_n_0\
    );
\blend_mult_generate[2].dOut_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[2].dOut_reg[19]_i_2_n_0\,
      CO(2) => \blend_mult_generate[2].dOut_reg[19]_i_2_n_1\,
      CO(1) => \blend_mult_generate[2].dOut_reg[19]_i_2_n_2\,
      CO(0) => \blend_mult_generate[2].dOut_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].dOut[19]_i_11_n_0\,
      DI(2) => \blend_mult_generate[2].dOut[19]_i_12_n_0\,
      DI(1) => \blend_mult_generate[2].dOut[19]_i_13_n_0\,
      DI(0) => \blend_mult_generate[2].dOut[19]_i_14_n_0\,
      O(3 downto 0) => \NLW_blend_mult_generate[2].dOut_reg[19]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \blend_mult_generate[2].dOut[19]_i_15_n_0\,
      S(2) => \blend_mult_generate[2].dOut[19]_i_16_n_0\,
      S(1) => \blend_mult_generate[2].dOut[19]_i_17_n_0\,
      S(0) => \blend_mult_generate[2].dOut[19]_i_18_n_0\
    );
\blend_mult_generate[2].dOut_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_2_out(12),
      Q => data_out_debug(20)
    );
\blend_mult_generate[2].dOut_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_2_out(13),
      Q => data_out_debug(21)
    );
\blend_mult_generate[2].dOut_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_2_out(14),
      Q => data_out_debug(22)
    );
\blend_mult_generate[2].dOut_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_2_out(15),
      Q => data_out_debug(23)
    );
\blend_mult_generate[2].dOut_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].dOut_reg[19]_i_1_n_0\,
      CO(3) => \NLW_blend_mult_generate[2].dOut_reg[23]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \blend_mult_generate[2].dOut_reg[23]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].dOut_reg[23]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].dOut_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[2].dOut[23]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].dOut[23]_i_4_n_0\,
      DI(0) => \blend_mult_generate[2].dOut[23]_i_5_n_0\,
      O(3 downto 0) => p_2_out(15 downto 12),
      S(3) => \blend_mult_generate[2].dOut[23]_i_6_n_0\,
      S(2) => \blend_mult_generate[2].dOut[23]_i_7_n_0\,
      S(1) => \blend_mult_generate[2].dOut[23]_i_8_n_0\,
      S(0) => \blend_mult_generate[2].dOut[23]_i_9_n_0\
    );
\blend_mult_generate[2].product00[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I5 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      O => \blend_mult_generate[2].product00[39]_i_2_n_0\
    );
\blend_mult_generate[2].product00[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => coeff001_n_97,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[2].product00[39]_i_3_n_0\
    );
\blend_mult_generate[2].product00[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(3),
      O => \blend_mult_generate[2].product00[39]_i_4_n_0\
    );
\blend_mult_generate[2].product00[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I2 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I3 => \blend_mult_generate[2].product00[39]_i_9_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I5 => \blend_mult_generate[0].product00[9]_i_11_n_0\,
      O => \blend_mult_generate[2].product00[39]_i_5_n_0\
    );
\blend_mult_generate[2].product00[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[9]_i_11_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I2 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I3 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I4 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      O => \blend_mult_generate[2].product00[39]_i_6_n_0\
    );
\blend_mult_generate[2].product00[39]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I1 => coeff001_n_96,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I3 => coeff001_n_97,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[2].product00[39]_i_7_n_0\
    );
\blend_mult_generate[2].product00[39]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[1].product00_reg[19]_0\,
      I1 => coeff001_n_97,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(3),
      O => \blend_mult_generate[2].product00[39]_i_8_n_0\
    );
\blend_mult_generate[2].product00[39]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_96,
      O => \blend_mult_generate[2].product00[39]_i_9_n_0\
    );
\blend_mult_generate[2].product00[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg[39]_i_1_n_4\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I2 => coeff001_n_97,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[2].product00[40]_i_1_n_0\
    );
\blend_mult_generate[2].product00[43]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_95,
      O => \blend_mult_generate[2].product00[43]_i_10_n_0\
    );
\blend_mult_generate[2].product00[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00000000000000"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg[47]_i_11_n_6\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I2 => coeff001_n_96,
      I3 => coeff001_n_95,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      I5 => \blend_mult_generate[2].readData00Reg_reg\(6),
      O => \blend_mult_generate[2].product00[43]_i_2_n_0\
    );
\blend_mult_generate[2].product00[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff001_n_95,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[2].product00_reg[47]_i_11_n_6\,
      I3 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      I5 => coeff001_n_96,
      O => \blend_mult_generate[2].product00[43]_i_3_n_0\
    );
\blend_mult_generate[2].product00[43]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_97,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[2].product00_reg[47]_i_11_n_7\,
      O => \blend_mult_generate[2].product00[43]_i_4_n_0\
    );
\blend_mult_generate[2].product00[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA9555"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[43]_i_2_n_0\,
      I1 => coeff001_n_94,
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I4 => \blend_mult_generate[2].product00[47]_i_14_n_0\,
      I5 => \blend_mult_generate[2].product00[43]_i_9_n_0\,
      O => \blend_mult_generate[2].product00[43]_i_5_n_0\
    );
\blend_mult_generate[2].product00[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C369C369C369C3"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I1 => \blend_mult_generate[2].product00_reg[47]_i_11_n_6\,
      I2 => \blend_mult_generate[2].product00[43]_i_10_n_0\,
      I3 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I4 => \blend_mult_generate[0].product00[9]_i_11_n_0\,
      I5 => \blend_mult_generate[2].product00_reg[47]_i_11_n_7\,
      O => \blend_mult_generate[2].product00[43]_i_6_n_0\
    );
\blend_mult_generate[2].product00[43]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6AAAAAAAAA"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg[47]_i_11_n_7\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I2 => coeff001_n_97,
      I3 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I4 => coeff001_n_96,
      I5 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[2].product00[43]_i_7_n_0\
    );
\blend_mult_generate[2].product00[43]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \blend_mult_generate[2].product00_reg[39]_i_1_n_4\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I2 => coeff001_n_97,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[2].product00[43]_i_8_n_0\
    );
\blend_mult_generate[2].product00[43]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff001_n_96,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[2].product00_reg[47]_i_11_n_6\,
      O => \blend_mult_generate[2].product00[43]_i_9_n_0\
    );
\blend_mult_generate[2].product00[47]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_92,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[2].product00_reg[49]_i_5_n_6\,
      O => \blend_mult_generate[2].product00[47]_i_10_n_0\
    );
\blend_mult_generate[2].product00[47]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_92,
      O => \blend_mult_generate[2].product00[47]_i_12_n_0\
    );
\blend_mult_generate[2].product00[47]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_94,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[2].product00_reg[47]_i_11_n_4\,
      O => \blend_mult_generate[2].product00[47]_i_13_n_0\
    );
\blend_mult_generate[2].product00[47]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_95,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[2].product00_reg[47]_i_11_n_5\,
      O => \blend_mult_generate[2].product00[47]_i_14_n_0\
    );
\blend_mult_generate[2].product00[47]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C808080B37F7F7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_90,
      I3 => coeff001_n_91,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[2].product00_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product00[47]_i_15_n_0\
    );
\blend_mult_generate[2].product00[47]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_93,
      O => \blend_mult_generate[2].product00[47]_i_16_n_0\
    );
\blend_mult_generate[2].product00[47]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_93,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[2].product00_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product00[47]_i_17_n_0\
    );
\blend_mult_generate[2].product00[47]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_94,
      O => \blend_mult_generate[2].product00[47]_i_18_n_0\
    );
\blend_mult_generate[2].product00[47]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff001_n_95,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[2].product00_reg[47]_i_11_n_5\,
      O => \blend_mult_generate[2].product00[47]_i_19_n_0\
    );
\blend_mult_generate[2].product00[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[2].product00_reg[49]_i_5_n_7\,
      I3 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I4 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I5 => \blend_mult_generate[2].product00[47]_i_10_n_0\,
      O => \blend_mult_generate[2].product00[47]_i_2_n_0\
    );
\blend_mult_generate[2].product00[47]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      O => \blend_mult_generate[2].product00[47]_i_20_n_0\
    );
\blend_mult_generate[2].product00[47]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I3 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I5 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      O => \blend_mult_generate[2].product00[47]_i_21_n_0\
    );
\blend_mult_generate[2].product00[47]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      O => \blend_mult_generate[2].product00[47]_i_22_n_0\
    );
\blend_mult_generate[2].product00[47]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      O => \blend_mult_generate[2].product00[47]_i_23_n_0\
    );
\blend_mult_generate[2].product00[47]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[47]_i_20_n_0\,
      I1 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[2].product00[47]_i_28_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      O => \blend_mult_generate[2].product00[47]_i_24_n_0\
    );
\blend_mult_generate[2].product00[47]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[47]_i_21_n_0\,
      I1 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I3 => \blend_mult_generate[2].product00[47]_i_29_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      O => \blend_mult_generate[2].product00[47]_i_25_n_0\
    );
\blend_mult_generate[2].product00[47]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[47]_i_22_n_0\,
      I1 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I3 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I5 => \blend_mult_generate[2].product00[47]_i_30_n_0\,
      O => \blend_mult_generate[2].product00[47]_i_26_n_0\
    );
\blend_mult_generate[2].product00[47]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[47]_i_23_n_0\,
      I1 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[2].product00[47]_i_31_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      O => \blend_mult_generate[2].product00[47]_i_27_n_0\
    );
\blend_mult_generate[2].product00[47]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_91,
      O => \blend_mult_generate[2].product00[47]_i_28_n_0\
    );
\blend_mult_generate[2].product00[47]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_93,
      O => \blend_mult_generate[2].product00[47]_i_29_n_0\
    );
\blend_mult_generate[2].product00[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I1 => \blend_mult_generate[2].product00_reg[47]_i_11_n_4\,
      I2 => \blend_mult_generate[2].product00[47]_i_12_n_0\,
      I3 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[2].product00_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product00[47]_i_3_n_0\
    );
\blend_mult_generate[2].product00[47]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_92,
      O => \blend_mult_generate[2].product00[47]_i_30_n_0\
    );
\blend_mult_generate[2].product00[47]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_94,
      O => \blend_mult_generate[2].product00[47]_i_31_n_0\
    );
\blend_mult_generate[2].product00[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[47]_i_13_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[0].product00[13]_i_10_n_0\,
      I3 => \blend_mult_generate[2].product00_reg[47]_i_11_n_5\,
      I4 => \blend_mult_generate[0].product00[13]_i_17_n_0\,
      I5 => \blend_mult_generate[2].readData00Reg_reg\(6),
      O => \blend_mult_generate[2].product00[47]_i_4_n_0\
    );
\blend_mult_generate[2].product00[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A08800A0A00000"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[47]_i_14_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[0].product00[13]_i_13_n_0\,
      I3 => \blend_mult_generate[0].product00[13]_i_19_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I5 => \blend_mult_generate[2].product00_reg[47]_i_11_n_6\,
      O => \blend_mult_generate[2].product00[47]_i_5_n_0\
    );
\blend_mult_generate[2].product00[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[47]_i_2_n_0\,
      I1 => \blend_mult_generate[2].product00[47]_i_15_n_0\,
      I2 => coeff001_n_92,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[2].product00_reg[49]_i_5_n_6\,
      O => \blend_mult_generate[2].product00[47]_i_6_n_0\
    );
\blend_mult_generate[2].product00[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[47]_i_3_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I3 => \blend_mult_generate[2].product00[47]_i_10_n_0\,
      I4 => \blend_mult_generate[2].product00[47]_i_16_n_0\,
      I5 => \blend_mult_generate[2].product00_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product00[47]_i_7_n_0\
    );
\blend_mult_generate[2].product00[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[47]_i_4_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I3 => \blend_mult_generate[2].product00[47]_i_17_n_0\,
      I4 => \blend_mult_generate[2].product00[47]_i_18_n_0\,
      I5 => \blend_mult_generate[2].product00_reg[47]_i_11_n_4\,
      O => \blend_mult_generate[2].product00[47]_i_8_n_0\
    );
\blend_mult_generate[2].product00[47]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA9555"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[47]_i_5_n_0\,
      I1 => coeff001_n_93,
      I2 => \blend_mult_generate[1].product00_reg[19]_0\,
      I3 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I4 => \blend_mult_generate[2].product00[47]_i_13_n_0\,
      I5 => \blend_mult_generate[2].product00[47]_i_19_n_0\,
      O => \blend_mult_generate[2].product00[47]_i_9_n_0\
    );
\blend_mult_generate[2].product00[49]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I1 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      O => \blend_mult_generate[2].product00[49]_i_10_n_0\
    );
\blend_mult_generate[2].product00[49]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      O => \blend_mult_generate[2].product00[49]_i_11_n_0\
    );
\blend_mult_generate[2].product00[49]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => coeff001_n_90,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => coeff001_n_89,
      I4 => \blend_mult_generate[1].product00_reg[19]_0\,
      O => \blend_mult_generate[2].product00[49]_i_12_n_0\
    );
\blend_mult_generate[2].product00[49]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E57F70803000F000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I1 => \blend_mult_generate[0].product00[13]_i_11_n_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I3 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I5 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      O => \blend_mult_generate[2].product00[49]_i_13_n_0\
    );
\blend_mult_generate[2].product00[49]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[49]_i_11_n_0\,
      I1 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I3 => \blend_mult_generate[2].product00[49]_i_16_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(3),
      I5 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      O => \blend_mult_generate[2].product00[49]_i_14_n_0\
    );
\blend_mult_generate[2].product00[49]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff001_n_91,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[2].product00_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product00[49]_i_15_n_0\
    );
\blend_mult_generate[2].product00[49]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(5),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_91,
      O => \blend_mult_generate[2].product00[49]_i_16_n_0\
    );
\blend_mult_generate[2].product00[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product00[15]_i_5_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I2 => \blend_mult_generate[2].product00_reg[49]_i_5_n_6\,
      I3 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I4 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I5 => \blend_mult_generate[2].product00[49]_i_6_n_0\,
      O => \blend_mult_generate[2].product00[49]_i_2_n_0\
    );
\blend_mult_generate[2].product00[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF7FFF2A008000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I1 => coeff001_n_90,
      I2 => \blend_mult_generate[2].product00_reg[49]_i_5_n_0\,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      I4 => coeff001_n_89,
      I5 => \blend_mult_generate[2].product00[49]_i_7_n_0\,
      O => \blend_mult_generate[2].product00[49]_i_3_n_0\
    );
\blend_mult_generate[2].product00[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[49]_i_2_n_0\,
      I1 => \blend_mult_generate[2].product00[49]_i_8_n_0\,
      I2 => coeff001_n_91,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[2].product00_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product00[49]_i_4_n_0\
    );
\blend_mult_generate[2].product00[49]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff001_n_91,
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I3 => \blend_mult_generate[2].product00_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product00[49]_i_6_n_0\
    );
\blend_mult_generate[2].product00[49]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40D5D5D5D5404040"
    )
        port map (
      I0 => \blend_mult_generate[2].product00[49]_i_15_n_0\,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I2 => \blend_mult_generate[1].product00[31]_i_15_n_0\,
      I3 => \blend_mult_generate[0].product00[15]_i_7_n_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[2].product00_reg[49]_i_5_n_0\,
      O => \blend_mult_generate[2].product00[49]_i_7_n_0\
    );
\blend_mult_generate[2].product00[49]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C808080B37F7F7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData00Reg_reg\(6),
      I1 => \blend_mult_generate[1].product00_reg[19]_0\,
      I2 => coeff001_n_89,
      I3 => coeff001_n_90,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(7),
      I5 => \blend_mult_generate[2].product00_reg[49]_i_5_n_0\,
      O => \blend_mult_generate[2].product00[49]_i_8_n_0\
    );
\blend_mult_generate[2].product00[49]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => coeff001_n_89,
      I1 => \blend_mult_generate[2].readData00Reg_reg\(4),
      I2 => coeff001_n_90,
      I3 => \blend_mult_generate[1].product00_reg[19]_0\,
      I4 => \blend_mult_generate[2].readData00Reg_reg\(5),
      O => \blend_mult_generate[2].product00[49]_i_9_n_0\
    );
\blend_mult_generate[2].product00_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[39]_i_1_n_7\,
      Q => \blend_mult_generate[2].product00_reg\(3)
    );
\blend_mult_generate[2].product00_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[39]_i_1_n_6\,
      Q => \blend_mult_generate[2].product00_reg\(4)
    );
\blend_mult_generate[2].product00_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[39]_i_1_n_5\,
      Q => \blend_mult_generate[2].product00_reg\(5)
    );
\blend_mult_generate[2].product00_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[2].product00_reg[39]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product00_reg[39]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product00_reg[39]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product00_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product00[39]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product00[39]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product00[39]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[2].product00_reg[39]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product00_reg[39]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product00_reg[39]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product00_reg[39]_i_1_n_7\,
      S(3) => \blend_mult_generate[2].product00[39]_i_5_n_0\,
      S(2) => \blend_mult_generate[2].product00[39]_i_6_n_0\,
      S(1) => \blend_mult_generate[2].product00[39]_i_7_n_0\,
      S(0) => \blend_mult_generate[2].product00[39]_i_8_n_0\
    );
\blend_mult_generate[2].product00_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00[40]_i_1_n_0\,
      Q => \blend_mult_generate[2].product00_reg\(6)
    );
\blend_mult_generate[2].product00_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[43]_i_1_n_6\,
      Q => \blend_mult_generate[2].product00_reg\(7)
    );
\blend_mult_generate[2].product00_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[43]_i_1_n_5\,
      Q => \blend_mult_generate[2].product00_reg\(8)
    );
\blend_mult_generate[2].product00_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[43]_i_1_n_4\,
      Q => \blend_mult_generate[2].product00_reg\(9)
    );
\blend_mult_generate[2].product00_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[2].product00_reg[43]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product00_reg[43]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product00_reg[43]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product00_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product00[43]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product00[43]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product00[43]_i_4_n_0\,
      DI(0) => \blend_mult_generate[2].product00_reg[39]_i_1_n_4\,
      O(3) => \blend_mult_generate[2].product00_reg[43]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product00_reg[43]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product00_reg[43]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[2].product00_reg[43]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[2].product00[43]_i_5_n_0\,
      S(2) => \blend_mult_generate[2].product00[43]_i_6_n_0\,
      S(1) => \blend_mult_generate[2].product00[43]_i_7_n_0\,
      S(0) => \blend_mult_generate[2].product00[43]_i_8_n_0\
    );
\blend_mult_generate[2].product00_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[47]_i_1_n_7\,
      Q => \blend_mult_generate[2].product00_reg\(10)
    );
\blend_mult_generate[2].product00_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[47]_i_1_n_6\,
      Q => \blend_mult_generate[2].product00_reg\(11)
    );
\blend_mult_generate[2].product00_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[47]_i_1_n_5\,
      Q => \blend_mult_generate[2].product00_reg\(12)
    );
\blend_mult_generate[2].product00_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[47]_i_1_n_4\,
      Q => \blend_mult_generate[2].product00_reg\(13)
    );
\blend_mult_generate[2].product00_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product00_reg[43]_i_1_n_0\,
      CO(3) => \blend_mult_generate[2].product00_reg[47]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product00_reg[47]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product00_reg[47]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product00_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product00[47]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product00[47]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product00[47]_i_4_n_0\,
      DI(0) => \blend_mult_generate[2].product00[47]_i_5_n_0\,
      O(3) => \blend_mult_generate[2].product00_reg[47]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product00_reg[47]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product00_reg[47]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product00_reg[47]_i_1_n_7\,
      S(3) => \blend_mult_generate[2].product00[47]_i_6_n_0\,
      S(2) => \blend_mult_generate[2].product00[47]_i_7_n_0\,
      S(1) => \blend_mult_generate[2].product00[47]_i_8_n_0\,
      S(0) => \blend_mult_generate[2].product00[47]_i_9_n_0\
    );
\blend_mult_generate[2].product00_reg[47]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product00_reg[39]_i_1_n_0\,
      CO(3) => \blend_mult_generate[2].product00_reg[47]_i_11_n_0\,
      CO(2) => \blend_mult_generate[2].product00_reg[47]_i_11_n_1\,
      CO(1) => \blend_mult_generate[2].product00_reg[47]_i_11_n_2\,
      CO(0) => \blend_mult_generate[2].product00_reg[47]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product00[47]_i_20_n_0\,
      DI(2) => \blend_mult_generate[2].product00[47]_i_21_n_0\,
      DI(1) => \blend_mult_generate[2].product00[47]_i_22_n_0\,
      DI(0) => \blend_mult_generate[2].product00[47]_i_23_n_0\,
      O(3) => \blend_mult_generate[2].product00_reg[47]_i_11_n_4\,
      O(2) => \blend_mult_generate[2].product00_reg[47]_i_11_n_5\,
      O(1) => \blend_mult_generate[2].product00_reg[47]_i_11_n_6\,
      O(0) => \blend_mult_generate[2].product00_reg[47]_i_11_n_7\,
      S(3) => \blend_mult_generate[2].product00[47]_i_24_n_0\,
      S(2) => \blend_mult_generate[2].product00[47]_i_25_n_0\,
      S(1) => \blend_mult_generate[2].product00[47]_i_26_n_0\,
      S(0) => \blend_mult_generate[2].product00[47]_i_27_n_0\
    );
\blend_mult_generate[2].product00_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[49]_i_1_n_7\,
      Q => \blend_mult_generate[2].product00_reg\(14)
    );
\blend_mult_generate[2].product00_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product00_reg[49]_i_1_n_6\,
      Q => \blend_mult_generate[2].product00_reg\(15)
    );
\blend_mult_generate[2].product00_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product00_reg[47]_i_1_n_0\,
      CO(3 downto 1) => \NLW_blend_mult_generate[2].product00_reg[49]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blend_mult_generate[2].product00_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \blend_mult_generate[2].product00[49]_i_2_n_0\,
      O(3 downto 2) => \NLW_blend_mult_generate[2].product00_reg[49]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \blend_mult_generate[2].product00_reg[49]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product00_reg[49]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \blend_mult_generate[2].product00[49]_i_3_n_0\,
      S(0) => \blend_mult_generate[2].product00[49]_i_4_n_0\
    );
\blend_mult_generate[2].product00_reg[49]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product00_reg[47]_i_11_n_0\,
      CO(3) => \blend_mult_generate[2].product00_reg[49]_i_5_n_0\,
      CO(2) => \NLW_blend_mult_generate[2].product00_reg[49]_i_5_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[2].product00_reg[49]_i_5_n_2\,
      CO(0) => \blend_mult_generate[2].product00_reg[49]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[2].product00[49]_i_9_n_0\,
      DI(1) => \blend_mult_generate[2].product00[49]_i_10_n_0\,
      DI(0) => \blend_mult_generate[2].product00[49]_i_11_n_0\,
      O(3) => \NLW_blend_mult_generate[2].product00_reg[49]_i_5_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[2].product00_reg[49]_i_5_n_5\,
      O(1) => \blend_mult_generate[2].product00_reg[49]_i_5_n_6\,
      O(0) => \blend_mult_generate[2].product00_reg[49]_i_5_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[2].product00[49]_i_12_n_0\,
      S(1) => \blend_mult_generate[2].product00[49]_i_13_n_0\,
      S(0) => \blend_mult_generate[2].product00[49]_i_14_n_0\
    );
\blend_mult_generate[2].product01[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \coeff01_reg_n_0_[3]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[1]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I5 => \coeff01_reg_n_0_[2]\,
      O => \blend_mult_generate[2].product01[39]_i_2_n_0\
    );
\blend_mult_generate[2].product01[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[1]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[2].product01[39]_i_3_n_0\
    );
\blend_mult_generate[2].product01[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff01_reg_n_0_[1]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(3),
      O => \blend_mult_generate[2].product01[39]_i_4_n_0\
    );
\blend_mult_generate[2].product01[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I2 => \coeff01_reg_n_0_[3]\,
      I3 => \blend_mult_generate[2].product01[39]_i_9_n_0\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I5 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[2].product01[39]_i_5_n_0\
    );
\blend_mult_generate[2].product01[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \coeff01_reg_n_0_[0]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I2 => \coeff01_reg_n_0_[1]\,
      I3 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I4 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[2]\,
      O => \blend_mult_generate[2].product01[39]_i_6_n_0\
    );
\blend_mult_generate[2].product01[39]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[1]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I3 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[2].product01[39]_i_7_n_0\
    );
\blend_mult_generate[2].product01[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff01_reg_n_0_[0]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(3),
      O => \blend_mult_generate[2].product01[39]_i_8_n_0\
    );
\blend_mult_generate[2].product01[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I1 => \coeff01_reg_n_0_[1]\,
      O => \blend_mult_generate[2].product01[39]_i_9_n_0\
    );
\blend_mult_generate[2].product01[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \blend_mult_generate[2].product01_reg[39]_i_1_n_4\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[2].product01[40]_i_1_n_0\
    );
\blend_mult_generate[2].product01[43]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[2]\,
      O => \blend_mult_generate[2].product01[43]_i_10_n_0\
    );
\blend_mult_generate[2].product01[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A000000"
    )
        port map (
      I0 => \blend_mult_generate[2].product01_reg[47]_i_11_n_6\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[1]\,
      I3 => \coeff01_reg_n_0_[2]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(6),
      O => \blend_mult_generate[2].product01[43]_i_2_n_0\
    );
\blend_mult_generate[2].product01[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I2 => \blend_mult_generate[2].product01_reg[47]_i_11_n_6\,
      I3 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I4 => \coeff01_reg_n_0_[1]\,
      O => \blend_mult_generate[2].product01[43]_i_3_n_0\
    );
\blend_mult_generate[2].product01[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[0]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[2].product01_reg[47]_i_11_n_7\,
      O => \blend_mult_generate[2].product01[43]_i_4_n_0\
    );
\blend_mult_generate[2].product01[43]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[43]_i_2_n_0\,
      I1 => \coeff01_reg_n_0_[3]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I3 => \blend_mult_generate[2].product01[47]_i_14_n_0\,
      I4 => \blend_mult_generate[2].product01[43]_i_9_n_0\,
      O => \blend_mult_generate[2].product01[43]_i_5_n_0\
    );
\blend_mult_generate[2].product01[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C369C369C369C3"
    )
        port map (
      I0 => \coeff01_reg_n_0_[1]\,
      I1 => \blend_mult_generate[2].product01_reg[47]_i_11_n_6\,
      I2 => \blend_mult_generate[2].product01[43]_i_10_n_0\,
      I3 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I4 => \coeff01_reg_n_0_[0]\,
      I5 => \blend_mult_generate[2].product01_reg[47]_i_11_n_7\,
      O => \blend_mult_generate[2].product01[43]_i_6_n_0\
    );
\blend_mult_generate[2].product01[43]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \blend_mult_generate[2].product01_reg[47]_i_11_n_7\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[0]\,
      I3 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I4 => \coeff01_reg_n_0_[1]\,
      O => \blend_mult_generate[2].product01[43]_i_7_n_0\
    );
\blend_mult_generate[2].product01[43]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \blend_mult_generate[2].product01_reg[39]_i_1_n_4\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[0]\,
      O => \blend_mult_generate[2].product01[43]_i_8_n_0\
    );
\blend_mult_generate[2].product01[43]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \coeff01_reg_n_0_[1]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[2].product01_reg[47]_i_11_n_6\,
      O => \blend_mult_generate[2].product01[43]_i_9_n_0\
    );
\blend_mult_generate[2].product01[47]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[2].product01[47]_i_10_n_0\
    );
\blend_mult_generate[2].product01[47]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[5]\,
      O => \blend_mult_generate[2].product01[47]_i_12_n_0\
    );
\blend_mult_generate[2].product01[47]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[3]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[2].product01_reg[47]_i_11_n_4\,
      O => \blend_mult_generate[2].product01[47]_i_13_n_0\
    );
\blend_mult_generate[2].product01[47]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[2].product01_reg[47]_i_11_n_5\,
      O => \blend_mult_generate[2].product01[47]_i_14_n_0\
    );
\blend_mult_generate[2].product01[47]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \coeff01_reg_n_0_[6]\,
      I3 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I4 => \blend_mult_generate[2].product01_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product01[47]_i_15_n_0\
    );
\blend_mult_generate[2].product01[47]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[5]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[2].product01_reg[49]_i_5_n_6\,
      O => \blend_mult_generate[2].product01[47]_i_16_n_0\
    );
\blend_mult_generate[2].product01[47]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I1 => \coeff01_reg_n_0_[4]\,
      O => \blend_mult_generate[2].product01[47]_i_17_n_0\
    );
\blend_mult_generate[2].product01[47]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff01_reg_n_0_[4]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[2].product01_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product01[47]_i_18_n_0\
    );
\blend_mult_generate[2].product01[47]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I1 => \coeff01_reg_n_0_[3]\,
      O => \blend_mult_generate[2].product01[47]_i_19_n_0\
    );
\blend_mult_generate[2].product01[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[4]\,
      I1 => \blend_mult_generate[2].product01_reg[49]_i_5_n_7\,
      I2 => \blend_mult_generate[2].product01[47]_i_10_n_0\,
      I3 => \coeff01_reg_n_0_[5]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I5 => \blend_mult_generate[2].product01_reg[49]_i_5_n_6\,
      O => \blend_mult_generate[2].product01[47]_i_2_n_0\
    );
\blend_mult_generate[2].product01[47]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \blend_mult_generate[2].product01_reg[47]_i_11_n_5\,
      O => \blend_mult_generate[2].product01[47]_i_20_n_0\
    );
\blend_mult_generate[2].product01[47]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[5]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[4]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[2].product01[47]_i_21_n_0\
    );
\blend_mult_generate[2].product01[47]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[4]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I3 => \coeff01_reg_n_0_[5]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I5 => \coeff01_reg_n_0_[3]\,
      O => \blend_mult_generate[2].product01[47]_i_22_n_0\
    );
\blend_mult_generate[2].product01[47]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[3]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[4]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[2]\,
      O => \blend_mult_generate[2].product01[47]_i_23_n_0\
    );
\blend_mult_generate[2].product01[47]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[2]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[1]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[3]\,
      O => \blend_mult_generate[2].product01[47]_i_24_n_0\
    );
\blend_mult_generate[2].product01[47]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[47]_i_21_n_0\,
      I1 => \coeff01_reg_n_0_[5]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \blend_mult_generate[2].product01[47]_i_29_n_0\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[7]\,
      O => \blend_mult_generate[2].product01[47]_i_25_n_0\
    );
\blend_mult_generate[2].product01[47]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[47]_i_22_n_0\,
      I1 => \coeff01_reg_n_0_[5]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I3 => \blend_mult_generate[2].product01[47]_i_30_n_0\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[2].product01[47]_i_26_n_0\
    );
\blend_mult_generate[2].product01[47]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[47]_i_23_n_0\,
      I1 => \coeff01_reg_n_0_[4]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I3 => \coeff01_reg_n_0_[3]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I5 => \blend_mult_generate[2].product01[47]_i_31_n_0\,
      O => \blend_mult_generate[2].product01[47]_i_27_n_0\
    );
\blend_mult_generate[2].product01[47]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[47]_i_24_n_0\,
      I1 => \coeff01_reg_n_0_[2]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \blend_mult_generate[2].product01[47]_i_32_n_0\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[4]\,
      O => \blend_mult_generate[2].product01[47]_i_28_n_0\
    );
\blend_mult_generate[2].product01[47]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[2].product01[47]_i_29_n_0\
    );
\blend_mult_generate[2].product01[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[3]\,
      I1 => \blend_mult_generate[2].product01_reg[47]_i_11_n_4\,
      I2 => \blend_mult_generate[2].product01[47]_i_12_n_0\,
      I3 => \coeff01_reg_n_0_[4]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I5 => \blend_mult_generate[2].product01_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product01[47]_i_3_n_0\
    );
\blend_mult_generate[2].product01[47]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I1 => \coeff01_reg_n_0_[4]\,
      O => \blend_mult_generate[2].product01[47]_i_30_n_0\
    );
\blend_mult_generate[2].product01[47]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[5]\,
      O => \blend_mult_generate[2].product01[47]_i_31_n_0\
    );
\blend_mult_generate[2].product01[47]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[3]\,
      O => \blend_mult_generate[2].product01[47]_i_32_n_0\
    );
\blend_mult_generate[2].product01[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[47]_i_13_n_0\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[4]\,
      I3 => \blend_mult_generate[2].product01_reg[47]_i_11_n_5\,
      I4 => \coeff01_reg_n_0_[2]\,
      I5 => \blend_mult_generate[2].readData01Reg_reg\(6),
      O => \blend_mult_generate[2].product01[47]_i_4_n_0\
    );
\blend_mult_generate[2].product01[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A08800A0A00000"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[47]_i_14_n_0\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I2 => \coeff01_reg_n_0_[3]\,
      I3 => \coeff01_reg_n_0_[1]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I5 => \blend_mult_generate[2].product01_reg[47]_i_11_n_6\,
      O => \blend_mult_generate[2].product01[47]_i_5_n_0\
    );
\blend_mult_generate[2].product01[47]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[47]_i_2_n_0\,
      I1 => \blend_mult_generate[2].product01[47]_i_15_n_0\,
      I2 => \coeff01_reg_n_0_[5]\,
      I3 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I4 => \blend_mult_generate[2].product01_reg[49]_i_5_n_6\,
      O => \blend_mult_generate[2].product01[47]_i_6_n_0\
    );
\blend_mult_generate[2].product01[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[47]_i_3_n_0\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[6]\,
      I3 => \blend_mult_generate[2].product01[47]_i_16_n_0\,
      I4 => \blend_mult_generate[2].product01[47]_i_17_n_0\,
      I5 => \blend_mult_generate[2].product01_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product01[47]_i_7_n_0\
    );
\blend_mult_generate[2].product01[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[47]_i_4_n_0\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I2 => \coeff01_reg_n_0_[5]\,
      I3 => \blend_mult_generate[2].product01[47]_i_18_n_0\,
      I4 => \blend_mult_generate[2].product01[47]_i_19_n_0\,
      I5 => \blend_mult_generate[2].product01_reg[47]_i_11_n_4\,
      O => \blend_mult_generate[2].product01[47]_i_8_n_0\
    );
\blend_mult_generate[2].product01[47]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[47]_i_5_n_0\,
      I1 => \coeff01_reg_n_0_[4]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I3 => \blend_mult_generate[2].product01[47]_i_13_n_0\,
      I4 => \blend_mult_generate[2].product01[47]_i_20_n_0\,
      O => \blend_mult_generate[2].product01[47]_i_9_n_0\
    );
\blend_mult_generate[2].product01[49]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[6]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[2].product01[49]_i_10_n_0\
    );
\blend_mult_generate[2].product01[49]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[6]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[7]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[5]\,
      O => \blend_mult_generate[2].product01[49]_i_11_n_0\
    );
\blend_mult_generate[2].product01[49]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[7]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[2].product01[49]_i_12_n_0\
    );
\blend_mult_generate[2].product01[49]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E57F70803000F000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I1 => \coeff01_reg_n_0_[6]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I3 => \coeff01_reg_n_0_[7]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I5 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[2].product01[49]_i_13_n_0\
    );
\blend_mult_generate[2].product01[49]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[49]_i_11_n_0\,
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I3 => \blend_mult_generate[2].product01[49]_i_16_n_0\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(3),
      I5 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[2].product01[49]_i_14_n_0\
    );
\blend_mult_generate[2].product01[49]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[8]\,
      O => \blend_mult_generate[2].product01[49]_i_15_n_0\
    );
\blend_mult_generate[2].product01[49]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(5),
      I1 => \coeff01_reg_n_0_[6]\,
      O => \blend_mult_generate[2].product01[49]_i_16_n_0\
    );
\blend_mult_generate[2].product01[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[5]\,
      I1 => \blend_mult_generate[2].product01_reg[49]_i_5_n_6\,
      I2 => \blend_mult_generate[2].product01[49]_i_6_n_0\,
      I3 => \coeff01_reg_n_0_[6]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I5 => \blend_mult_generate[2].product01_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product01[49]_i_2_n_0\
    );
\blend_mult_generate[2].product01[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I1 => \coeff01_reg_n_0_[7]\,
      I2 => \blend_mult_generate[2].product01_reg[49]_i_5_n_0\,
      I3 => \coeff01_reg_n_0_[8]\,
      I4 => \blend_mult_generate[2].product01[49]_i_7_n_0\,
      O => \blend_mult_generate[2].product01[49]_i_3_n_0\
    );
\blend_mult_generate[2].product01[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \blend_mult_generate[2].product01[49]_i_2_n_0\,
      I1 => \blend_mult_generate[2].product01[49]_i_8_n_0\,
      I2 => \coeff01_reg_n_0_[6]\,
      I3 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I4 => \blend_mult_generate[2].product01_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product01[49]_i_4_n_0\
    );
\blend_mult_generate[2].product01[49]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[7]\,
      O => \blend_mult_generate[2].product01[49]_i_6_n_0\
    );
\blend_mult_generate[2].product01[49]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[6]\,
      I1 => \blend_mult_generate[2].product01_reg[49]_i_5_n_5\,
      I2 => \blend_mult_generate[2].product01[49]_i_15_n_0\,
      I3 => \coeff01_reg_n_0_[7]\,
      I4 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I5 => \blend_mult_generate[2].product01_reg[49]_i_5_n_0\,
      O => \blend_mult_generate[2].product01[49]_i_7_n_0\
    );
\blend_mult_generate[2].product01[49]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \blend_mult_generate[2].readData01Reg_reg\(6),
      I1 => \coeff01_reg_n_0_[8]\,
      I2 => \coeff01_reg_n_0_[7]\,
      I3 => \blend_mult_generate[2].readData01Reg_reg\(7),
      I4 => \blend_mult_generate[2].product01_reg[49]_i_5_n_0\,
      O => \blend_mult_generate[2].product01[49]_i_8_n_0\
    );
\blend_mult_generate[2].product01[49]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \coeff01_reg_n_0_[8]\,
      I1 => \blend_mult_generate[2].readData01Reg_reg\(4),
      I2 => \coeff01_reg_n_0_[7]\,
      I3 => \blend_mult_generate[2].readData01Reg_reg\(5),
      O => \blend_mult_generate[2].product01[49]_i_9_n_0\
    );
\blend_mult_generate[2].product01_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[39]_i_1_n_7\,
      Q => \blend_mult_generate[2].product01_reg\(3)
    );
\blend_mult_generate[2].product01_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[39]_i_1_n_6\,
      Q => \blend_mult_generate[2].product01_reg\(4)
    );
\blend_mult_generate[2].product01_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[39]_i_1_n_5\,
      Q => \blend_mult_generate[2].product01_reg\(5)
    );
\blend_mult_generate[2].product01_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[2].product01_reg[39]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product01_reg[39]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product01_reg[39]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product01_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product01[39]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product01[39]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product01[39]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[2].product01_reg[39]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product01_reg[39]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product01_reg[39]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product01_reg[39]_i_1_n_7\,
      S(3) => \blend_mult_generate[2].product01[39]_i_5_n_0\,
      S(2) => \blend_mult_generate[2].product01[39]_i_6_n_0\,
      S(1) => \blend_mult_generate[2].product01[39]_i_7_n_0\,
      S(0) => \blend_mult_generate[2].product01[39]_i_8_n_0\
    );
\blend_mult_generate[2].product01_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01[40]_i_1_n_0\,
      Q => \blend_mult_generate[2].product01_reg\(6)
    );
\blend_mult_generate[2].product01_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[43]_i_1_n_6\,
      Q => \blend_mult_generate[2].product01_reg\(7)
    );
\blend_mult_generate[2].product01_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[43]_i_1_n_5\,
      Q => \blend_mult_generate[2].product01_reg\(8)
    );
\blend_mult_generate[2].product01_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[43]_i_1_n_4\,
      Q => \blend_mult_generate[2].product01_reg\(9)
    );
\blend_mult_generate[2].product01_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[2].product01_reg[43]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product01_reg[43]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product01_reg[43]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product01_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product01[43]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product01[43]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product01[43]_i_4_n_0\,
      DI(0) => \blend_mult_generate[2].product01_reg[39]_i_1_n_4\,
      O(3) => \blend_mult_generate[2].product01_reg[43]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product01_reg[43]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product01_reg[43]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[2].product01_reg[43]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[2].product01[43]_i_5_n_0\,
      S(2) => \blend_mult_generate[2].product01[43]_i_6_n_0\,
      S(1) => \blend_mult_generate[2].product01[43]_i_7_n_0\,
      S(0) => \blend_mult_generate[2].product01[43]_i_8_n_0\
    );
\blend_mult_generate[2].product01_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[47]_i_1_n_7\,
      Q => \blend_mult_generate[2].product01_reg\(10)
    );
\blend_mult_generate[2].product01_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[47]_i_1_n_6\,
      Q => \blend_mult_generate[2].product01_reg\(11)
    );
\blend_mult_generate[2].product01_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[47]_i_1_n_5\,
      Q => \blend_mult_generate[2].product01_reg\(12)
    );
\blend_mult_generate[2].product01_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[47]_i_1_n_4\,
      Q => \blend_mult_generate[2].product01_reg\(13)
    );
\blend_mult_generate[2].product01_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product01_reg[43]_i_1_n_0\,
      CO(3) => \blend_mult_generate[2].product01_reg[47]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product01_reg[47]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product01_reg[47]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product01_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product01[47]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product01[47]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product01[47]_i_4_n_0\,
      DI(0) => \blend_mult_generate[2].product01[47]_i_5_n_0\,
      O(3) => \blend_mult_generate[2].product01_reg[47]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product01_reg[47]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product01_reg[47]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product01_reg[47]_i_1_n_7\,
      S(3) => \blend_mult_generate[2].product01[47]_i_6_n_0\,
      S(2) => \blend_mult_generate[2].product01[47]_i_7_n_0\,
      S(1) => \blend_mult_generate[2].product01[47]_i_8_n_0\,
      S(0) => \blend_mult_generate[2].product01[47]_i_9_n_0\
    );
\blend_mult_generate[2].product01_reg[47]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product01_reg[39]_i_1_n_0\,
      CO(3) => \blend_mult_generate[2].product01_reg[47]_i_11_n_0\,
      CO(2) => \blend_mult_generate[2].product01_reg[47]_i_11_n_1\,
      CO(1) => \blend_mult_generate[2].product01_reg[47]_i_11_n_2\,
      CO(0) => \blend_mult_generate[2].product01_reg[47]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product01[47]_i_21_n_0\,
      DI(2) => \blend_mult_generate[2].product01[47]_i_22_n_0\,
      DI(1) => \blend_mult_generate[2].product01[47]_i_23_n_0\,
      DI(0) => \blend_mult_generate[2].product01[47]_i_24_n_0\,
      O(3) => \blend_mult_generate[2].product01_reg[47]_i_11_n_4\,
      O(2) => \blend_mult_generate[2].product01_reg[47]_i_11_n_5\,
      O(1) => \blend_mult_generate[2].product01_reg[47]_i_11_n_6\,
      O(0) => \blend_mult_generate[2].product01_reg[47]_i_11_n_7\,
      S(3) => \blend_mult_generate[2].product01[47]_i_25_n_0\,
      S(2) => \blend_mult_generate[2].product01[47]_i_26_n_0\,
      S(1) => \blend_mult_generate[2].product01[47]_i_27_n_0\,
      S(0) => \blend_mult_generate[2].product01[47]_i_28_n_0\
    );
\blend_mult_generate[2].product01_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[49]_i_1_n_7\,
      Q => \blend_mult_generate[2].product01_reg\(14)
    );
\blend_mult_generate[2].product01_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product01_reg[49]_i_1_n_6\,
      Q => \blend_mult_generate[2].product01_reg\(15)
    );
\blend_mult_generate[2].product01_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product01_reg[47]_i_1_n_0\,
      CO(3 downto 1) => \NLW_blend_mult_generate[2].product01_reg[49]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blend_mult_generate[2].product01_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \blend_mult_generate[2].product01[49]_i_2_n_0\,
      O(3 downto 2) => \NLW_blend_mult_generate[2].product01_reg[49]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \blend_mult_generate[2].product01_reg[49]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product01_reg[49]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \blend_mult_generate[2].product01[49]_i_3_n_0\,
      S(0) => \blend_mult_generate[2].product01[49]_i_4_n_0\
    );
\blend_mult_generate[2].product01_reg[49]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product01_reg[47]_i_11_n_0\,
      CO(3) => \blend_mult_generate[2].product01_reg[49]_i_5_n_0\,
      CO(2) => \NLW_blend_mult_generate[2].product01_reg[49]_i_5_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[2].product01_reg[49]_i_5_n_2\,
      CO(0) => \blend_mult_generate[2].product01_reg[49]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[2].product01[49]_i_9_n_0\,
      DI(1) => \blend_mult_generate[2].product01[49]_i_10_n_0\,
      DI(0) => \blend_mult_generate[2].product01[49]_i_11_n_0\,
      O(3) => \NLW_blend_mult_generate[2].product01_reg[49]_i_5_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[2].product01_reg[49]_i_5_n_5\,
      O(1) => \blend_mult_generate[2].product01_reg[49]_i_5_n_6\,
      O(0) => \blend_mult_generate[2].product01_reg[49]_i_5_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[2].product01[49]_i_12_n_0\,
      S(1) => \blend_mult_generate[2].product01[49]_i_13_n_0\,
      S(0) => \blend_mult_generate[2].product01[49]_i_14_n_0\
    );
\blend_mult_generate[2].product10[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I5 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      O => \blend_mult_generate[2].product10[39]_i_2_n_0\
    );
\blend_mult_generate[2].product10[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => coeff101_n_97,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[2].product10[39]_i_3_n_0\
    );
\blend_mult_generate[2].product10[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[6]_0\,
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(3),
      O => \blend_mult_generate[2].product10[39]_i_4_n_0\
    );
\blend_mult_generate[2].product10[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I2 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I3 => \blend_mult_generate[2].product10[39]_i_9_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I5 => \blend_mult_generate[0].product10[9]_i_11_n_0\,
      O => \blend_mult_generate[2].product10[39]_i_5_n_0\
    );
\blend_mult_generate[2].product10[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[9]_i_11_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I2 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I3 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I4 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      O => \blend_mult_generate[2].product10[39]_i_6_n_0\
    );
\blend_mult_generate[2].product10[39]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I1 => coeff101_n_96,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I3 => coeff101_n_97,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[2].product10[39]_i_7_n_0\
    );
\blend_mult_generate[2].product10[39]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \blend_mult_generate[0].product10_reg[6]_0\,
      I1 => coeff101_n_97,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(3),
      O => \blend_mult_generate[2].product10[39]_i_8_n_0\
    );
\blend_mult_generate[2].product10[39]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_96,
      O => \blend_mult_generate[2].product10[39]_i_9_n_0\
    );
\blend_mult_generate[2].product10[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \blend_mult_generate[2].product10_reg[39]_i_1_n_4\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I2 => coeff101_n_97,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[2].product10[40]_i_1_n_0\
    );
\blend_mult_generate[2].product10[43]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_95,
      O => \blend_mult_generate[2].product10[43]_i_10_n_0\
    );
\blend_mult_generate[2].product10[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00000000000000"
    )
        port map (
      I0 => \blend_mult_generate[2].product10_reg[47]_i_11_n_6\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I2 => coeff101_n_96,
      I3 => coeff101_n_95,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      I5 => \blend_mult_generate[2].readData10Reg_reg\(6),
      O => \blend_mult_generate[2].product10[43]_i_2_n_0\
    );
\blend_mult_generate[2].product10[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778F0F07878F0F0"
    )
        port map (
      I0 => coeff101_n_95,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[2].product10_reg[47]_i_11_n_6\,
      I3 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      I5 => coeff101_n_96,
      O => \blend_mult_generate[2].product10[43]_i_3_n_0\
    );
\blend_mult_generate[2].product10[43]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_97,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[2].product10_reg[47]_i_11_n_7\,
      O => \blend_mult_generate[2].product10[43]_i_4_n_0\
    );
\blend_mult_generate[2].product10[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA9555"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[43]_i_2_n_0\,
      I1 => coeff101_n_94,
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I4 => \blend_mult_generate[2].product10[47]_i_14_n_0\,
      I5 => \blend_mult_generate[2].product10[43]_i_9_n_0\,
      O => \blend_mult_generate[2].product10[43]_i_5_n_0\
    );
\blend_mult_generate[2].product10[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C369C369C369C3"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I1 => \blend_mult_generate[2].product10_reg[47]_i_11_n_6\,
      I2 => \blend_mult_generate[2].product10[43]_i_10_n_0\,
      I3 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I4 => \blend_mult_generate[0].product10[9]_i_11_n_0\,
      I5 => \blend_mult_generate[2].product10_reg[47]_i_11_n_7\,
      O => \blend_mult_generate[2].product10[43]_i_6_n_0\
    );
\blend_mult_generate[2].product10[43]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6AAAAAAAAA"
    )
        port map (
      I0 => \blend_mult_generate[2].product10_reg[47]_i_11_n_7\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I2 => coeff101_n_97,
      I3 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I4 => coeff101_n_96,
      I5 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[2].product10[43]_i_7_n_0\
    );
\blend_mult_generate[2].product10[43]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \blend_mult_generate[2].product10_reg[39]_i_1_n_4\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I2 => coeff101_n_97,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[2].product10[43]_i_8_n_0\
    );
\blend_mult_generate[2].product10[43]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff101_n_96,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[2].product10_reg[47]_i_11_n_6\,
      O => \blend_mult_generate[2].product10[43]_i_9_n_0\
    );
\blend_mult_generate[2].product10[47]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_92,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[2].product10_reg[49]_i_5_n_6\,
      O => \blend_mult_generate[2].product10[47]_i_10_n_0\
    );
\blend_mult_generate[2].product10[47]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_92,
      O => \blend_mult_generate[2].product10[47]_i_12_n_0\
    );
\blend_mult_generate[2].product10[47]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_94,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[2].product10_reg[47]_i_11_n_4\,
      O => \blend_mult_generate[2].product10[47]_i_13_n_0\
    );
\blend_mult_generate[2].product10[47]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_95,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[2].product10_reg[47]_i_11_n_5\,
      O => \blend_mult_generate[2].product10[47]_i_14_n_0\
    );
\blend_mult_generate[2].product10[47]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C808080B37F7F7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_90,
      I3 => coeff101_n_91,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[2].product10_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product10[47]_i_15_n_0\
    );
\blend_mult_generate[2].product10[47]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_93,
      O => \blend_mult_generate[2].product10[47]_i_16_n_0\
    );
\blend_mult_generate[2].product10[47]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_93,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[2].product10_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product10[47]_i_17_n_0\
    );
\blend_mult_generate[2].product10[47]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_94,
      O => \blend_mult_generate[2].product10[47]_i_18_n_0\
    );
\blend_mult_generate[2].product10[47]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff101_n_95,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[2].product10_reg[47]_i_11_n_5\,
      O => \blend_mult_generate[2].product10[47]_i_19_n_0\
    );
\blend_mult_generate[2].product10[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[2].product10_reg[49]_i_5_n_7\,
      I3 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I4 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I5 => \blend_mult_generate[2].product10[47]_i_10_n_0\,
      O => \blend_mult_generate[2].product10[47]_i_2_n_0\
    );
\blend_mult_generate[2].product10[47]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      O => \blend_mult_generate[2].product10[47]_i_20_n_0\
    );
\blend_mult_generate[2].product10[47]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I3 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I5 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      O => \blend_mult_generate[2].product10[47]_i_21_n_0\
    );
\blend_mult_generate[2].product10[47]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      O => \blend_mult_generate[2].product10[47]_i_22_n_0\
    );
\blend_mult_generate[2].product10[47]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      O => \blend_mult_generate[2].product10[47]_i_23_n_0\
    );
\blend_mult_generate[2].product10[47]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[47]_i_20_n_0\,
      I1 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[2].product10[47]_i_28_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      O => \blend_mult_generate[2].product10[47]_i_24_n_0\
    );
\blend_mult_generate[2].product10[47]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[47]_i_21_n_0\,
      I1 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I3 => \blend_mult_generate[2].product10[47]_i_29_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      O => \blend_mult_generate[2].product10[47]_i_25_n_0\
    );
\blend_mult_generate[2].product10[47]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[47]_i_22_n_0\,
      I1 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I3 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I5 => \blend_mult_generate[2].product10[47]_i_30_n_0\,
      O => \blend_mult_generate[2].product10[47]_i_26_n_0\
    );
\blend_mult_generate[2].product10[47]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[47]_i_23_n_0\,
      I1 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[2].product10[47]_i_31_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      O => \blend_mult_generate[2].product10[47]_i_27_n_0\
    );
\blend_mult_generate[2].product10[47]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_91,
      O => \blend_mult_generate[2].product10[47]_i_28_n_0\
    );
\blend_mult_generate[2].product10[47]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_93,
      O => \blend_mult_generate[2].product10[47]_i_29_n_0\
    );
\blend_mult_generate[2].product10[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I1 => \blend_mult_generate[2].product10_reg[47]_i_11_n_4\,
      I2 => \blend_mult_generate[2].product10[47]_i_12_n_0\,
      I3 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[2].product10_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product10[47]_i_3_n_0\
    );
\blend_mult_generate[2].product10[47]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_92,
      O => \blend_mult_generate[2].product10[47]_i_30_n_0\
    );
\blend_mult_generate[2].product10[47]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_94,
      O => \blend_mult_generate[2].product10[47]_i_31_n_0\
    );
\blend_mult_generate[2].product10[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[47]_i_13_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[0].product10[13]_i_10_n_0\,
      I3 => \blend_mult_generate[2].product10_reg[47]_i_11_n_5\,
      I4 => \blend_mult_generate[0].product10[13]_i_17_n_0\,
      I5 => \blend_mult_generate[2].readData10Reg_reg\(6),
      O => \blend_mult_generate[2].product10[47]_i_4_n_0\
    );
\blend_mult_generate[2].product10[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A08800A0A00000"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[47]_i_14_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[0].product10[13]_i_13_n_0\,
      I3 => \blend_mult_generate[0].product10[13]_i_19_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I5 => \blend_mult_generate[2].product10_reg[47]_i_11_n_6\,
      O => \blend_mult_generate[2].product10[47]_i_5_n_0\
    );
\blend_mult_generate[2].product10[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[47]_i_2_n_0\,
      I1 => \blend_mult_generate[2].product10[47]_i_15_n_0\,
      I2 => coeff101_n_92,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[2].product10_reg[49]_i_5_n_6\,
      O => \blend_mult_generate[2].product10[47]_i_6_n_0\
    );
\blend_mult_generate[2].product10[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[47]_i_3_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I3 => \blend_mult_generate[2].product10[47]_i_10_n_0\,
      I4 => \blend_mult_generate[2].product10[47]_i_16_n_0\,
      I5 => \blend_mult_generate[2].product10_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product10[47]_i_7_n_0\
    );
\blend_mult_generate[2].product10[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[47]_i_4_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I3 => \blend_mult_generate[2].product10[47]_i_17_n_0\,
      I4 => \blend_mult_generate[2].product10[47]_i_18_n_0\,
      I5 => \blend_mult_generate[2].product10_reg[47]_i_11_n_4\,
      O => \blend_mult_generate[2].product10[47]_i_8_n_0\
    );
\blend_mult_generate[2].product10[47]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA9555"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[47]_i_5_n_0\,
      I1 => coeff101_n_93,
      I2 => \blend_mult_generate[0].product10_reg[6]_0\,
      I3 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I4 => \blend_mult_generate[2].product10[47]_i_13_n_0\,
      I5 => \blend_mult_generate[2].product10[47]_i_19_n_0\,
      O => \blend_mult_generate[2].product10[47]_i_9_n_0\
    );
\blend_mult_generate[2].product10[49]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I1 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      O => \blend_mult_generate[2].product10[49]_i_10_n_0\
    );
\blend_mult_generate[2].product10[49]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      O => \blend_mult_generate[2].product10[49]_i_11_n_0\
    );
\blend_mult_generate[2].product10[49]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => coeff101_n_90,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => coeff101_n_89,
      I4 => \blend_mult_generate[0].product10_reg[6]_0\,
      O => \blend_mult_generate[2].product10[49]_i_12_n_0\
    );
\blend_mult_generate[2].product10[49]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E57F70803000F000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I1 => \blend_mult_generate[0].product10[13]_i_11_n_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I3 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I5 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      O => \blend_mult_generate[2].product10[49]_i_13_n_0\
    );
\blend_mult_generate[2].product10[49]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[49]_i_11_n_0\,
      I1 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I3 => \blend_mult_generate[2].product10[49]_i_16_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(3),
      I5 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      O => \blend_mult_generate[2].product10[49]_i_14_n_0\
    );
\blend_mult_generate[2].product10[49]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => coeff101_n_91,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[2].product10_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product10[49]_i_15_n_0\
    );
\blend_mult_generate[2].product10[49]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(5),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_91,
      O => \blend_mult_generate[2].product10[49]_i_16_n_0\
    );
\blend_mult_generate[2].product10[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080000000"
    )
        port map (
      I0 => \blend_mult_generate[0].product10[15]_i_5_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I2 => \blend_mult_generate[2].product10_reg[49]_i_5_n_6\,
      I3 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I4 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I5 => \blend_mult_generate[2].product10[49]_i_6_n_0\,
      O => \blend_mult_generate[2].product10[49]_i_2_n_0\
    );
\blend_mult_generate[2].product10[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF7FFF2A008000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I1 => coeff101_n_90,
      I2 => \blend_mult_generate[2].product10_reg[49]_i_5_n_0\,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      I4 => coeff101_n_89,
      I5 => \blend_mult_generate[2].product10[49]_i_7_n_0\,
      O => \blend_mult_generate[2].product10[49]_i_3_n_0\
    );
\blend_mult_generate[2].product10[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[49]_i_2_n_0\,
      I1 => \blend_mult_generate[2].product10[49]_i_8_n_0\,
      I2 => coeff101_n_91,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[2].product10_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product10[49]_i_4_n_0\
    );
\blend_mult_generate[2].product10[49]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => coeff101_n_91,
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I3 => \blend_mult_generate[2].product10_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product10[49]_i_6_n_0\
    );
\blend_mult_generate[2].product10[49]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40D5D5D5D5404040"
    )
        port map (
      I0 => \blend_mult_generate[2].product10[49]_i_15_n_0\,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I2 => \blend_mult_generate[1].product10[31]_i_15_n_0\,
      I3 => \blend_mult_generate[0].product10[15]_i_7_n_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[2].product10_reg[49]_i_5_n_0\,
      O => \blend_mult_generate[2].product10[49]_i_7_n_0\
    );
\blend_mult_generate[2].product10[49]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C808080B37F7F7F"
    )
        port map (
      I0 => \blend_mult_generate[2].readData10Reg_reg\(6),
      I1 => \blend_mult_generate[0].product10_reg[6]_0\,
      I2 => coeff101_n_89,
      I3 => coeff101_n_90,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(7),
      I5 => \blend_mult_generate[2].product10_reg[49]_i_5_n_0\,
      O => \blend_mult_generate[2].product10[49]_i_8_n_0\
    );
\blend_mult_generate[2].product10[49]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => coeff101_n_89,
      I1 => \blend_mult_generate[2].readData10Reg_reg\(4),
      I2 => coeff101_n_90,
      I3 => \blend_mult_generate[0].product10_reg[6]_0\,
      I4 => \blend_mult_generate[2].readData10Reg_reg\(5),
      O => \blend_mult_generate[2].product10[49]_i_9_n_0\
    );
\blend_mult_generate[2].product10_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[39]_i_1_n_7\,
      Q => \blend_mult_generate[2].product10_reg\(3)
    );
\blend_mult_generate[2].product10_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[39]_i_1_n_6\,
      Q => \blend_mult_generate[2].product10_reg\(4)
    );
\blend_mult_generate[2].product10_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[39]_i_1_n_5\,
      Q => \blend_mult_generate[2].product10_reg\(5)
    );
\blend_mult_generate[2].product10_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[2].product10_reg[39]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product10_reg[39]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product10_reg[39]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product10_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product10[39]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product10[39]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product10[39]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[2].product10_reg[39]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product10_reg[39]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product10_reg[39]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product10_reg[39]_i_1_n_7\,
      S(3) => \blend_mult_generate[2].product10[39]_i_5_n_0\,
      S(2) => \blend_mult_generate[2].product10[39]_i_6_n_0\,
      S(1) => \blend_mult_generate[2].product10[39]_i_7_n_0\,
      S(0) => \blend_mult_generate[2].product10[39]_i_8_n_0\
    );
\blend_mult_generate[2].product10_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10[40]_i_1_n_0\,
      Q => \blend_mult_generate[2].product10_reg\(6)
    );
\blend_mult_generate[2].product10_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[43]_i_1_n_6\,
      Q => \blend_mult_generate[2].product10_reg\(7)
    );
\blend_mult_generate[2].product10_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[43]_i_1_n_5\,
      Q => \blend_mult_generate[2].product10_reg\(8)
    );
\blend_mult_generate[2].product10_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[43]_i_1_n_4\,
      Q => \blend_mult_generate[2].product10_reg\(9)
    );
\blend_mult_generate[2].product10_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[2].product10_reg[43]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product10_reg[43]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product10_reg[43]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product10_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product10[43]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product10[43]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product10[43]_i_4_n_0\,
      DI(0) => \blend_mult_generate[2].product10_reg[39]_i_1_n_4\,
      O(3) => \blend_mult_generate[2].product10_reg[43]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product10_reg[43]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product10_reg[43]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[2].product10_reg[43]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[2].product10[43]_i_5_n_0\,
      S(2) => \blend_mult_generate[2].product10[43]_i_6_n_0\,
      S(1) => \blend_mult_generate[2].product10[43]_i_7_n_0\,
      S(0) => \blend_mult_generate[2].product10[43]_i_8_n_0\
    );
\blend_mult_generate[2].product10_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[47]_i_1_n_7\,
      Q => \blend_mult_generate[2].product10_reg\(10)
    );
\blend_mult_generate[2].product10_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[47]_i_1_n_6\,
      Q => \blend_mult_generate[2].product10_reg\(11)
    );
\blend_mult_generate[2].product10_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[47]_i_1_n_5\,
      Q => \blend_mult_generate[2].product10_reg\(12)
    );
\blend_mult_generate[2].product10_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[47]_i_1_n_4\,
      Q => \blend_mult_generate[2].product10_reg\(13)
    );
\blend_mult_generate[2].product10_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product10_reg[43]_i_1_n_0\,
      CO(3) => \blend_mult_generate[2].product10_reg[47]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product10_reg[47]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product10_reg[47]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product10_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product10[47]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product10[47]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product10[47]_i_4_n_0\,
      DI(0) => \blend_mult_generate[2].product10[47]_i_5_n_0\,
      O(3) => \blend_mult_generate[2].product10_reg[47]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product10_reg[47]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product10_reg[47]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product10_reg[47]_i_1_n_7\,
      S(3) => \blend_mult_generate[2].product10[47]_i_6_n_0\,
      S(2) => \blend_mult_generate[2].product10[47]_i_7_n_0\,
      S(1) => \blend_mult_generate[2].product10[47]_i_8_n_0\,
      S(0) => \blend_mult_generate[2].product10[47]_i_9_n_0\
    );
\blend_mult_generate[2].product10_reg[47]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product10_reg[39]_i_1_n_0\,
      CO(3) => \blend_mult_generate[2].product10_reg[47]_i_11_n_0\,
      CO(2) => \blend_mult_generate[2].product10_reg[47]_i_11_n_1\,
      CO(1) => \blend_mult_generate[2].product10_reg[47]_i_11_n_2\,
      CO(0) => \blend_mult_generate[2].product10_reg[47]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product10[47]_i_20_n_0\,
      DI(2) => \blend_mult_generate[2].product10[47]_i_21_n_0\,
      DI(1) => \blend_mult_generate[2].product10[47]_i_22_n_0\,
      DI(0) => \blend_mult_generate[2].product10[47]_i_23_n_0\,
      O(3) => \blend_mult_generate[2].product10_reg[47]_i_11_n_4\,
      O(2) => \blend_mult_generate[2].product10_reg[47]_i_11_n_5\,
      O(1) => \blend_mult_generate[2].product10_reg[47]_i_11_n_6\,
      O(0) => \blend_mult_generate[2].product10_reg[47]_i_11_n_7\,
      S(3) => \blend_mult_generate[2].product10[47]_i_24_n_0\,
      S(2) => \blend_mult_generate[2].product10[47]_i_25_n_0\,
      S(1) => \blend_mult_generate[2].product10[47]_i_26_n_0\,
      S(0) => \blend_mult_generate[2].product10[47]_i_27_n_0\
    );
\blend_mult_generate[2].product10_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[49]_i_1_n_7\,
      Q => \blend_mult_generate[2].product10_reg\(14)
    );
\blend_mult_generate[2].product10_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product10_reg[49]_i_1_n_6\,
      Q => \blend_mult_generate[2].product10_reg\(15)
    );
\blend_mult_generate[2].product10_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product10_reg[47]_i_1_n_0\,
      CO(3 downto 1) => \NLW_blend_mult_generate[2].product10_reg[49]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blend_mult_generate[2].product10_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \blend_mult_generate[2].product10[49]_i_2_n_0\,
      O(3 downto 2) => \NLW_blend_mult_generate[2].product10_reg[49]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \blend_mult_generate[2].product10_reg[49]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product10_reg[49]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \blend_mult_generate[2].product10[49]_i_3_n_0\,
      S(0) => \blend_mult_generate[2].product10[49]_i_4_n_0\
    );
\blend_mult_generate[2].product10_reg[49]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product10_reg[47]_i_11_n_0\,
      CO(3) => \blend_mult_generate[2].product10_reg[49]_i_5_n_0\,
      CO(2) => \NLW_blend_mult_generate[2].product10_reg[49]_i_5_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[2].product10_reg[49]_i_5_n_2\,
      CO(0) => \blend_mult_generate[2].product10_reg[49]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[2].product10[49]_i_9_n_0\,
      DI(1) => \blend_mult_generate[2].product10[49]_i_10_n_0\,
      DI(0) => \blend_mult_generate[2].product10[49]_i_11_n_0\,
      O(3) => \NLW_blend_mult_generate[2].product10_reg[49]_i_5_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[2].product10_reg[49]_i_5_n_5\,
      O(1) => \blend_mult_generate[2].product10_reg[49]_i_5_n_6\,
      O(0) => \blend_mult_generate[2].product10_reg[49]_i_5_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[2].product10[49]_i_12_n_0\,
      S(1) => \blend_mult_generate[2].product10[49]_i_13_n_0\,
      S(0) => \blend_mult_generate[2].product10[49]_i_14_n_0\
    );
\blend_mult_generate[2].product11[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \coeff11_reg_n_0_[3]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[1]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I5 => \coeff11_reg_n_0_[2]\,
      O => \blend_mult_generate[2].product11[39]_i_2_n_0\
    );
\blend_mult_generate[2].product11[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[1]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[2].product11[39]_i_3_n_0\
    );
\blend_mult_generate[2].product11[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff11_reg_n_0_[1]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(3),
      O => \blend_mult_generate[2].product11[39]_i_4_n_0\
    );
\blend_mult_generate[2].product11[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AC03F6A95C03F"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I2 => \coeff11_reg_n_0_[3]\,
      I3 => \blend_mult_generate[2].product11[39]_i_9_n_0\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I5 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[2].product11[39]_i_5_n_0\
    );
\blend_mult_generate[2].product11[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \coeff11_reg_n_0_[0]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I2 => \coeff11_reg_n_0_[1]\,
      I3 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I4 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[2]\,
      O => \blend_mult_generate[2].product11[39]_i_6_n_0\
    );
\blend_mult_generate[2].product11[39]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[1]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I3 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[2].product11[39]_i_7_n_0\
    );
\blend_mult_generate[2].product11[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \coeff11_reg_n_0_[0]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(3),
      O => \blend_mult_generate[2].product11[39]_i_8_n_0\
    );
\blend_mult_generate[2].product11[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I1 => \coeff11_reg_n_0_[1]\,
      O => \blend_mult_generate[2].product11[39]_i_9_n_0\
    );
\blend_mult_generate[2].product11[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg[39]_i_1_n_4\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[2].product11[40]_i_1_n_0\
    );
\blend_mult_generate[2].product11[43]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[2]\,
      O => \blend_mult_generate[2].product11[43]_i_10_n_0\
    );
\blend_mult_generate[2].product11[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A000000"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg[47]_i_11_n_6\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[1]\,
      I3 => \coeff11_reg_n_0_[2]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(6),
      O => \blend_mult_generate[2].product11[43]_i_2_n_0\
    );
\blend_mult_generate[2].product11[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I2 => \blend_mult_generate[2].product11_reg[47]_i_11_n_6\,
      I3 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I4 => \coeff11_reg_n_0_[1]\,
      O => \blend_mult_generate[2].product11[43]_i_3_n_0\
    );
\blend_mult_generate[2].product11[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[0]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[2].product11_reg[47]_i_11_n_7\,
      O => \blend_mult_generate[2].product11[43]_i_4_n_0\
    );
\blend_mult_generate[2].product11[43]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[43]_i_2_n_0\,
      I1 => \coeff11_reg_n_0_[3]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I3 => \blend_mult_generate[2].product11[47]_i_14_n_0\,
      I4 => \blend_mult_generate[2].product11[43]_i_9_n_0\,
      O => \blend_mult_generate[2].product11[43]_i_5_n_0\
    );
\blend_mult_generate[2].product11[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C369C369C369C3"
    )
        port map (
      I0 => \coeff11_reg_n_0_[1]\,
      I1 => \blend_mult_generate[2].product11_reg[47]_i_11_n_6\,
      I2 => \blend_mult_generate[2].product11[43]_i_10_n_0\,
      I3 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I4 => \coeff11_reg_n_0_[0]\,
      I5 => \blend_mult_generate[2].product11_reg[47]_i_11_n_7\,
      O => \blend_mult_generate[2].product11[43]_i_6_n_0\
    );
\blend_mult_generate[2].product11[43]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg[47]_i_11_n_7\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[0]\,
      I3 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I4 => \coeff11_reg_n_0_[1]\,
      O => \blend_mult_generate[2].product11[43]_i_7_n_0\
    );
\blend_mult_generate[2].product11[43]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \blend_mult_generate[2].product11_reg[39]_i_1_n_4\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[0]\,
      O => \blend_mult_generate[2].product11[43]_i_8_n_0\
    );
\blend_mult_generate[2].product11[43]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \coeff11_reg_n_0_[1]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[2].product11_reg[47]_i_11_n_6\,
      O => \blend_mult_generate[2].product11[43]_i_9_n_0\
    );
\blend_mult_generate[2].product11[47]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[2].product11[47]_i_10_n_0\
    );
\blend_mult_generate[2].product11[47]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[5]\,
      O => \blend_mult_generate[2].product11[47]_i_12_n_0\
    );
\blend_mult_generate[2].product11[47]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[3]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[2].product11_reg[47]_i_11_n_4\,
      O => \blend_mult_generate[2].product11[47]_i_13_n_0\
    );
\blend_mult_generate[2].product11[47]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[2].product11_reg[47]_i_11_n_5\,
      O => \blend_mult_generate[2].product11[47]_i_14_n_0\
    );
\blend_mult_generate[2].product11[47]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \coeff11_reg_n_0_[6]\,
      I3 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I4 => \blend_mult_generate[2].product11_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product11[47]_i_15_n_0\
    );
\blend_mult_generate[2].product11[47]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[5]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[2].product11_reg[49]_i_5_n_6\,
      O => \blend_mult_generate[2].product11[47]_i_16_n_0\
    );
\blend_mult_generate[2].product11[47]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I1 => \coeff11_reg_n_0_[4]\,
      O => \blend_mult_generate[2].product11[47]_i_17_n_0\
    );
\blend_mult_generate[2].product11[47]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff11_reg_n_0_[4]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[2].product11_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product11[47]_i_18_n_0\
    );
\blend_mult_generate[2].product11[47]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I1 => \coeff11_reg_n_0_[3]\,
      O => \blend_mult_generate[2].product11[47]_i_19_n_0\
    );
\blend_mult_generate[2].product11[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[4]\,
      I1 => \blend_mult_generate[2].product11_reg[49]_i_5_n_7\,
      I2 => \blend_mult_generate[2].product11[47]_i_10_n_0\,
      I3 => \coeff11_reg_n_0_[5]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I5 => \blend_mult_generate[2].product11_reg[49]_i_5_n_6\,
      O => \blend_mult_generate[2].product11[47]_i_2_n_0\
    );
\blend_mult_generate[2].product11[47]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \blend_mult_generate[2].product11_reg[47]_i_11_n_5\,
      O => \blend_mult_generate[2].product11[47]_i_20_n_0\
    );
\blend_mult_generate[2].product11[47]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[5]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[4]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[2].product11[47]_i_21_n_0\
    );
\blend_mult_generate[2].product11[47]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[4]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I3 => \coeff11_reg_n_0_[5]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I5 => \coeff11_reg_n_0_[3]\,
      O => \blend_mult_generate[2].product11[47]_i_22_n_0\
    );
\blend_mult_generate[2].product11[47]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[3]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[4]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[2]\,
      O => \blend_mult_generate[2].product11[47]_i_23_n_0\
    );
\blend_mult_generate[2].product11[47]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[2]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[1]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[3]\,
      O => \blend_mult_generate[2].product11[47]_i_24_n_0\
    );
\blend_mult_generate[2].product11[47]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[47]_i_21_n_0\,
      I1 => \coeff11_reg_n_0_[5]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \blend_mult_generate[2].product11[47]_i_29_n_0\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[7]\,
      O => \blend_mult_generate[2].product11[47]_i_25_n_0\
    );
\blend_mult_generate[2].product11[47]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[47]_i_22_n_0\,
      I1 => \coeff11_reg_n_0_[5]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I3 => \blend_mult_generate[2].product11[47]_i_30_n_0\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[2].product11[47]_i_26_n_0\
    );
\blend_mult_generate[2].product11[47]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[47]_i_23_n_0\,
      I1 => \coeff11_reg_n_0_[4]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I3 => \coeff11_reg_n_0_[3]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I5 => \blend_mult_generate[2].product11[47]_i_31_n_0\,
      O => \blend_mult_generate[2].product11[47]_i_27_n_0\
    );
\blend_mult_generate[2].product11[47]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[47]_i_24_n_0\,
      I1 => \coeff11_reg_n_0_[2]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \blend_mult_generate[2].product11[47]_i_32_n_0\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[4]\,
      O => \blend_mult_generate[2].product11[47]_i_28_n_0\
    );
\blend_mult_generate[2].product11[47]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[2].product11[47]_i_29_n_0\
    );
\blend_mult_generate[2].product11[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[3]\,
      I1 => \blend_mult_generate[2].product11_reg[47]_i_11_n_4\,
      I2 => \blend_mult_generate[2].product11[47]_i_12_n_0\,
      I3 => \coeff11_reg_n_0_[4]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I5 => \blend_mult_generate[2].product11_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product11[47]_i_3_n_0\
    );
\blend_mult_generate[2].product11[47]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I1 => \coeff11_reg_n_0_[4]\,
      O => \blend_mult_generate[2].product11[47]_i_30_n_0\
    );
\blend_mult_generate[2].product11[47]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[5]\,
      O => \blend_mult_generate[2].product11[47]_i_31_n_0\
    );
\blend_mult_generate[2].product11[47]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[3]\,
      O => \blend_mult_generate[2].product11[47]_i_32_n_0\
    );
\blend_mult_generate[2].product11[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0A0A088000000"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[47]_i_13_n_0\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[4]\,
      I3 => \blend_mult_generate[2].product11_reg[47]_i_11_n_5\,
      I4 => \coeff11_reg_n_0_[2]\,
      I5 => \blend_mult_generate[2].readData11Reg_reg\(6),
      O => \blend_mult_generate[2].product11[47]_i_4_n_0\
    );
\blend_mult_generate[2].product11[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A08800A0A00000"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[47]_i_14_n_0\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I2 => \coeff11_reg_n_0_[3]\,
      I3 => \coeff11_reg_n_0_[1]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I5 => \blend_mult_generate[2].product11_reg[47]_i_11_n_6\,
      O => \blend_mult_generate[2].product11[47]_i_5_n_0\
    );
\blend_mult_generate[2].product11[47]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[47]_i_2_n_0\,
      I1 => \blend_mult_generate[2].product11[47]_i_15_n_0\,
      I2 => \coeff11_reg_n_0_[5]\,
      I3 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I4 => \blend_mult_generate[2].product11_reg[49]_i_5_n_6\,
      O => \blend_mult_generate[2].product11[47]_i_6_n_0\
    );
\blend_mult_generate[2].product11[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[47]_i_3_n_0\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[6]\,
      I3 => \blend_mult_generate[2].product11[47]_i_16_n_0\,
      I4 => \blend_mult_generate[2].product11[47]_i_17_n_0\,
      I5 => \blend_mult_generate[2].product11_reg[49]_i_5_n_7\,
      O => \blend_mult_generate[2].product11[47]_i_7_n_0\
    );
\blend_mult_generate[2].product11[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95956A956A"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[47]_i_4_n_0\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I2 => \coeff11_reg_n_0_[5]\,
      I3 => \blend_mult_generate[2].product11[47]_i_18_n_0\,
      I4 => \blend_mult_generate[2].product11[47]_i_19_n_0\,
      I5 => \blend_mult_generate[2].product11_reg[47]_i_11_n_4\,
      O => \blend_mult_generate[2].product11[47]_i_8_n_0\
    );
\blend_mult_generate[2].product11[47]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[47]_i_5_n_0\,
      I1 => \coeff11_reg_n_0_[4]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I3 => \blend_mult_generate[2].product11[47]_i_13_n_0\,
      I4 => \blend_mult_generate[2].product11[47]_i_20_n_0\,
      O => \blend_mult_generate[2].product11[47]_i_9_n_0\
    );
\blend_mult_generate[2].product11[49]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[6]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[2].product11[49]_i_10_n_0\
    );
\blend_mult_generate[2].product11[49]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[6]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[7]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[5]\,
      O => \blend_mult_generate[2].product11[49]_i_11_n_0\
    );
\blend_mult_generate[2].product11[49]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[7]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[2].product11[49]_i_12_n_0\
    );
\blend_mult_generate[2].product11[49]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E57F70803000F000"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I1 => \coeff11_reg_n_0_[6]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I3 => \coeff11_reg_n_0_[7]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I5 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[2].product11[49]_i_13_n_0\
    );
\blend_mult_generate[2].product11[49]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[49]_i_11_n_0\,
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I3 => \blend_mult_generate[2].product11[49]_i_16_n_0\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(3),
      I5 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[2].product11[49]_i_14_n_0\
    );
\blend_mult_generate[2].product11[49]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[8]\,
      O => \blend_mult_generate[2].product11[49]_i_15_n_0\
    );
\blend_mult_generate[2].product11[49]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(5),
      I1 => \coeff11_reg_n_0_[6]\,
      O => \blend_mult_generate[2].product11[49]_i_16_n_0\
    );
\blend_mult_generate[2].product11[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[5]\,
      I1 => \blend_mult_generate[2].product11_reg[49]_i_5_n_6\,
      I2 => \blend_mult_generate[2].product11[49]_i_6_n_0\,
      I3 => \coeff11_reg_n_0_[6]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I5 => \blend_mult_generate[2].product11_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product11[49]_i_2_n_0\
    );
\blend_mult_generate[2].product11[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I1 => \coeff11_reg_n_0_[7]\,
      I2 => \blend_mult_generate[2].product11_reg[49]_i_5_n_0\,
      I3 => \coeff11_reg_n_0_[8]\,
      I4 => \blend_mult_generate[2].product11[49]_i_7_n_0\,
      O => \blend_mult_generate[2].product11[49]_i_3_n_0\
    );
\blend_mult_generate[2].product11[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \blend_mult_generate[2].product11[49]_i_2_n_0\,
      I1 => \blend_mult_generate[2].product11[49]_i_8_n_0\,
      I2 => \coeff11_reg_n_0_[6]\,
      I3 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I4 => \blend_mult_generate[2].product11_reg[49]_i_5_n_5\,
      O => \blend_mult_generate[2].product11[49]_i_4_n_0\
    );
\blend_mult_generate[2].product11[49]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[7]\,
      O => \blend_mult_generate[2].product11[49]_i_6_n_0\
    );
\blend_mult_generate[2].product11[49]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088F0F0F8F080000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[6]\,
      I1 => \blend_mult_generate[2].product11_reg[49]_i_5_n_5\,
      I2 => \blend_mult_generate[2].product11[49]_i_15_n_0\,
      I3 => \coeff11_reg_n_0_[7]\,
      I4 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I5 => \blend_mult_generate[2].product11_reg[49]_i_5_n_0\,
      O => \blend_mult_generate[2].product11[49]_i_7_n_0\
    );
\blend_mult_generate[2].product11[49]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \blend_mult_generate[2].readData11Reg_reg\(6),
      I1 => \coeff11_reg_n_0_[8]\,
      I2 => \coeff11_reg_n_0_[7]\,
      I3 => \blend_mult_generate[2].readData11Reg_reg\(7),
      I4 => \blend_mult_generate[2].product11_reg[49]_i_5_n_0\,
      O => \blend_mult_generate[2].product11[49]_i_8_n_0\
    );
\blend_mult_generate[2].product11[49]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \coeff11_reg_n_0_[8]\,
      I1 => \blend_mult_generate[2].readData11Reg_reg\(4),
      I2 => \coeff11_reg_n_0_[7]\,
      I3 => \blend_mult_generate[2].readData11Reg_reg\(5),
      O => \blend_mult_generate[2].product11[49]_i_9_n_0\
    );
\blend_mult_generate[2].product11_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[39]_i_1_n_7\,
      Q => \blend_mult_generate[2].product11_reg\(3)
    );
\blend_mult_generate[2].product11_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[39]_i_1_n_6\,
      Q => \blend_mult_generate[2].product11_reg\(4)
    );
\blend_mult_generate[2].product11_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[39]_i_1_n_5\,
      Q => \blend_mult_generate[2].product11_reg\(5)
    );
\blend_mult_generate[2].product11_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[2].product11_reg[39]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product11_reg[39]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product11_reg[39]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product11_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product11[39]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product11[39]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product11[39]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \blend_mult_generate[2].product11_reg[39]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product11_reg[39]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product11_reg[39]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product11_reg[39]_i_1_n_7\,
      S(3) => \blend_mult_generate[2].product11[39]_i_5_n_0\,
      S(2) => \blend_mult_generate[2].product11[39]_i_6_n_0\,
      S(1) => \blend_mult_generate[2].product11[39]_i_7_n_0\,
      S(0) => \blend_mult_generate[2].product11[39]_i_8_n_0\
    );
\blend_mult_generate[2].product11_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11[40]_i_1_n_0\,
      Q => \blend_mult_generate[2].product11_reg\(6)
    );
\blend_mult_generate[2].product11_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[43]_i_1_n_6\,
      Q => \blend_mult_generate[2].product11_reg\(7)
    );
\blend_mult_generate[2].product11_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[43]_i_1_n_5\,
      Q => \blend_mult_generate[2].product11_reg\(8)
    );
\blend_mult_generate[2].product11_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[43]_i_1_n_4\,
      Q => \blend_mult_generate[2].product11_reg\(9)
    );
\blend_mult_generate[2].product11_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blend_mult_generate[2].product11_reg[43]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product11_reg[43]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product11_reg[43]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product11_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product11[43]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product11[43]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product11[43]_i_4_n_0\,
      DI(0) => \blend_mult_generate[2].product11_reg[39]_i_1_n_4\,
      O(3) => \blend_mult_generate[2].product11_reg[43]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product11_reg[43]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product11_reg[43]_i_1_n_6\,
      O(0) => \NLW_blend_mult_generate[2].product11_reg[43]_i_1_O_UNCONNECTED\(0),
      S(3) => \blend_mult_generate[2].product11[43]_i_5_n_0\,
      S(2) => \blend_mult_generate[2].product11[43]_i_6_n_0\,
      S(1) => \blend_mult_generate[2].product11[43]_i_7_n_0\,
      S(0) => \blend_mult_generate[2].product11[43]_i_8_n_0\
    );
\blend_mult_generate[2].product11_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[47]_i_1_n_7\,
      Q => \blend_mult_generate[2].product11_reg\(10)
    );
\blend_mult_generate[2].product11_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[47]_i_1_n_6\,
      Q => \blend_mult_generate[2].product11_reg\(11)
    );
\blend_mult_generate[2].product11_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[47]_i_1_n_5\,
      Q => \blend_mult_generate[2].product11_reg\(12)
    );
\blend_mult_generate[2].product11_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[47]_i_1_n_4\,
      Q => \blend_mult_generate[2].product11_reg\(13)
    );
\blend_mult_generate[2].product11_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product11_reg[43]_i_1_n_0\,
      CO(3) => \blend_mult_generate[2].product11_reg[47]_i_1_n_0\,
      CO(2) => \blend_mult_generate[2].product11_reg[47]_i_1_n_1\,
      CO(1) => \blend_mult_generate[2].product11_reg[47]_i_1_n_2\,
      CO(0) => \blend_mult_generate[2].product11_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product11[47]_i_2_n_0\,
      DI(2) => \blend_mult_generate[2].product11[47]_i_3_n_0\,
      DI(1) => \blend_mult_generate[2].product11[47]_i_4_n_0\,
      DI(0) => \blend_mult_generate[2].product11[47]_i_5_n_0\,
      O(3) => \blend_mult_generate[2].product11_reg[47]_i_1_n_4\,
      O(2) => \blend_mult_generate[2].product11_reg[47]_i_1_n_5\,
      O(1) => \blend_mult_generate[2].product11_reg[47]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product11_reg[47]_i_1_n_7\,
      S(3) => \blend_mult_generate[2].product11[47]_i_6_n_0\,
      S(2) => \blend_mult_generate[2].product11[47]_i_7_n_0\,
      S(1) => \blend_mult_generate[2].product11[47]_i_8_n_0\,
      S(0) => \blend_mult_generate[2].product11[47]_i_9_n_0\
    );
\blend_mult_generate[2].product11_reg[47]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product11_reg[39]_i_1_n_0\,
      CO(3) => \blend_mult_generate[2].product11_reg[47]_i_11_n_0\,
      CO(2) => \blend_mult_generate[2].product11_reg[47]_i_11_n_1\,
      CO(1) => \blend_mult_generate[2].product11_reg[47]_i_11_n_2\,
      CO(0) => \blend_mult_generate[2].product11_reg[47]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \blend_mult_generate[2].product11[47]_i_21_n_0\,
      DI(2) => \blend_mult_generate[2].product11[47]_i_22_n_0\,
      DI(1) => \blend_mult_generate[2].product11[47]_i_23_n_0\,
      DI(0) => \blend_mult_generate[2].product11[47]_i_24_n_0\,
      O(3) => \blend_mult_generate[2].product11_reg[47]_i_11_n_4\,
      O(2) => \blend_mult_generate[2].product11_reg[47]_i_11_n_5\,
      O(1) => \blend_mult_generate[2].product11_reg[47]_i_11_n_6\,
      O(0) => \blend_mult_generate[2].product11_reg[47]_i_11_n_7\,
      S(3) => \blend_mult_generate[2].product11[47]_i_25_n_0\,
      S(2) => \blend_mult_generate[2].product11[47]_i_26_n_0\,
      S(1) => \blend_mult_generate[2].product11[47]_i_27_n_0\,
      S(0) => \blend_mult_generate[2].product11[47]_i_28_n_0\
    );
\blend_mult_generate[2].product11_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[49]_i_1_n_7\,
      Q => \blend_mult_generate[2].product11_reg\(14)
    );
\blend_mult_generate[2].product11_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \blend_mult_generate[2].product11_reg[49]_i_1_n_6\,
      Q => \blend_mult_generate[2].product11_reg\(15)
    );
\blend_mult_generate[2].product11_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product11_reg[47]_i_1_n_0\,
      CO(3 downto 1) => \NLW_blend_mult_generate[2].product11_reg[49]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blend_mult_generate[2].product11_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \blend_mult_generate[2].product11[49]_i_2_n_0\,
      O(3 downto 2) => \NLW_blend_mult_generate[2].product11_reg[49]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \blend_mult_generate[2].product11_reg[49]_i_1_n_6\,
      O(0) => \blend_mult_generate[2].product11_reg[49]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \blend_mult_generate[2].product11[49]_i_3_n_0\,
      S(0) => \blend_mult_generate[2].product11[49]_i_4_n_0\
    );
\blend_mult_generate[2].product11_reg[49]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \blend_mult_generate[2].product11_reg[47]_i_11_n_0\,
      CO(3) => \blend_mult_generate[2].product11_reg[49]_i_5_n_0\,
      CO(2) => \NLW_blend_mult_generate[2].product11_reg[49]_i_5_CO_UNCONNECTED\(2),
      CO(1) => \blend_mult_generate[2].product11_reg[49]_i_5_n_2\,
      CO(0) => \blend_mult_generate[2].product11_reg[49]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \blend_mult_generate[2].product11[49]_i_9_n_0\,
      DI(1) => \blend_mult_generate[2].product11[49]_i_10_n_0\,
      DI(0) => \blend_mult_generate[2].product11[49]_i_11_n_0\,
      O(3) => \NLW_blend_mult_generate[2].product11_reg[49]_i_5_O_UNCONNECTED\(3),
      O(2) => \blend_mult_generate[2].product11_reg[49]_i_5_n_5\,
      O(1) => \blend_mult_generate[2].product11_reg[49]_i_5_n_6\,
      O(0) => \blend_mult_generate[2].product11_reg[49]_i_5_n_7\,
      S(3) => '1',
      S(2) => \blend_mult_generate[2].product11[49]_i_12_n_0\,
      S(1) => \blend_mult_generate[2].product11[49]_i_13_n_0\,
      S(0) => \blend_mult_generate[2].product11[49]_i_14_n_0\
    );
\blend_mult_generate[2].readData00Reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(19),
      Q => \blend_mult_generate[2].readData00Reg_reg\(3)
    );
\blend_mult_generate[2].readData00Reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(20),
      Q => \blend_mult_generate[2].readData00Reg_reg\(4)
    );
\blend_mult_generate[2].readData00Reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(21),
      Q => \blend_mult_generate[2].readData00Reg_reg\(5)
    );
\blend_mult_generate[2].readData00Reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(22),
      Q => \blend_mult_generate[2].readData00Reg_reg\(6)
    );
\blend_mult_generate[2].readData00Reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData00(23),
      Q => \blend_mult_generate[2].readData00Reg_reg\(7)
    );
\blend_mult_generate[2].readData01Reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(19),
      Q => \blend_mult_generate[2].readData01Reg_reg\(3)
    );
\blend_mult_generate[2].readData01Reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(20),
      Q => \blend_mult_generate[2].readData01Reg_reg\(4)
    );
\blend_mult_generate[2].readData01Reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(21),
      Q => \blend_mult_generate[2].readData01Reg_reg\(5)
    );
\blend_mult_generate[2].readData01Reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(22),
      Q => \blend_mult_generate[2].readData01Reg_reg\(6)
    );
\blend_mult_generate[2].readData01Reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData01(23),
      Q => \blend_mult_generate[2].readData01Reg_reg\(7)
    );
\blend_mult_generate[2].readData10Reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(19),
      Q => \blend_mult_generate[2].readData10Reg_reg\(3)
    );
\blend_mult_generate[2].readData10Reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(20),
      Q => \blend_mult_generate[2].readData10Reg_reg\(4)
    );
\blend_mult_generate[2].readData10Reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(21),
      Q => \blend_mult_generate[2].readData10Reg_reg\(5)
    );
\blend_mult_generate[2].readData10Reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(22),
      Q => \blend_mult_generate[2].readData10Reg_reg\(6)
    );
\blend_mult_generate[2].readData10Reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData10(23),
      Q => \blend_mult_generate[2].readData10Reg_reg\(7)
    );
\blend_mult_generate[2].readData11Reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(19),
      Q => \blend_mult_generate[2].readData11Reg_reg\(3)
    );
\blend_mult_generate[2].readData11Reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(20),
      Q => \blend_mult_generate[2].readData11Reg_reg\(4)
    );
\blend_mult_generate[2].readData11Reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(21),
      Q => \blend_mult_generate[2].readData11Reg_reg\(5)
    );
\blend_mult_generate[2].readData11Reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(22),
      Q => \blend_mult_generate[2].readData11Reg_reg\(6)
    );
\blend_mult_generate[2].readData11Reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => readData11(23),
      Q => \blend_mult_generate[2].readData11Reg_reg\(7)
    );
coeff001: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => coeff0030_in(8),
      A(7) => coeff101_i_2_n_0,
      A(6 downto 1) => coeff0030_in(6 downto 1),
      A(0) => xBlend(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_coeff001_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8) => coeff001_i_1_n_0,
      B(7) => coeff001_i_2_n_0,
      B(6) => coeff001_i_3_n_0,
      B(5) => coeff001_i_4_n_0,
      B(4) => coeff001_i_5_n_0,
      B(3) => coeff001_i_6_n_0,
      B(2) => coeff001_i_7_n_0,
      B(1) => coeff001_i_8_n_0,
      B(0) => \yScaleAmount_reg_n_0_[6]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_coeff001_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000001111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_coeff001_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_coeff001_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_coeff001_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_coeff001_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_coeff001_P_UNCONNECTED(47 downto 17),
      P(16) => coeff001_n_89,
      P(15) => coeff001_n_90,
      P(14) => coeff001_n_91,
      P(13) => coeff001_n_92,
      P(12) => coeff001_n_93,
      P(11) => coeff001_n_94,
      P(10) => coeff001_n_95,
      P(9) => coeff001_n_96,
      P(8) => coeff001_n_97,
      P(7) => coeff001_n_98,
      P(6) => coeff001_n_99,
      P(5) => coeff001_n_100,
      P(4) => coeff001_n_101,
      P(3) => coeff001_n_102,
      P(2) => coeff001_n_103,
      P(1) => coeff001_n_104,
      P(0) => coeff001_n_105,
      PATTERNBDETECT => NLW_coeff001_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_coeff001_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_coeff001_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_coeff001_UNDERFLOW_UNCONNECTED
    );
coeff001_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => coeff001_i_9_n_0,
      O => coeff001_i_1_n_0
    );
coeff001_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[13]\,
      I1 => \yScaleAmount_reg_n_0_[12]\,
      I2 => coeff001_i_11_n_0,
      O => coeff001_i_10_n_0
    );
coeff001_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[11]\,
      I1 => \yScaleAmount_reg_n_0_[9]\,
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => \yScaleAmount_reg_n_0_[6]\,
      I4 => \yScaleAmount_reg_n_0_[8]\,
      I5 => \yScaleAmount_reg_n_0_[10]\,
      O => coeff001_i_11_n_0
    );
coeff001_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => coeff001_i_10_n_0,
      O => coeff001_i_2_n_0
    );
coeff001_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[12]\,
      I1 => coeff001_i_11_n_0,
      O => coeff001_i_3_n_0
    );
coeff001_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[10]\,
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[9]\,
      I5 => \yScaleAmount_reg_n_0_[11]\,
      O => coeff001_i_4_n_0
    );
coeff001_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[9]\,
      I1 => \yScaleAmount_reg_n_0_[7]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[8]\,
      I4 => \yScaleAmount_reg_n_0_[10]\,
      O => coeff001_i_5_n_0
    );
coeff001_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[8]\,
      I1 => \yScaleAmount_reg_n_0_[6]\,
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => \yScaleAmount_reg_n_0_[9]\,
      O => coeff001_i_6_n_0
    );
coeff001_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[7]\,
      I1 => \yScaleAmount_reg_n_0_[6]\,
      I2 => \yScaleAmount_reg_n_0_[8]\,
      O => coeff001_i_7_n_0
    );
coeff001_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[7]\,
      I1 => \yScaleAmount_reg_n_0_[6]\,
      O => coeff001_i_8_n_0
    );
coeff001_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[13]\,
      I1 => coeff001_i_11_n_0,
      I2 => \yScaleAmount_reg_n_0_[12]\,
      O => coeff001_i_9_n_0
    );
\coeff01[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => coeff012(2),
      O => \coeff01[0]_i_10_n_0\
    );
\coeff01[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => coeff012(1),
      O => \coeff01[0]_i_11_n_0\
    );
\coeff01[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A659A6F30CC0C0"
    )
        port map (
      I0 => xBlend(3),
      I1 => xBlend(1),
      I2 => \yScaleAmount_reg_n_0_[8]\,
      I3 => xBlend(2),
      I4 => \yScaleAmount_reg_n_0_[7]\,
      I5 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff01[0]_i_19_n_0\
    );
\coeff01[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CA6A6C0"
    )
        port map (
      I0 => xBlend(1),
      I1 => xBlend(0),
      I2 => \yScaleAmount_reg_n_0_[8]\,
      I3 => \yScaleAmount_reg_n_0_[6]\,
      I4 => \yScaleAmount_reg_n_0_[7]\,
      O => \coeff01[0]_i_20_n_0\
    );
\coeff01[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[6]\,
      I1 => \yScaleAmount_reg_n_0_[7]\,
      I2 => xBlend(0),
      O => \coeff01[0]_i_21_n_0\
    );
\coeff01[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666C3CC6966C3CC"
    )
        port map (
      I0 => xBlend(2),
      I1 => \coeff01[0]_i_26_n_0\,
      I2 => \coeff01[0]_i_27_n_0\,
      I3 => xBlend(1),
      I4 => coeff001_i_8_n_0,
      I5 => xBlend(0),
      O => \coeff01[0]_i_22_n_0\
    );
\coeff01[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9ACFCA606530CA60"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[7]\,
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(0),
      I3 => xBlend(1),
      I4 => \yScaleAmount_reg_n_0_[6]\,
      I5 => xBlend(2),
      O => \coeff01[0]_i_23_n_0\
    );
\coeff01[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6C0"
    )
        port map (
      I0 => xBlend(1),
      I1 => xBlend(0),
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff01[0]_i_24_n_0\
    );
\coeff01[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(0),
      I1 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff01[0]_i_25_n_0\
    );
\coeff01[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(3),
      I1 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff01[0]_i_26_n_0\
    );
\coeff01[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[8]\,
      I1 => \yScaleAmount_reg_n_0_[6]\,
      I2 => \yScaleAmount_reg_n_0_[7]\,
      O => \coeff01[0]_i_27_n_0\
    );
\coeff01[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \coeff01_reg[8]_0\(3),
      O => \coeff01[0]_i_4_n_0\
    );
\coeff01[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \coeff01_reg[8]_0\(2),
      O => \coeff01[0]_i_5_n_0\
    );
\coeff01[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(0),
      I1 => \yScaleAmount_reg_n_0_[6]\,
      O => coeff012(0)
    );
\coeff01[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \coeff01_reg[8]_0\(1),
      O => \coeff01[0]_i_8_n_0\
    );
\coeff01[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \coeff01_reg[8]_0\(0),
      O => \coeff01[0]_i_9_n_0\
    );
\coeff01[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D22F222F222F2"
    )
        port map (
      I0 => xBlend(2),
      I1 => coeff001_i_10_n_0,
      I2 => xBlend(1),
      I3 => coeff001_i_9_n_0,
      I4 => xBlend(3),
      I5 => coeff001_i_3_n_0,
      O => \coeff01[4]_i_14_n_0\
    );
\coeff01[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => xBlend(1),
      I1 => coeff001_i_10_n_0,
      I2 => xBlend(0),
      I3 => coeff001_i_9_n_0,
      O => \coeff01[4]_i_15_n_0\
    );
\coeff01[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_i_3_n_0,
      I1 => xBlend(1),
      O => \coeff01[4]_i_16_n_0\
    );
\coeff01[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0D22F222F222F2"
    )
        port map (
      I0 => xBlend(2),
      I1 => coeff001_i_10_n_0,
      I2 => xBlend(1),
      I3 => coeff001_i_9_n_0,
      I4 => xBlend(3),
      I5 => coeff001_i_3_n_0,
      O => \coeff01[4]_i_17_n_0\
    );
\coeff01[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BB4B444B444B44"
    )
        port map (
      I0 => coeff001_i_9_n_0,
      I1 => xBlend(0),
      I2 => coeff001_i_10_n_0,
      I3 => xBlend(1),
      I4 => xBlend(2),
      I5 => coeff001_i_3_n_0,
      O => \coeff01[4]_i_18_n_0\
    );
\coeff01[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => xBlend(1),
      I1 => coeff001_i_3_n_0,
      I2 => coeff001_i_10_n_0,
      I3 => xBlend(0),
      O => \coeff01[4]_i_19_n_0\
    );
\coeff01[4]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => coeff001_i_3_n_0,
      I1 => xBlend(0),
      O => \coeff01[4]_i_20_n_0\
    );
\coeff01[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2200000202000"
    )
        port map (
      I0 => xBlend(4),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(5),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[6]\,
      I5 => xBlend(6),
      O => \coeff01[4]_i_21_n_0\
    );
\coeff01[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2200000202000"
    )
        port map (
      I0 => xBlend(3),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(4),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[6]\,
      I5 => xBlend(5),
      O => \coeff01[4]_i_22_n_0\
    );
\coeff01[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2200000202000"
    )
        port map (
      I0 => xBlend(2),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(3),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[6]\,
      I5 => xBlend(4),
      O => \coeff01[4]_i_23_n_0\
    );
\coeff01[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2200000202000"
    )
        port map (
      I0 => xBlend(1),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(2),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[6]\,
      I5 => xBlend(3),
      O => \coeff01[4]_i_24_n_0\
    );
\coeff01[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \coeff01[4]_i_21_n_0\,
      I1 => coeff001_i_8_n_0,
      I2 => xBlend(6),
      I3 => \coeff01[0]_i_27_n_0\,
      I4 => xBlend(5),
      I5 => \coeff11[0]_i_32_n_0\,
      O => \coeff01[4]_i_25_n_0\
    );
\coeff01[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \coeff01[4]_i_22_n_0\,
      I1 => coeff001_i_8_n_0,
      I2 => xBlend(5),
      I3 => \coeff01[0]_i_27_n_0\,
      I4 => xBlend(4),
      I5 => \coeff11[0]_i_33_n_0\,
      O => \coeff01[4]_i_26_n_0\
    );
\coeff01[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \coeff01[4]_i_23_n_0\,
      I1 => coeff001_i_8_n_0,
      I2 => xBlend(4),
      I3 => \coeff01[0]_i_27_n_0\,
      I4 => xBlend(3),
      I5 => \coeff11[0]_i_34_n_0\,
      O => \coeff01[4]_i_27_n_0\
    );
\coeff01[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A95956A956A6A"
    )
        port map (
      I0 => \coeff01[4]_i_24_n_0\,
      I1 => coeff001_i_8_n_0,
      I2 => xBlend(3),
      I3 => \coeff01[0]_i_27_n_0\,
      I4 => xBlend(2),
      I5 => \coeff11[0]_i_35_n_0\,
      O => \coeff01[4]_i_28_n_0\
    );
\coeff01[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44B444B4BB4B44B4"
    )
        port map (
      I0 => \coeff01[8]_i_45_n_0\,
      I1 => xBlend(3),
      I2 => xBlend(2),
      I3 => \coeff01[8]_i_44_n_0\,
      I4 => xBlend(1),
      I5 => \coeff01[8]_i_43_n_0\,
      O => \coeff01[4]_i_29_n_0\
    );
\coeff01[4]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => xBlend(1),
      I1 => \coeff01[8]_i_44_n_0\,
      I2 => xBlend(0),
      I3 => \coeff01[8]_i_43_n_0\,
      O => \coeff01[4]_i_30_n_0\
    );
\coeff01[4]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAA8"
    )
        port map (
      I0 => xBlend(1),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff01[4]_i_31_n_0\
    );
\coeff01[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3A6F3590CA60CA6"
    )
        port map (
      I0 => xBlend(2),
      I1 => xBlend(3),
      I2 => \coeff01[8]_i_45_n_0\,
      I3 => \coeff01[8]_i_44_n_0\,
      I4 => xBlend(0),
      I5 => \coeff01[4]_i_36_n_0\,
      O => \coeff01[4]_i_32_n_0\
    );
\coeff01[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B44B4BB4B444B44"
    )
        port map (
      I0 => \coeff01[8]_i_43_n_0\,
      I1 => xBlend(0),
      I2 => \coeff01[8]_i_44_n_0\,
      I3 => xBlend(1),
      I4 => \coeff01[8]_i_45_n_0\,
      I5 => xBlend(2),
      O => \coeff01[4]_i_33_n_0\
    );
\coeff01[4]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44B4"
    )
        port map (
      I0 => \coeff01[8]_i_45_n_0\,
      I1 => xBlend(1),
      I2 => xBlend(0),
      I3 => \coeff01[8]_i_44_n_0\,
      O => \coeff01[4]_i_34_n_0\
    );
\coeff01[4]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAA8"
    )
        port map (
      I0 => xBlend(0),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff01[4]_i_35_n_0\
    );
\coeff01[4]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xBlend(1),
      I1 => \coeff01[8]_i_43_n_0\,
      O => \coeff01[4]_i_36_n_0\
    );
\coeff01[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => coeff001_i_10_n_0,
      I1 => xBlend(6),
      I2 => xBlend(7),
      I3 => coeff001_i_3_n_0,
      O => \coeff01[8]_i_13_n_0\
    );
\coeff01[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xBlend(7),
      I1 => coeff001_i_9_n_0,
      O => \coeff01[8]_i_14_n_0\
    );
\coeff01[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"040CF70C"
    )
        port map (
      I0 => coeff001_i_3_n_0,
      I1 => xBlend(7),
      I2 => coeff001_i_10_n_0,
      I3 => xBlend(6),
      I4 => coeff001_i_9_n_0,
      O => \coeff01[8]_i_15_n_0\
    );
\coeff01[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => coeff001_i_10_n_0,
      I1 => xBlend(5),
      I2 => xBlend(6),
      I3 => coeff001_i_3_n_0,
      O => \coeff01[8]_i_19_n_0\
    );
\coeff01[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => coeff001_i_10_n_0,
      I1 => xBlend(4),
      I2 => xBlend(5),
      I3 => coeff001_i_3_n_0,
      O => \coeff01[8]_i_20_n_0\
    );
\coeff01[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => coeff001_i_10_n_0,
      I1 => xBlend(3),
      I2 => xBlend(4),
      I3 => coeff001_i_3_n_0,
      O => \coeff01[8]_i_21_n_0\
    );
\coeff01[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => coeff001_i_10_n_0,
      I1 => xBlend(2),
      I2 => xBlend(3),
      I3 => coeff001_i_3_n_0,
      O => \coeff01[8]_i_22_n_0\
    );
\coeff01[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788DD7787888788"
    )
        port map (
      I0 => coeff001_i_3_n_0,
      I1 => xBlend(7),
      I2 => coeff001_i_9_n_0,
      I3 => xBlend(5),
      I4 => coeff001_i_10_n_0,
      I5 => xBlend(6),
      O => \coeff01[8]_i_23_n_0\
    );
\coeff01[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788DD7787888788"
    )
        port map (
      I0 => coeff001_i_3_n_0,
      I1 => xBlend(6),
      I2 => coeff001_i_9_n_0,
      I3 => xBlend(4),
      I4 => coeff001_i_10_n_0,
      I5 => xBlend(5),
      O => \coeff01[8]_i_24_n_0\
    );
\coeff01[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788DD7787888788"
    )
        port map (
      I0 => coeff001_i_3_n_0,
      I1 => xBlend(5),
      I2 => coeff001_i_9_n_0,
      I3 => xBlend(3),
      I4 => coeff001_i_10_n_0,
      I5 => xBlend(4),
      O => \coeff01[8]_i_25_n_0\
    );
\coeff01[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788DD7787888788"
    )
        port map (
      I0 => coeff001_i_3_n_0,
      I1 => xBlend(4),
      I2 => coeff001_i_9_n_0,
      I3 => xBlend(2),
      I4 => coeff001_i_10_n_0,
      I5 => xBlend(3),
      O => \coeff01[8]_i_26_n_0\
    );
\coeff01[8]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xBlend(7),
      I1 => \coeff01[8]_i_43_n_0\,
      O => \coeff01[8]_i_27_n_0\
    );
\coeff01[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020002002F220200"
    )
        port map (
      I0 => xBlend(5),
      I1 => \coeff01[8]_i_43_n_0\,
      I2 => \coeff01[8]_i_44_n_0\,
      I3 => xBlend(6),
      I4 => xBlend(7),
      I5 => \coeff01[8]_i_45_n_0\,
      O => \coeff01[8]_i_28_n_0\
    );
\coeff01[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => xBlend(6),
      I1 => \coeff01[8]_i_44_n_0\,
      I2 => \coeff01[8]_i_43_n_0\,
      I3 => xBlend(7),
      O => \coeff01[8]_i_29_n_0\
    );
\coeff01[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000F0BFD340B0"
    )
        port map (
      I0 => \coeff01[8]_i_45_n_0\,
      I1 => xBlend(5),
      I2 => xBlend(7),
      I3 => \coeff01[8]_i_44_n_0\,
      I4 => xBlend(6),
      I5 => \coeff01[8]_i_43_n_0\,
      O => \coeff01[8]_i_30_n_0\
    );
\coeff01[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => xBlend(7),
      I1 => \yScaleAmount_reg_n_0_[7]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[8]\,
      O => \coeff01[8]_i_31_n_0\
    );
\coeff01[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2200000202000"
    )
        port map (
      I0 => xBlend(5),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(6),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[6]\,
      I5 => xBlend(7),
      O => \coeff01[8]_i_32_n_0\
    );
\coeff01[8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"311C0000"
    )
        port map (
      I0 => xBlend(6),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => xBlend(7),
      O => \coeff01[8]_i_33_n_0\
    );
\coeff01[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33033C006CD4B400"
    )
        port map (
      I0 => xBlend(5),
      I1 => \yScaleAmount_reg_n_0_[6]\,
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => xBlend(7),
      I4 => xBlend(6),
      I5 => \yScaleAmount_reg_n_0_[8]\,
      O => \coeff01[8]_i_34_n_0\
    );
\coeff01[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020002002F220200"
    )
        port map (
      I0 => xBlend(4),
      I1 => \coeff01[8]_i_43_n_0\,
      I2 => \coeff01[8]_i_44_n_0\,
      I3 => xBlend(5),
      I4 => xBlend(6),
      I5 => \coeff01[8]_i_45_n_0\,
      O => \coeff01[8]_i_35_n_0\
    );
\coeff01[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020002002F220200"
    )
        port map (
      I0 => xBlend(3),
      I1 => \coeff01[8]_i_43_n_0\,
      I2 => \coeff01[8]_i_44_n_0\,
      I3 => xBlend(4),
      I4 => xBlend(5),
      I5 => \coeff01[8]_i_45_n_0\,
      O => \coeff01[8]_i_36_n_0\
    );
\coeff01[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004004F440400"
    )
        port map (
      I0 => \coeff01[8]_i_43_n_0\,
      I1 => xBlend(2),
      I2 => \coeff01[8]_i_44_n_0\,
      I3 => xBlend(3),
      I4 => xBlend(4),
      I5 => \coeff01[8]_i_45_n_0\,
      O => \coeff01[8]_i_37_n_0\
    );
\coeff01[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004004F440400"
    )
        port map (
      I0 => \coeff01[8]_i_43_n_0\,
      I1 => xBlend(1),
      I2 => \coeff01[8]_i_44_n_0\,
      I3 => xBlend(2),
      I4 => xBlend(3),
      I5 => \coeff01[8]_i_45_n_0\,
      O => \coeff01[8]_i_38_n_0\
    );
\coeff01[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A65959A659A6A6"
    )
        port map (
      I0 => \coeff01[8]_i_35_n_0\,
      I1 => xBlend(6),
      I2 => \coeff01[8]_i_44_n_0\,
      I3 => \coeff01[8]_i_43_n_0\,
      I4 => xBlend(5),
      I5 => \coeff01[8]_i_46_n_0\,
      O => \coeff01[8]_i_39_n_0\
    );
\coeff01[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A65959A659A6A6"
    )
        port map (
      I0 => \coeff01[8]_i_36_n_0\,
      I1 => xBlend(5),
      I2 => \coeff01[8]_i_44_n_0\,
      I3 => \coeff01[8]_i_43_n_0\,
      I4 => xBlend(4),
      I5 => \coeff01[8]_i_47_n_0\,
      O => \coeff01[8]_i_40_n_0\
    );
\coeff01[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A65959A659A6A6"
    )
        port map (
      I0 => \coeff01[8]_i_37_n_0\,
      I1 => xBlend(4),
      I2 => \coeff01[8]_i_44_n_0\,
      I3 => \coeff01[8]_i_43_n_0\,
      I4 => xBlend(3),
      I5 => \coeff01[8]_i_48_n_0\,
      O => \coeff01[8]_i_41_n_0\
    );
\coeff01[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A659A9A65659A"
    )
        port map (
      I0 => \coeff01[8]_i_38_n_0\,
      I1 => \coeff01[8]_i_43_n_0\,
      I2 => xBlend(2),
      I3 => \coeff01[8]_i_49_n_0\,
      I4 => xBlend(4),
      I5 => \coeff01[8]_i_45_n_0\,
      O => \coeff01[8]_i_42_n_0\
    );
\coeff01[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[11]\,
      I1 => \yScaleAmount_reg_n_0_[9]\,
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => \yScaleAmount_reg_n_0_[6]\,
      I4 => \yScaleAmount_reg_n_0_[8]\,
      I5 => \yScaleAmount_reg_n_0_[10]\,
      O => \coeff01[8]_i_43_n_0\
    );
\coeff01[8]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[10]\,
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff01[8]_i_44_n_0\
    );
\coeff01[8]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[9]\,
      I1 => \yScaleAmount_reg_n_0_[7]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[8]\,
      O => \coeff01[8]_i_45_n_0\
    );
\coeff01[8]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAA8"
    )
        port map (
      I0 => xBlend(7),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff01[8]_i_46_n_0\
    );
\coeff01[8]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAA8"
    )
        port map (
      I0 => xBlend(6),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff01[8]_i_47_n_0\
    );
\coeff01[8]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAA8"
    )
        port map (
      I0 => xBlend(5),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => \yScaleAmount_reg_n_0_[6]\,
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff01[8]_i_48_n_0\
    );
\coeff01[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAA8"
    )
        port map (
      I0 => xBlend(3),
      I1 => \yScaleAmount_reg_n_0_[9]\,
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => \yScaleAmount_reg_n_0_[6]\,
      I4 => \yScaleAmount_reg_n_0_[8]\,
      I5 => \yScaleAmount_reg_n_0_[10]\,
      O => \coeff01[8]_i_49_n_0\
    );
\coeff01_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff011(8),
      Q => \coeff01_reg_n_0_[0]\
    );
\coeff01_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[0]_i_2_n_0\,
      CO(3) => \coeff01_reg[0]_i_1_n_0\,
      CO(2) => \coeff01_reg[0]_i_1_n_1\,
      CO(1) => \coeff01_reg[0]_i_1_n_2\,
      CO(0) => \coeff01_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \coeff01_reg[8]_0\(3 downto 2),
      O(3) => coeff011(8),
      O(2 downto 0) => \NLW_coeff01_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3 downto 2) => \coeff01_reg[8]_0\(5 downto 4),
      S(1) => \coeff01[0]_i_4_n_0\,
      S(0) => \coeff01[0]_i_5_n_0\
    );
\coeff01_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \coeff01_reg[0]_i_2_n_0\,
      CO(2) => \coeff01_reg[0]_i_2_n_1\,
      CO(1) => \coeff01_reg[0]_i_2_n_2\,
      CO(0) => \coeff01_reg[0]_i_2_n_3\,
      CYINIT => coeff012(0),
      DI(3 downto 2) => \coeff01_reg[8]_0\(1 downto 0),
      DI(1 downto 0) => coeff012(2 downto 1),
      O(3 downto 0) => \NLW_coeff01_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \coeff01[0]_i_8_n_0\,
      S(2) => \coeff01[0]_i_9_n_0\,
      S(1) => \coeff01[0]_i_10_n_0\,
      S(0) => \coeff01[0]_i_11_n_0\
    );
\coeff01_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \coeff01_reg[0]_i_7_n_0\,
      CO(2) => \coeff01_reg[0]_i_7_n_1\,
      CO(1) => \coeff01_reg[0]_i_7_n_2\,
      CO(0) => \coeff01_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \coeff01[0]_i_19_n_0\,
      DI(2) => \coeff01[0]_i_20_n_0\,
      DI(1) => \coeff01[0]_i_21_n_0\,
      DI(0) => '0',
      O(3) => O(0),
      O(2 downto 1) => coeff012(2 downto 1),
      O(0) => coeff112(0),
      S(3) => \coeff01[0]_i_22_n_0\,
      S(2) => \coeff01[0]_i_23_n_0\,
      S(1) => \coeff01[0]_i_24_n_0\,
      S(0) => \coeff01[0]_i_25_n_0\
    );
\coeff01_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff011(9),
      Q => \coeff01_reg_n_0_[1]\
    );
\coeff01_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff011(10),
      Q => \coeff01_reg_n_0_[2]\
    );
\coeff01_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff011(11),
      Q => \coeff01_reg_n_0_[3]\
    );
\coeff01_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff011(12),
      Q => \coeff01_reg_n_0_[4]\
    );
\coeff01_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[0]_i_1_n_0\,
      CO(3) => \coeff01_reg[4]_i_1_n_0\,
      CO(2) => \coeff01_reg[4]_i_1_n_1\,
      CO(1) => \coeff01_reg[4]_i_1_n_2\,
      CO(0) => \coeff01_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => coeff011(12 downto 9),
      S(3 downto 0) => \coeff01_reg[8]_0\(9 downto 6)
    );
\coeff01_reg[4]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \coeff01_reg[4]_i_11_n_0\,
      CO(2) => \coeff01_reg[4]_i_11_n_1\,
      CO(1) => \coeff01_reg[4]_i_11_n_2\,
      CO(0) => \coeff01_reg[4]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \coeff01[4]_i_14_n_0\,
      DI(2) => \coeff01[4]_i_15_n_0\,
      DI(1) => \coeff01[4]_i_16_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \xBlend_reg[2]_0\(3 downto 0),
      S(3) => \coeff01[4]_i_17_n_0\,
      S(2) => \coeff01[4]_i_18_n_0\,
      S(1) => \coeff01[4]_i_19_n_0\,
      S(0) => \coeff01[4]_i_20_n_0\
    );
\coeff01_reg[4]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[0]_i_7_n_0\,
      CO(3) => \coeff01_reg[4]_i_12_n_0\,
      CO(2) => \coeff01_reg[4]_i_12_n_1\,
      CO(1) => \coeff01_reg[4]_i_12_n_2\,
      CO(0) => \coeff01_reg[4]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \coeff01[4]_i_21_n_0\,
      DI(2) => \coeff01[4]_i_22_n_0\,
      DI(1) => \coeff01[4]_i_23_n_0\,
      DI(0) => \coeff01[4]_i_24_n_0\,
      O(3 downto 0) => \xBlend_reg[4]_0\(3 downto 0),
      S(3) => \coeff01[4]_i_25_n_0\,
      S(2) => \coeff01[4]_i_26_n_0\,
      S(1) => \coeff01[4]_i_27_n_0\,
      S(0) => \coeff01[4]_i_28_n_0\
    );
\coeff01_reg[4]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \coeff01_reg[4]_i_13_n_0\,
      CO(2) => \coeff01_reg[4]_i_13_n_1\,
      CO(1) => \coeff01_reg[4]_i_13_n_2\,
      CO(0) => \coeff01_reg[4]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \coeff01[4]_i_29_n_0\,
      DI(2) => \coeff01[4]_i_30_n_0\,
      DI(1) => \coeff01[4]_i_31_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \xBlend_reg[3]_0\(3 downto 0),
      S(3) => \coeff01[4]_i_32_n_0\,
      S(2) => \coeff01[4]_i_33_n_0\,
      S(1) => \coeff01[4]_i_34_n_0\,
      S(0) => \coeff01[4]_i_35_n_0\
    );
\coeff01_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff011(13),
      Q => \coeff01_reg_n_0_[5]\
    );
\coeff01_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff011(14),
      Q => \coeff01_reg_n_0_[6]\
    );
\coeff01_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff011(15),
      Q => \coeff01_reg_n_0_[7]\
    );
\coeff01_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff011(16),
      Q => \coeff01_reg_n_0_[8]\
    );
\coeff01_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[4]_i_1_n_0\,
      CO(3) => \NLW_coeff01_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \coeff01_reg[8]_i_1_n_1\,
      CO(1) => \coeff01_reg[8]_i_1_n_2\,
      CO(0) => \coeff01_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => coeff011(16 downto 13),
      S(3 downto 0) => \coeff01_reg[8]_0\(13 downto 10)
    );
\coeff01_reg[8]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[4]_i_11_n_0\,
      CO(3) => \coeff01_reg[8]_i_12_n_0\,
      CO(2) => \coeff01_reg[8]_i_12_n_1\,
      CO(1) => \coeff01_reg[8]_i_12_n_2\,
      CO(0) => \coeff01_reg[8]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \coeff01[8]_i_19_n_0\,
      DI(2) => \coeff01[8]_i_20_n_0\,
      DI(1) => \coeff01[8]_i_21_n_0\,
      DI(0) => \coeff01[8]_i_22_n_0\,
      O(3 downto 0) => \xBlend_reg[5]_0\(3 downto 0),
      S(3) => \coeff01[8]_i_23_n_0\,
      S(2) => \coeff01[8]_i_24_n_0\,
      S(1) => \coeff01[8]_i_25_n_0\,
      S(0) => \coeff01[8]_i_26_n_0\
    );
\coeff01_reg[8]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[8]_i_18_n_0\,
      CO(3) => \NLW_coeff01_reg[8]_i_16_CO_UNCONNECTED\(3),
      CO(2) => \xBlend_reg[7]_1\(0),
      CO(1) => \NLW_coeff01_reg[8]_i_16_CO_UNCONNECTED\(1),
      CO(0) => \coeff01_reg[8]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \coeff01[8]_i_27_n_0\,
      DI(0) => \coeff01[8]_i_28_n_0\,
      O(3 downto 2) => \NLW_coeff01_reg[8]_i_16_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \xBlend_reg[7]_2\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \coeff01[8]_i_29_n_0\,
      S(0) => \coeff01[8]_i_30_n_0\
    );
\coeff01_reg[8]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[4]_i_12_n_0\,
      CO(3) => \NLW_coeff01_reg[8]_i_17_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \NLW_coeff01_reg[8]_i_17_CO_UNCONNECTED\(1),
      CO(0) => \coeff01_reg[8]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \coeff01[8]_i_31_n_0\,
      DI(0) => \coeff01[8]_i_32_n_0\,
      O(3 downto 2) => \NLW_coeff01_reg[8]_i_17_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \xBlend_reg[7]_0\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \coeff01[8]_i_33_n_0\,
      S(0) => \coeff01[8]_i_34_n_0\
    );
\coeff01_reg[8]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[4]_i_13_n_0\,
      CO(3) => \coeff01_reg[8]_i_18_n_0\,
      CO(2) => \coeff01_reg[8]_i_18_n_1\,
      CO(1) => \coeff01_reg[8]_i_18_n_2\,
      CO(0) => \coeff01_reg[8]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \coeff01[8]_i_35_n_0\,
      DI(2) => \coeff01[8]_i_36_n_0\,
      DI(1) => \coeff01[8]_i_37_n_0\,
      DI(0) => \coeff01[8]_i_38_n_0\,
      O(3 downto 0) => \xBlend_reg[4]_1\(3 downto 0),
      S(3) => \coeff01[8]_i_39_n_0\,
      S(2) => \coeff01[8]_i_40_n_0\,
      S(1) => \coeff01[8]_i_41_n_0\,
      S(0) => \coeff01[8]_i_42_n_0\
    );
\coeff01_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[8]_i_12_n_0\,
      CO(3) => \NLW_coeff01_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => S(1),
      CO(1) => \NLW_coeff01_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \coeff01_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \coeff01[8]_i_13_n_0\,
      O(3 downto 2) => \NLW_coeff01_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => S(0),
      O(0) => \xBlend_reg[6]_0\(0),
      S(3 downto 2) => B"01",
      S(1) => \coeff01[8]_i_14_n_0\,
      S(0) => \coeff01[8]_i_15_n_0\
    );
coeff101: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => coeff0030_in(8),
      A(7) => coeff101_i_2_n_0,
      A(6 downto 1) => coeff0030_in(6 downto 1),
      A(0) => xBlend(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_coeff101_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7) => \yScaleAmount_reg_n_0_[13]\,
      B(6) => \yScaleAmount_reg_n_0_[12]\,
      B(5) => \yScaleAmount_reg_n_0_[11]\,
      B(4) => \yScaleAmount_reg_n_0_[10]\,
      B(3) => \yScaleAmount_reg_n_0_[9]\,
      B(2) => \yScaleAmount_reg_n_0_[8]\,
      B(1) => \yScaleAmount_reg_n_0_[7]\,
      B(0) => \yScaleAmount_reg_n_0_[6]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_coeff101_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000001111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_coeff101_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_coeff101_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_coeff101_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_coeff101_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_coeff101_P_UNCONNECTED(47 downto 17),
      P(16) => coeff101_n_89,
      P(15) => coeff101_n_90,
      P(14) => coeff101_n_91,
      P(13) => coeff101_n_92,
      P(12) => coeff101_n_93,
      P(11) => coeff101_n_94,
      P(10) => coeff101_n_95,
      P(9) => coeff101_n_96,
      P(8) => coeff101_n_97,
      P(7) => coeff101_n_98,
      P(6) => coeff101_n_99,
      P(5) => coeff101_n_100,
      P(4) => coeff101_n_101,
      P(3) => coeff101_n_102,
      P(2) => coeff101_n_103,
      P(1) => coeff101_n_104,
      P(0) => coeff101_n_105,
      PATTERNBDETECT => NLW_coeff101_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_coeff101_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_coeff101_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_coeff101_UNDERFLOW_UNCONNECTED
    );
coeff101_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => coeff101_i_9_n_0,
      I1 => xBlend(6),
      I2 => xBlend(7),
      O => coeff0030_in(8)
    );
coeff101_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => xBlend(7),
      I1 => coeff101_i_9_n_0,
      I2 => xBlend(6),
      O => coeff101_i_2_n_0
    );
coeff101_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xBlend(6),
      I1 => coeff101_i_9_n_0,
      O => coeff0030_in(6)
    );
coeff101_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => xBlend(5),
      I1 => xBlend(3),
      I2 => xBlend(0),
      I3 => xBlend(1),
      I4 => xBlend(2),
      I5 => xBlend(4),
      O => coeff0030_in(5)
    );
coeff101_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => xBlend(4),
      I1 => xBlend(2),
      I2 => xBlend(1),
      I3 => xBlend(0),
      I4 => xBlend(3),
      O => coeff0030_in(4)
    );
coeff101_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => xBlend(3),
      I1 => xBlend(0),
      I2 => xBlend(1),
      I3 => xBlend(2),
      O => coeff0030_in(3)
    );
coeff101_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => xBlend(2),
      I1 => xBlend(1),
      I2 => xBlend(0),
      O => coeff0030_in(2)
    );
coeff101_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => xBlend(0),
      I1 => xBlend(1),
      O => coeff0030_in(1)
    );
coeff101_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => xBlend(5),
      I1 => xBlend(3),
      I2 => xBlend(0),
      I3 => xBlend(1),
      I4 => xBlend(2),
      I5 => xBlend(4),
      O => coeff101_i_9_n_0
    );
\coeff11[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => coeff112(1),
      O => \coeff11[0]_i_10_n_0\
    );
\coeff11[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \coeff11_reg[0]_i_12_n_5\,
      I1 => \coeff11_reg[4]_i_14_n_4\,
      O => \coeff11[0]_i_11_n_0\
    );
\coeff11[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \coeff11_reg[4]_i_14_n_4\,
      I1 => \coeff11_reg[0]_i_12_n_5\,
      I2 => \yScaleAmount_reg_n_0_[12]\,
      I3 => xBlend(0),
      O => \coeff11[0]_i_13_n_0\
    );
\coeff11[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \coeff11_reg[0]_i_12_n_6\,
      I1 => \coeff11_reg[4]_i_14_n_5\,
      O => \coeff11[0]_i_14_n_0\
    );
\coeff11[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \coeff11_reg[0]_i_12_n_7\,
      I1 => \coeff11_reg[4]_i_14_n_6\,
      O => \coeff11[0]_i_15_n_0\
    );
\coeff11[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \coeff11_reg[0]_i_6_n_4\,
      I1 => \coeff11_reg[4]_i_14_n_7\,
      O => coeff112(3)
    );
\coeff11[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[6]\,
      I1 => xBlend(3),
      I2 => xBlend(2),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => xBlend(1),
      I5 => \yScaleAmount_reg_n_0_[8]\,
      O => \coeff11[0]_i_17_n_0\
    );
\coeff11[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[7]\,
      I1 => xBlend(1),
      I2 => \yScaleAmount_reg_n_0_[8]\,
      I3 => xBlend(0),
      O => \coeff11[0]_i_18_n_0\
    );
\coeff11[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(0),
      I1 => \yScaleAmount_reg_n_0_[7]\,
      O => \coeff11[0]_i_19_n_0\
    );
\coeff11[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"693366CC66CC66CC"
    )
        port map (
      I0 => xBlend(2),
      I1 => \coeff01[0]_i_26_n_0\,
      I2 => xBlend(0),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => xBlend(1),
      I5 => \yScaleAmount_reg_n_0_[8]\,
      O => \coeff11[0]_i_20_n_0\
    );
\coeff11[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => xBlend(0),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(1),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => \yScaleAmount_reg_n_0_[6]\,
      I5 => xBlend(2),
      O => \coeff11[0]_i_21_n_0\
    );
\coeff11[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[6]\,
      I1 => xBlend(1),
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => xBlend(0),
      O => \coeff11[0]_i_22_n_0\
    );
\coeff11[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(0),
      I1 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff11[0]_i_23_n_0\
    );
\coeff11[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[8]\,
      I1 => xBlend(4),
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => xBlend(5),
      I4 => xBlend(6),
      I5 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff11[0]_i_24_n_0\
    );
\coeff11[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[8]\,
      I1 => xBlend(3),
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => xBlend(4),
      I4 => xBlend(5),
      I5 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff11[0]_i_25_n_0\
    );
\coeff11[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[8]\,
      I1 => xBlend(2),
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => xBlend(3),
      I4 => xBlend(4),
      I5 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff11[0]_i_26_n_0\
    );
\coeff11[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[8]\,
      I1 => xBlend(1),
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => xBlend(2),
      I4 => xBlend(3),
      I5 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff11[0]_i_27_n_0\
    );
\coeff11[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \coeff11[0]_i_24_n_0\,
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(5),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => xBlend(6),
      I5 => \coeff11[0]_i_32_n_0\,
      O => \coeff11[0]_i_28_n_0\
    );
\coeff11[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \coeff11[0]_i_25_n_0\,
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(4),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => xBlend(5),
      I5 => \coeff11[0]_i_33_n_0\,
      O => \coeff11[0]_i_29_n_0\
    );
\coeff11[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \coeff11[0]_i_26_n_0\,
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(3),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => xBlend(4),
      I5 => \coeff11[0]_i_34_n_0\,
      O => \coeff11[0]_i_30_n_0\
    );
\coeff11[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \coeff11[0]_i_27_n_0\,
      I1 => \yScaleAmount_reg_n_0_[8]\,
      I2 => xBlend(2),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => xBlend(3),
      I5 => \coeff11[0]_i_35_n_0\,
      O => \coeff11[0]_i_31_n_0\
    );
\coeff11[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(7),
      I1 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff11[0]_i_32_n_0\
    );
\coeff11[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(6),
      I1 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff11[0]_i_33_n_0\
    );
\coeff11[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(5),
      I1 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff11[0]_i_34_n_0\
    );
\coeff11[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(4),
      I1 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff11[0]_i_35_n_0\
    );
\coeff11[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => coeff112(6),
      O => \coeff11[0]_i_4_n_0\
    );
\coeff11[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => coeff112(5),
      O => \coeff11[0]_i_5_n_0\
    );
\coeff11[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => coeff112(4),
      O => \coeff11[0]_i_7_n_0\
    );
\coeff11[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \coeff11_reg[4]_i_14_n_7\,
      I1 => \coeff11_reg[0]_i_6_n_4\,
      O => \coeff11[0]_i_8_n_0\
    );
\coeff11[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => coeff112(2),
      O => \coeff11[0]_i_9_n_0\
    );
\coeff11[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \coeff11[4]_i_6_n_0\,
      I1 => \coeff11_reg[0]_i_12_n_5\,
      I2 => \coeff11_reg[4]_i_14_n_4\,
      I3 => xBlend(1),
      I4 => \yScaleAmount_reg_n_0_[12]\,
      O => \coeff11[4]_i_10_n_0\
    );
\coeff11[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1777"
    )
        port map (
      I0 => \coeff11_reg[4]_i_15_n_6\,
      I1 => \coeff11_reg[8]_i_28_n_7\,
      I2 => \yScaleAmount_reg_n_0_[13]\,
      I3 => xBlend(1),
      O => \coeff11[4]_i_11_n_0\
    );
\coeff11[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => xBlend(2),
      I1 => \yScaleAmount_reg_n_0_[13]\,
      I2 => \coeff11_reg[8]_i_28_n_6\,
      I3 => \coeff11_reg[4]_i_15_n_5\,
      O => \coeff11[4]_i_12_n_0\
    );
\coeff11[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => xBlend(1),
      I1 => \yScaleAmount_reg_n_0_[13]\,
      I2 => \coeff11_reg[8]_i_28_n_7\,
      I3 => \coeff11_reg[4]_i_15_n_6\,
      O => \coeff11[4]_i_13_n_0\
    );
\coeff11[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[9]\,
      I1 => xBlend(3),
      I2 => xBlend(2),
      I3 => \yScaleAmount_reg_n_0_[10]\,
      I4 => xBlend(1),
      I5 => \yScaleAmount_reg_n_0_[11]\,
      O => \coeff11[4]_i_16_n_0\
    );
\coeff11[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[10]\,
      I1 => xBlend(1),
      I2 => \yScaleAmount_reg_n_0_[11]\,
      I3 => xBlend(0),
      O => \coeff11[4]_i_17_n_0\
    );
\coeff11[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(0),
      I1 => \yScaleAmount_reg_n_0_[10]\,
      O => \coeff11[4]_i_18_n_0\
    );
\coeff11[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A953F3F6A6AC0C0"
    )
        port map (
      I0 => xBlend(2),
      I1 => xBlend(3),
      I2 => \yScaleAmount_reg_n_0_[9]\,
      I3 => xBlend(0),
      I4 => \yScaleAmount_reg_n_0_[10]\,
      I5 => \coeff11[4]_i_31_n_0\,
      O => \coeff11[4]_i_19_n_0\
    );
\coeff11[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => xBlend(0),
      I1 => \yScaleAmount_reg_n_0_[11]\,
      I2 => xBlend(1),
      I3 => \yScaleAmount_reg_n_0_[10]\,
      I4 => \yScaleAmount_reg_n_0_[9]\,
      I5 => xBlend(2),
      O => \coeff11[4]_i_20_n_0\
    );
\coeff11[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[9]\,
      I1 => xBlend(1),
      I2 => \yScaleAmount_reg_n_0_[10]\,
      I3 => xBlend(0),
      O => \coeff11[4]_i_21_n_0\
    );
\coeff11[4]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(0),
      I1 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff11[4]_i_22_n_0\
    );
\coeff11[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[11]\,
      I1 => xBlend(4),
      I2 => \yScaleAmount_reg_n_0_[10]\,
      I3 => xBlend(5),
      I4 => xBlend(6),
      I5 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff11[4]_i_23_n_0\
    );
\coeff11[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[11]\,
      I1 => xBlend(3),
      I2 => \yScaleAmount_reg_n_0_[10]\,
      I3 => xBlend(4),
      I4 => xBlend(5),
      I5 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff11[4]_i_24_n_0\
    );
\coeff11[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[11]\,
      I1 => xBlend(2),
      I2 => \yScaleAmount_reg_n_0_[10]\,
      I3 => xBlend(3),
      I4 => xBlend(4),
      I5 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff11[4]_i_25_n_0\
    );
\coeff11[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[11]\,
      I1 => xBlend(1),
      I2 => \yScaleAmount_reg_n_0_[10]\,
      I3 => xBlend(2),
      I4 => xBlend(3),
      I5 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff11[4]_i_26_n_0\
    );
\coeff11[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \coeff11[4]_i_23_n_0\,
      I1 => \yScaleAmount_reg_n_0_[11]\,
      I2 => xBlend(5),
      I3 => \coeff11[4]_i_32_n_0\,
      I4 => xBlend(7),
      I5 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff11[4]_i_27_n_0\
    );
\coeff11[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \coeff11[4]_i_24_n_0\,
      I1 => \yScaleAmount_reg_n_0_[11]\,
      I2 => xBlend(4),
      I3 => \coeff11[4]_i_33_n_0\,
      I4 => xBlend(6),
      I5 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff11[4]_i_28_n_0\
    );
\coeff11[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \coeff11[4]_i_25_n_0\,
      I1 => \yScaleAmount_reg_n_0_[11]\,
      I2 => xBlend(3),
      I3 => \coeff11[4]_i_34_n_0\,
      I4 => xBlend(5),
      I5 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff11[4]_i_29_n_0\
    );
\coeff11[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D540"
    )
        port map (
      I0 => \coeff11[4]_i_11_n_0\,
      I1 => \yScaleAmount_reg_n_0_[12]\,
      I2 => xBlend(3),
      I3 => \coeff11[4]_i_12_n_0\,
      O => \coeff11[4]_i_3_n_0\
    );
\coeff11[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \coeff11[4]_i_26_n_0\,
      I1 => \yScaleAmount_reg_n_0_[11]\,
      I2 => xBlend(2),
      I3 => \coeff11[4]_i_35_n_0\,
      I4 => xBlend(4),
      I5 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff11[4]_i_30_n_0\
    );
\coeff11[4]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(1),
      I1 => \yScaleAmount_reg_n_0_[11]\,
      O => \coeff11[4]_i_31_n_0\
    );
\coeff11[4]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(6),
      I1 => \yScaleAmount_reg_n_0_[10]\,
      O => \coeff11[4]_i_32_n_0\
    );
\coeff11[4]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(5),
      I1 => \yScaleAmount_reg_n_0_[10]\,
      O => \coeff11[4]_i_33_n_0\
    );
\coeff11[4]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(4),
      I1 => \yScaleAmount_reg_n_0_[10]\,
      O => \coeff11[4]_i_34_n_0\
    );
\coeff11[4]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(3),
      I1 => \yScaleAmount_reg_n_0_[10]\,
      O => \coeff11[4]_i_35_n_0\
    );
\coeff11[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880808080808080"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[12]\,
      I1 => xBlend(2),
      I2 => \coeff11[4]_i_13_n_0\,
      I3 => xBlend(1),
      I4 => \coeff11_reg[4]_i_14_n_4\,
      I5 => \coeff11_reg[0]_i_12_n_5\,
      O => \coeff11[4]_i_4_n_0\
    );
\coeff11[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F7F80FF00FF00"
    )
        port map (
      I0 => \coeff11_reg[0]_i_12_n_5\,
      I1 => \coeff11_reg[4]_i_14_n_4\,
      I2 => xBlend(1),
      I3 => \coeff11[4]_i_13_n_0\,
      I4 => xBlend(2),
      I5 => \yScaleAmount_reg_n_0_[12]\,
      O => \coeff11[4]_i_5_n_0\
    );
\coeff11[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => xBlend(0),
      I1 => \yScaleAmount_reg_n_0_[13]\,
      I2 => \coeff11_reg[0]_i_12_n_4\,
      I3 => \coeff11_reg[4]_i_15_n_7\,
      O => \coeff11[4]_i_6_n_0\
    );
\coeff11[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => \coeff11[4]_i_3_n_0\,
      I1 => \coeff11[8]_i_18_n_0\,
      I2 => \coeff11[8]_i_19_n_0\,
      I3 => xBlend(4),
      I4 => \yScaleAmount_reg_n_0_[12]\,
      O => \coeff11[4]_i_7_n_0\
    );
\coeff11[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => \coeff11[4]_i_4_n_0\,
      I1 => \coeff11[4]_i_11_n_0\,
      I2 => \coeff11[4]_i_12_n_0\,
      I3 => xBlend(3),
      I4 => \yScaleAmount_reg_n_0_[12]\,
      O => \coeff11[4]_i_8_n_0\
    );
\coeff11[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6AAA"
    )
        port map (
      I0 => \coeff11[4]_i_5_n_0\,
      I1 => xBlend(0),
      I2 => \yScaleAmount_reg_n_0_[13]\,
      I3 => \coeff11_reg[0]_i_12_n_4\,
      I4 => \coeff11_reg[4]_i_15_n_7\,
      O => \coeff11[4]_i_9_n_0\
    );
\coeff11[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EFA18A01EAA7800"
    )
        port map (
      I0 => \coeff11[8]_i_20_n_0\,
      I1 => \yScaleAmount_reg_n_0_[12]\,
      I2 => \yScaleAmount_reg_n_0_[13]\,
      I3 => xBlend(7),
      I4 => \coeff11_reg[8]_i_14_n_1\,
      I5 => xBlend(6),
      O => \coeff11[8]_i_10_n_0\
    );
\coeff11[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969696"
    )
        port map (
      I0 => \coeff11[8]_i_7_n_0\,
      I1 => \coeff11[8]_i_15_n_0\,
      I2 => \coeff11[8]_i_21_n_0\,
      I3 => \coeff11_reg[8]_i_14_n_6\,
      I4 => xBlend(5),
      I5 => \yScaleAmount_reg_n_0_[13]\,
      O => \coeff11[8]_i_11_n_0\
    );
\coeff11[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969696"
    )
        port map (
      I0 => \coeff11[8]_i_8_n_0\,
      I1 => \coeff11[8]_i_16_n_0\,
      I2 => \coeff11[8]_i_22_n_0\,
      I3 => \coeff11_reg[8]_i_14_n_7\,
      I4 => xBlend(4),
      I5 => \yScaleAmount_reg_n_0_[13]\,
      O => \coeff11[8]_i_12_n_0\
    );
\coeff11[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => \coeff11[8]_i_9_n_0\,
      I1 => \coeff11[8]_i_17_n_0\,
      I2 => \coeff11[8]_i_23_n_0\,
      I3 => xBlend(5),
      I4 => \yScaleAmount_reg_n_0_[12]\,
      O => \coeff11[8]_i_13_n_0\
    );
\coeff11[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(7),
      I1 => \yScaleAmount_reg_n_0_[12]\,
      O => \coeff11[8]_i_15_n_0\
    );
\coeff11[8]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(6),
      I1 => \yScaleAmount_reg_n_0_[12]\,
      O => \coeff11[8]_i_16_n_0\
    );
\coeff11[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1777"
    )
        port map (
      I0 => \coeff11_reg[4]_i_15_n_4\,
      I1 => \coeff11_reg[8]_i_28_n_1\,
      I2 => \yScaleAmount_reg_n_0_[13]\,
      I3 => xBlend(3),
      O => \coeff11[8]_i_17_n_0\
    );
\coeff11[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1777"
    )
        port map (
      I0 => \coeff11_reg[4]_i_15_n_5\,
      I1 => \coeff11_reg[8]_i_28_n_6\,
      I2 => \yScaleAmount_reg_n_0_[13]\,
      I3 => xBlend(2),
      O => \coeff11[8]_i_18_n_0\
    );
\coeff11[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => xBlend(3),
      I1 => \yScaleAmount_reg_n_0_[13]\,
      I2 => \coeff11_reg[8]_i_28_n_1\,
      I3 => \coeff11_reg[4]_i_15_n_4\,
      O => \coeff11[8]_i_19_n_0\
    );
\coeff11[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \coeff11_reg[8]_i_14_n_6\,
      I1 => xBlend(5),
      I2 => \yScaleAmount_reg_n_0_[13]\,
      O => \coeff11[8]_i_20_n_0\
    );
\coeff11[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \coeff11_reg[8]_i_14_n_1\,
      I1 => xBlend(6),
      I2 => \yScaleAmount_reg_n_0_[13]\,
      O => \coeff11[8]_i_21_n_0\
    );
\coeff11[8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \coeff11_reg[8]_i_14_n_6\,
      I1 => xBlend(5),
      I2 => \yScaleAmount_reg_n_0_[13]\,
      O => \coeff11[8]_i_22_n_0\
    );
\coeff11[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \coeff11_reg[8]_i_14_n_7\,
      I1 => xBlend(4),
      I2 => \yScaleAmount_reg_n_0_[13]\,
      O => \coeff11[8]_i_23_n_0\
    );
\coeff11[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(7),
      I1 => \yScaleAmount_reg_n_0_[11]\,
      O => \coeff11[8]_i_24_n_0\
    );
\coeff11[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[11]\,
      I1 => xBlend(5),
      I2 => \yScaleAmount_reg_n_0_[10]\,
      I3 => xBlend(6),
      I4 => xBlend(7),
      I5 => \yScaleAmount_reg_n_0_[9]\,
      O => \coeff11[8]_i_25_n_0\
    );
\coeff11[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => xBlend(6),
      I1 => \yScaleAmount_reg_n_0_[10]\,
      I2 => \yScaleAmount_reg_n_0_[11]\,
      I3 => xBlend(7),
      O => \coeff11[8]_i_26_n_0\
    );
\coeff11[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E37F70805000F000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[9]\,
      I1 => xBlend(5),
      I2 => xBlend(7),
      I3 => \yScaleAmount_reg_n_0_[10]\,
      I4 => xBlend(6),
      I5 => \yScaleAmount_reg_n_0_[11]\,
      O => \coeff11[8]_i_27_n_0\
    );
\coeff11[8]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xBlend(7),
      I1 => \yScaleAmount_reg_n_0_[8]\,
      O => \coeff11[8]_i_29_n_0\
    );
\coeff11[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[8]\,
      I1 => xBlend(5),
      I2 => \yScaleAmount_reg_n_0_[7]\,
      I3 => xBlend(6),
      I4 => xBlend(7),
      I5 => \yScaleAmount_reg_n_0_[6]\,
      O => \coeff11[8]_i_30_n_0\
    );
\coeff11[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => xBlend(6),
      I1 => \yScaleAmount_reg_n_0_[7]\,
      I2 => \yScaleAmount_reg_n_0_[8]\,
      I3 => xBlend(7),
      O => \coeff11[8]_i_31_n_0\
    );
\coeff11[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E37F70805000F000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[6]\,
      I1 => xBlend(5),
      I2 => xBlend(7),
      I3 => \yScaleAmount_reg_n_0_[7]\,
      I4 => xBlend(6),
      I5 => \yScaleAmount_reg_n_0_[8]\,
      O => \coeff11[8]_i_32_n_0\
    );
\coeff11[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[13]\,
      I1 => xBlend(6),
      I2 => \coeff11_reg[8]_i_14_n_1\,
      I3 => xBlend(7),
      O => \coeff11[8]_i_4_n_0\
    );
\coeff11[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \yScaleAmount_reg_n_0_[13]\,
      I1 => xBlend(6),
      I2 => \coeff11_reg[8]_i_14_n_1\,
      I3 => xBlend(7),
      O => \coeff11[8]_i_5_n_0\
    );
\coeff11[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEC82A802A802A80"
    )
        port map (
      I0 => \coeff11[8]_i_15_n_0\,
      I1 => \yScaleAmount_reg_n_0_[13]\,
      I2 => xBlend(6),
      I3 => \coeff11_reg[8]_i_14_n_1\,
      I4 => \coeff11_reg[8]_i_14_n_6\,
      I5 => xBlend(5),
      O => \coeff11[8]_i_6_n_0\
    );
\coeff11[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FF80F0808000"
    )
        port map (
      I0 => \coeff11_reg[8]_i_14_n_7\,
      I1 => xBlend(4),
      I2 => \yScaleAmount_reg_n_0_[13]\,
      I3 => \coeff11[8]_i_16_n_0\,
      I4 => xBlend(5),
      I5 => \coeff11_reg[8]_i_14_n_6\,
      O => \coeff11[8]_i_7_n_0\
    );
\coeff11[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40D5D5D5D5404040"
    )
        port map (
      I0 => \coeff11[8]_i_17_n_0\,
      I1 => \yScaleAmount_reg_n_0_[12]\,
      I2 => xBlend(5),
      I3 => \yScaleAmount_reg_n_0_[13]\,
      I4 => xBlend(4),
      I5 => \coeff11_reg[8]_i_14_n_7\,
      O => \coeff11[8]_i_8_n_0\
    );
\coeff11[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D540"
    )
        port map (
      I0 => \coeff11[8]_i_18_n_0\,
      I1 => \yScaleAmount_reg_n_0_[12]\,
      I2 => xBlend(4),
      I3 => \coeff11[8]_i_19_n_0\,
      O => \coeff11[8]_i_9_n_0\
    );
\coeff11_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff111(8),
      Q => \coeff11_reg_n_0_[0]\
    );
\coeff11_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff11_reg[0]_i_2_n_0\,
      CO(3) => \coeff11_reg[0]_i_1_n_0\,
      CO(2) => \coeff11_reg[0]_i_1_n_1\,
      CO(1) => \coeff11_reg[0]_i_1_n_2\,
      CO(0) => \coeff11_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => coeff112(6 downto 5),
      O(3) => coeff111(8),
      O(2 downto 0) => \NLW_coeff11_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3 downto 2) => coeff112(8 downto 7),
      S(1) => \coeff11[0]_i_4_n_0\,
      S(0) => \coeff11[0]_i_5_n_0\
    );
\coeff11_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff11_reg[0]_i_6_n_0\,
      CO(3) => \coeff11_reg[0]_i_12_n_0\,
      CO(2) => \coeff11_reg[0]_i_12_n_1\,
      CO(1) => \coeff11_reg[0]_i_12_n_2\,
      CO(0) => \coeff11_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \coeff11[0]_i_24_n_0\,
      DI(2) => \coeff11[0]_i_25_n_0\,
      DI(1) => \coeff11[0]_i_26_n_0\,
      DI(0) => \coeff11[0]_i_27_n_0\,
      O(3) => \coeff11_reg[0]_i_12_n_4\,
      O(2) => \coeff11_reg[0]_i_12_n_5\,
      O(1) => \coeff11_reg[0]_i_12_n_6\,
      O(0) => \coeff11_reg[0]_i_12_n_7\,
      S(3) => \coeff11[0]_i_28_n_0\,
      S(2) => \coeff11[0]_i_29_n_0\,
      S(1) => \coeff11[0]_i_30_n_0\,
      S(0) => \coeff11[0]_i_31_n_0\
    );
\coeff11_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \coeff11_reg[0]_i_2_n_0\,
      CO(2) => \coeff11_reg[0]_i_2_n_1\,
      CO(1) => \coeff11_reg[0]_i_2_n_2\,
      CO(0) => \coeff11_reg[0]_i_2_n_3\,
      CYINIT => coeff112(0),
      DI(3) => coeff112(4),
      DI(2) => '1',
      DI(1 downto 0) => coeff112(2 downto 1),
      O(3 downto 0) => \NLW_coeff11_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \coeff11[0]_i_7_n_0\,
      S(2) => \coeff11[0]_i_8_n_0\,
      S(1) => \coeff11[0]_i_9_n_0\,
      S(0) => \coeff11[0]_i_10_n_0\
    );
\coeff11_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \coeff11_reg[0]_i_3_n_0\,
      CO(2) => \coeff11_reg[0]_i_3_n_1\,
      CO(1) => \coeff11_reg[0]_i_3_n_2\,
      CO(0) => \coeff11_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \coeff11[0]_i_11_n_0\,
      DI(2) => \coeff11_reg[0]_i_12_n_6\,
      DI(1) => \coeff11_reg[0]_i_12_n_7\,
      DI(0) => \coeff11_reg[0]_i_6_n_4\,
      O(3 downto 1) => coeff112(6 downto 4),
      O(0) => \NLW_coeff11_reg[0]_i_3_O_UNCONNECTED\(0),
      S(3) => \coeff11[0]_i_13_n_0\,
      S(2) => \coeff11[0]_i_14_n_0\,
      S(1) => \coeff11[0]_i_15_n_0\,
      S(0) => coeff112(3)
    );
\coeff11_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \coeff11_reg[0]_i_6_n_0\,
      CO(2) => \coeff11_reg[0]_i_6_n_1\,
      CO(1) => \coeff11_reg[0]_i_6_n_2\,
      CO(0) => \coeff11_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \coeff11[0]_i_17_n_0\,
      DI(2) => \coeff11[0]_i_18_n_0\,
      DI(1) => \coeff11[0]_i_19_n_0\,
      DI(0) => '0',
      O(3) => \coeff11_reg[0]_i_6_n_4\,
      O(2 downto 1) => coeff112(2 downto 1),
      O(0) => \NLW_coeff11_reg[0]_i_6_O_UNCONNECTED\(0),
      S(3) => \coeff11[0]_i_20_n_0\,
      S(2) => \coeff11[0]_i_21_n_0\,
      S(1) => \coeff11[0]_i_22_n_0\,
      S(0) => \coeff11[0]_i_23_n_0\
    );
\coeff11_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff111(9),
      Q => \coeff11_reg_n_0_[1]\
    );
\coeff11_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff111(10),
      Q => \coeff11_reg_n_0_[2]\
    );
\coeff11_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff111(11),
      Q => \coeff11_reg_n_0_[3]\
    );
\coeff11_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff111(12),
      Q => \coeff11_reg_n_0_[4]\
    );
\coeff11_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff11_reg[0]_i_1_n_0\,
      CO(3) => \coeff11_reg[4]_i_1_n_0\,
      CO(2) => \coeff11_reg[4]_i_1_n_1\,
      CO(1) => \coeff11_reg[4]_i_1_n_2\,
      CO(0) => \coeff11_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => coeff111(12 downto 9),
      S(3 downto 0) => coeff112(12 downto 9)
    );
\coeff11_reg[4]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \coeff11_reg[4]_i_14_n_0\,
      CO(2) => \coeff11_reg[4]_i_14_n_1\,
      CO(1) => \coeff11_reg[4]_i_14_n_2\,
      CO(0) => \coeff11_reg[4]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \coeff11[4]_i_16_n_0\,
      DI(2) => \coeff11[4]_i_17_n_0\,
      DI(1) => \coeff11[4]_i_18_n_0\,
      DI(0) => '0',
      O(3) => \coeff11_reg[4]_i_14_n_4\,
      O(2) => \coeff11_reg[4]_i_14_n_5\,
      O(1) => \coeff11_reg[4]_i_14_n_6\,
      O(0) => \coeff11_reg[4]_i_14_n_7\,
      S(3) => \coeff11[4]_i_19_n_0\,
      S(2) => \coeff11[4]_i_20_n_0\,
      S(1) => \coeff11[4]_i_21_n_0\,
      S(0) => \coeff11[4]_i_22_n_0\
    );
\coeff11_reg[4]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff11_reg[4]_i_14_n_0\,
      CO(3) => \coeff11_reg[4]_i_15_n_0\,
      CO(2) => \coeff11_reg[4]_i_15_n_1\,
      CO(1) => \coeff11_reg[4]_i_15_n_2\,
      CO(0) => \coeff11_reg[4]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \coeff11[4]_i_23_n_0\,
      DI(2) => \coeff11[4]_i_24_n_0\,
      DI(1) => \coeff11[4]_i_25_n_0\,
      DI(0) => \coeff11[4]_i_26_n_0\,
      O(3) => \coeff11_reg[4]_i_15_n_4\,
      O(2) => \coeff11_reg[4]_i_15_n_5\,
      O(1) => \coeff11_reg[4]_i_15_n_6\,
      O(0) => \coeff11_reg[4]_i_15_n_7\,
      S(3) => \coeff11[4]_i_27_n_0\,
      S(2) => \coeff11[4]_i_28_n_0\,
      S(1) => \coeff11[4]_i_29_n_0\,
      S(0) => \coeff11[4]_i_30_n_0\
    );
\coeff11_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff11_reg[0]_i_3_n_0\,
      CO(3) => \coeff11_reg[4]_i_2_n_0\,
      CO(2) => \coeff11_reg[4]_i_2_n_1\,
      CO(1) => \coeff11_reg[4]_i_2_n_2\,
      CO(0) => \coeff11_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \coeff11[4]_i_3_n_0\,
      DI(2) => \coeff11[4]_i_4_n_0\,
      DI(1) => \coeff11[4]_i_5_n_0\,
      DI(0) => \coeff11[4]_i_6_n_0\,
      O(3 downto 0) => coeff112(10 downto 7),
      S(3) => \coeff11[4]_i_7_n_0\,
      S(2) => \coeff11[4]_i_8_n_0\,
      S(1) => \coeff11[4]_i_9_n_0\,
      S(0) => \coeff11[4]_i_10_n_0\
    );
\coeff11_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff111(13),
      Q => \coeff11_reg_n_0_[5]\
    );
\coeff11_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff111(14),
      Q => \coeff11_reg_n_0_[6]\
    );
\coeff11_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff111(15),
      Q => \coeff11_reg_n_0_[7]\
    );
\coeff11_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => coeff111(16),
      Q => \coeff11_reg_n_0_[8]\
    );
\coeff11_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff11_reg[4]_i_1_n_0\,
      CO(3) => \NLW_coeff11_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \coeff11_reg[8]_i_1_n_1\,
      CO(1) => \coeff11_reg[8]_i_1_n_2\,
      CO(0) => \coeff11_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => coeff111(16 downto 13),
      S(3 downto 0) => coeff112(16 downto 13)
    );
\coeff11_reg[8]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff11_reg[4]_i_15_n_0\,
      CO(3) => \NLW_coeff11_reg[8]_i_14_CO_UNCONNECTED\(3),
      CO(2) => \coeff11_reg[8]_i_14_n_1\,
      CO(1) => \NLW_coeff11_reg[8]_i_14_CO_UNCONNECTED\(1),
      CO(0) => \coeff11_reg[8]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \coeff11[8]_i_24_n_0\,
      DI(0) => \coeff11[8]_i_25_n_0\,
      O(3 downto 2) => \NLW_coeff11_reg[8]_i_14_O_UNCONNECTED\(3 downto 2),
      O(1) => \coeff11_reg[8]_i_14_n_6\,
      O(0) => \coeff11_reg[8]_i_14_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \coeff11[8]_i_26_n_0\,
      S(0) => \coeff11[8]_i_27_n_0\
    );
\coeff11_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff11_reg[8]_i_3_n_0\,
      CO(3 downto 2) => \NLW_coeff11_reg[8]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => coeff112(16),
      CO(0) => \NLW_coeff11_reg[8]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \coeff11[8]_i_4_n_0\,
      O(3 downto 1) => \NLW_coeff11_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => coeff112(15),
      S(3 downto 1) => B"001",
      S(0) => \coeff11[8]_i_5_n_0\
    );
\coeff11_reg[8]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff11_reg[0]_i_12_n_0\,
      CO(3) => \NLW_coeff11_reg[8]_i_28_CO_UNCONNECTED\(3),
      CO(2) => \coeff11_reg[8]_i_28_n_1\,
      CO(1) => \NLW_coeff11_reg[8]_i_28_CO_UNCONNECTED\(1),
      CO(0) => \coeff11_reg[8]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \coeff11[8]_i_29_n_0\,
      DI(0) => \coeff11[8]_i_30_n_0\,
      O(3 downto 2) => \NLW_coeff11_reg[8]_i_28_O_UNCONNECTED\(3 downto 2),
      O(1) => \coeff11_reg[8]_i_28_n_6\,
      O(0) => \coeff11_reg[8]_i_28_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \coeff11[8]_i_31_n_0\,
      S(0) => \coeff11[8]_i_32_n_0\
    );
\coeff11_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff11_reg[4]_i_2_n_0\,
      CO(3) => \coeff11_reg[8]_i_3_n_0\,
      CO(2) => \coeff11_reg[8]_i_3_n_1\,
      CO(1) => \coeff11_reg[8]_i_3_n_2\,
      CO(0) => \coeff11_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \coeff11[8]_i_6_n_0\,
      DI(2) => \coeff11[8]_i_7_n_0\,
      DI(1) => \coeff11[8]_i_8_n_0\,
      DI(0) => \coeff11[8]_i_9_n_0\,
      O(3 downto 0) => coeff112(14 downto 11),
      S(3) => \coeff11[8]_i_10_n_0\,
      S(2) => \coeff11[8]_i_11_n_0\,
      S(1) => \coeff11[8]_i_12_n_0\,
      S(0) => \coeff11[8]_i_13_n_0\
    );
dOutValidInt_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => dOutValidInt_reg_2,
      Q => \^doutvalidint_reg_0\
    );
dOutValid_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => dOutValid_10,
      Q => dOutValid_1
    );
dOutValid_2_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => dOutValid_1,
      Q => dOutValid_2
    );
dOutValid_3_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => dOutValid_2,
      Q => dOutValid_3
    );
dOutValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => dOutValid_3,
      Q => \^data_valid_out_debug\
    );
\discardCountReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^writestate_reg[0]_0\,
      I1 => discardCountReg(0),
      O => \discardCountReg[0]_i_1_n_0\
    );
\discardCountReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => discardCountReg(1),
      I1 => discardCountReg(0),
      I2 => \^writestate_reg[0]_0\,
      O => \discardCountReg[1]_i_1_n_0\
    );
\discardCountReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E100"
    )
        port map (
      I0 => discardCountReg(0),
      I1 => discardCountReg(1),
      I2 => discardCountReg(2),
      I3 => \^writestate_reg[0]_0\,
      O => \discardCountReg[2]_i_1_n_0\
    );
\discardCountReg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => discardCountReg(2),
      I1 => discardCountReg(1),
      I2 => discardCountReg(0),
      I3 => discardCountReg(3),
      I4 => \^writestate_reg[0]_0\,
      O => \discardCountReg[3]_i_1_n_0\
    );
\discardCountReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000010000"
    )
        port map (
      I0 => discardCountReg(2),
      I1 => discardCountReg(1),
      I2 => discardCountReg(0),
      I3 => discardCountReg(3),
      I4 => \^writestate_reg[0]_0\,
      I5 => discardCountReg(4),
      O => \discardCountReg[4]_i_1_n_0\
    );
\discardCountReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E100"
    )
        port map (
      I0 => discardCountReg(4),
      I1 => \discardCountReg[7]_i_3_n_0\,
      I2 => discardCountReg(5),
      I3 => \^writestate_reg[0]_0\,
      O => \discardCountReg[5]_i_1_n_0\
    );
\discardCountReg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => discardCountReg(5),
      I1 => \discardCountReg[7]_i_3_n_0\,
      I2 => discardCountReg(4),
      I3 => discardCountReg(6),
      I4 => \^writestate_reg[0]_0\,
      O => \discardCountReg[6]_i_1_n_0\
    );
\discardCountReg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \writeSelect_reg[0]\,
      I1 => \^writestate_reg[0]_0\,
      I2 => \^writestate_reg[1]_0\,
      O => \discardCountReg[7]_i_1_n_0\
    );
\discardCountReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000010000"
    )
        port map (
      I0 => discardCountReg(5),
      I1 => \discardCountReg[7]_i_3_n_0\,
      I2 => discardCountReg(4),
      I3 => discardCountReg(6),
      I4 => \^writestate_reg[0]_0\,
      I5 => discardCountReg(7),
      O => \discardCountReg[7]_i_2_n_0\
    );
\discardCountReg[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => discardCountReg(2),
      I1 => discardCountReg(1),
      I2 => discardCountReg(0),
      I3 => discardCountReg(3),
      O => \discardCountReg[7]_i_3_n_0\
    );
\discardCountReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \discardCountReg[7]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \discardCountReg[0]_i_1_n_0\,
      Q => discardCountReg(0)
    );
\discardCountReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \discardCountReg[7]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \discardCountReg[1]_i_1_n_0\,
      Q => discardCountReg(1)
    );
\discardCountReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \discardCountReg[7]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \discardCountReg[2]_i_1_n_0\,
      Q => discardCountReg(2)
    );
\discardCountReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \discardCountReg[7]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \discardCountReg[3]_i_1_n_0\,
      Q => discardCountReg(3)
    );
\discardCountReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \discardCountReg[7]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \discardCountReg[4]_i_1_n_0\,
      Q => discardCountReg(4)
    );
\discardCountReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \discardCountReg[7]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \discardCountReg[5]_i_1_n_0\,
      Q => discardCountReg(5)
    );
\discardCountReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \discardCountReg[7]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \discardCountReg[6]_i_1_n_0\,
      Q => discardCountReg(6)
    );
\discardCountReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \discardCountReg[7]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \discardCountReg[7]_i_2_n_0\,
      Q => discardCountReg(7)
    );
discardInput_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => writeNextValidLine(6),
      I1 => \p_0_in__1\(6),
      I2 => \p_0_in__1\(7),
      I3 => writeNextValidLine(7),
      I4 => writeNextValidLine(8),
      I5 => \p_0_in__1\(8),
      O => discardInput_i_10_n_0
    );
discardInput_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => writeNextValidLine(3),
      I1 => \p_0_in__1\(3),
      I2 => \p_0_in__1\(4),
      I3 => writeNextValidLine(4),
      I4 => writeNextValidLine(5),
      I5 => \p_0_in__1\(5),
      O => discardInput_i_11_n_0
    );
discardInput_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0140802010040802"
    )
        port map (
      I0 => writeNextValidLine(0),
      I1 => writeNextValidLine(1),
      I2 => writeNextValidLine(2),
      I3 => \^q\(0),
      I4 => writeRowCount_reg(0),
      I5 => writeRowCount_reg(2),
      O => discardInput_i_12_n_0
    );
discardInput_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => writeRowCount_reg(8),
      I1 => writeRowCount_reg(7),
      I2 => \writeRowCount[10]_i_3_n_0\,
      I3 => writeRowCount_reg(6),
      O => discardInput_i_13_n_0
    );
discardInput_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \writeNextPlusOne_reg[0]_0\,
      O => writeNextValidLine(6)
    );
discardInput_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \writeNextPlusOne_reg[0]_0\,
      O => writeNextValidLine(7)
    );
discardInput_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \writeNextPlusOne_reg[0]_0\,
      O => writeNextValidLine(8)
    );
discardInput_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \writeNextPlusOne_reg[0]_0\,
      O => writeNextValidLine(3)
    );
discardInput_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \writeNextPlusOne_reg[0]_0\,
      O => writeNextValidLine(4)
    );
discardInput_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \writeNextPlusOne_reg[0]_0\,
      O => writeNextValidLine(5)
    );
discardInput_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => discardInput2,
      I1 => discardInput20_out,
      I2 => \^writestate_reg[1]_0\,
      I3 => \^writestate_reg[0]_0\,
      O => \writeState_reg[1]_1\
    );
discardInput_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \writeNextPlusOne_reg[0]_0\,
      O => writeNextValidLine(0)
    );
discardInput_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \writeNextPlusOne_reg[0]_0\,
      O => writeNextValidLine(1)
    );
discardInput_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \writeNextPlusOne_reg[0]_0\,
      O => writeNextValidLine(2)
    );
discardInput_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29400029"
    )
        port map (
      I0 => \writeNextPlusOne_reg_n_0_[9]\,
      I1 => writeRowCount_reg(9),
      I2 => discardInput_i_13_n_0,
      I3 => writeRowCount_reg(10),
      I4 => \writeNextPlusOne_reg_n_0_[10]\,
      O => discardInput_i_5_n_0
    );
discardInput_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \writeNextPlusOne_reg_n_0_[6]\,
      I1 => \p_0_in__1\(6),
      I2 => \writeNextPlusOne_reg_n_0_[7]\,
      I3 => \p_0_in__1\(7),
      I4 => \p_0_in__1\(8),
      I5 => \writeNextPlusOne_reg_n_0_[8]\,
      O => discardInput_i_6_n_0
    );
discardInput_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \writeNextPlusOne_reg_n_0_[3]\,
      I1 => \p_0_in__1\(3),
      I2 => \writeNextPlusOne_reg_n_0_[4]\,
      I3 => \p_0_in__1\(4),
      I4 => \p_0_in__1\(5),
      I5 => \writeNextPlusOne_reg_n_0_[5]\,
      O => discardInput_i_7_n_0
    );
discardInput_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0482100010000482"
    )
        port map (
      I0 => \writeNextPlusOne_reg_n_0_[0]\,
      I1 => \writeNextPlusOne_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => writeRowCount_reg(0),
      I4 => writeRowCount_reg(2),
      I5 => \writeNextPlusOne_reg_n_0_[2]\,
      O => discardInput_i_8_n_0
    );
discardInput_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008080404020201F"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      I2 => \writeNextPlusOne_reg[0]_0\,
      I3 => writeRowCount_reg(9),
      I4 => discardInput_i_13_n_0,
      I5 => writeRowCount_reg(10),
      O => discardInput_i_9_n_0
    );
discardInput_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => discardInput_reg_0,
      Q => \^discardinput\
    );
discardInput_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => discardInput2,
      CO(2) => discardInput_reg_i_3_n_1,
      CO(1) => discardInput_reg_i_3_n_2,
      CO(0) => discardInput_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_discardInput_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => discardInput_i_5_n_0,
      S(2) => discardInput_i_6_n_0,
      S(1) => discardInput_i_7_n_0,
      S(0) => discardInput_i_8_n_0
    );
discardInput_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => discardInput20_out,
      CO(2) => discardInput_reg_i_4_n_1,
      CO(1) => discardInput_reg_i_4_n_2,
      CO(0) => discardInput_reg_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_discardInput_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => discardInput_i_9_n_0,
      S(2) => discardInput_i_10_n_0,
      S(1) => discardInput_i_11_n_0,
      S(0) => discardInput_i_12_n_0
    );
enableNextDin_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => enableNextDin_reg_2,
      Q => \^enablenextdin_reg_0\
    );
forceRead_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => forceRead_reg_0,
      Q => \^forceread\
    );
getNextPlusOne_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^e\(0),
      O => getNextPlusOne_i_1_n_0
    );
getNextPlusOne_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => getNextPlusOne_i_1_n_0,
      PRE => \^state_5_reg\(0),
      Q => getNextPlusOne
    );
lineSwitchOutputDisable_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => lineSwitchOutputDisable_reg_0,
      Q => \^lineswitchoutputdisable\
    );
\outputColumn[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => outputColumn_reg(0),
      O => \p_0_in__2\(0)
    );
\outputColumn[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => outputLine1,
      I1 => \^outputcolumn_reg[10]_0\(0),
      I2 => \^lineswitchoutputdisable\,
      I3 => \^readstate\,
      O => \outputColumn[10]_i_1_n_0\
    );
\outputColumn[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xScaleAmount1_i_2_n_0,
      I1 => \^outputcolumn_reg[10]_0\(0),
      O => \p_0_in__2\(10)
    );
\outputColumn[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => outputColumn_reg(0),
      I1 => outputColumn_reg(1),
      I2 => \^outputcolumn_reg[10]_0\(0),
      O => \p_0_in__2\(1)
    );
\outputColumn[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => outputColumn_reg(2),
      I1 => outputColumn_reg(1),
      I2 => outputColumn_reg(0),
      I3 => \^outputcolumn_reg[10]_0\(0),
      O => \p_0_in__2\(2)
    );
\outputColumn[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => outputColumn_reg(2),
      I1 => outputColumn_reg(0),
      I2 => outputColumn_reg(1),
      I3 => outputColumn_reg(3),
      I4 => \^outputcolumn_reg[10]_0\(0),
      O => \p_0_in__2\(3)
    );
\outputColumn[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => outputColumn_reg(4),
      I1 => outputColumn_reg(3),
      I2 => outputColumn_reg(1),
      I3 => outputColumn_reg(0),
      I4 => outputColumn_reg(2),
      I5 => \^outputcolumn_reg[10]_0\(0),
      O => \p_0_in__2\(4)
    );
\outputColumn[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xScaleAmount1_i_7_n_0,
      I1 => \^outputcolumn_reg[10]_0\(0),
      O => \p_0_in__2\(5)
    );
\outputColumn[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => outputColumn_reg(6),
      I1 => xScaleAmount1_i_13_n_0,
      I2 => \^outputcolumn_reg[10]_0\(0),
      O => \p_0_in__2\(6)
    );
\outputColumn[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => outputColumn_reg(6),
      I1 => xScaleAmount1_i_13_n_0,
      I2 => outputColumn_reg(7),
      I3 => \^outputcolumn_reg[10]_0\(0),
      O => \p_0_in__2\(7)
    );
\outputColumn[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A6AA"
    )
        port map (
      I0 => outputColumn_reg(8),
      I1 => outputColumn_reg(7),
      I2 => xScaleAmount1_i_13_n_0,
      I3 => outputColumn_reg(6),
      I4 => \^outputcolumn_reg[10]_0\(0),
      O => \p_0_in__2\(8)
    );
\outputColumn[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7FF0800"
    )
        port map (
      I0 => outputColumn_reg(8),
      I1 => outputColumn_reg(6),
      I2 => xScaleAmount1_i_13_n_0,
      I3 => outputColumn_reg(7),
      I4 => outputColumn_reg(9),
      I5 => \^outputcolumn_reg[10]_0\(0),
      O => \p_0_in__2\(9)
    );
\outputColumn_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(0),
      Q => outputColumn_reg(0)
    );
\outputColumn_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(10),
      Q => outputColumn_reg(10)
    );
\outputColumn_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(1),
      Q => outputColumn_reg(1)
    );
\outputColumn_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(2),
      Q => outputColumn_reg(2)
    );
\outputColumn_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(3),
      Q => outputColumn_reg(3)
    );
\outputColumn_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(4),
      Q => outputColumn_reg(4)
    );
\outputColumn_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(5),
      Q => outputColumn_reg(5)
    );
\outputColumn_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(6),
      Q => outputColumn_reg(6)
    );
\outputColumn_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(7),
      Q => outputColumn_reg(7)
    );
\outputColumn_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(8),
      Q => outputColumn_reg(8)
    );
\outputColumn_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputColumn[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__2\(9),
      Q => outputColumn_reg(9)
    );
\outputLine[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^doutvalidint_reg_1\,
      I1 => \^readstate\,
      O => \outputLine[10]_i_1_n_0\
    );
\outputLine_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(0),
      Q => outputLine_reg(0)
    );
\outputLine_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(10),
      Q => outputLine_reg(10)
    );
\outputLine_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(1),
      Q => outputLine_reg(1)
    );
\outputLine_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(2),
      Q => outputLine_reg(2)
    );
\outputLine_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(3),
      Q => outputLine_reg(3)
    );
\outputLine_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(4),
      Q => outputLine_reg(4)
    );
\outputLine_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(5),
      Q => outputLine_reg(5)
    );
\outputLine_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(6),
      Q => outputLine_reg(6)
    );
\outputLine_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(7),
      Q => outputLine_reg(7)
    );
\outputLine_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(8),
      Q => outputLine_reg(8)
    );
\outputLine_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \outputLine[10]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => B(9),
      Q => outputLine_reg(9)
    );
ramRB: entity work.design_1_vga_tst_c64_0_1_ramFifo
     port map (
      AR(0) => \^state_5_reg\(0),
      \BinaryCount_reg[0]\ => \BinaryCount_reg[0]\,
      \BinaryCount_reg[0]_0\ => \BinaryCount_reg[0]_0\,
      \BinaryCount_reg[0]_1\ => \BinaryCount_reg[0]_1\,
      \BinaryCount_reg[0]_2\ => \BinaryCount_reg[0]_2\,
      \BinaryCount_reg[0]_3\ => \BinaryCount_reg[0]_3\,
      CO(0) => advanceWrite2,
      E(0) => ramRB_n_3,
      Q(10 downto 0) => writeColCount_reg(10 downto 0),
      advanceRead1_reg => advanceRead1_reg_1,
      c64_mode => c64_mode,
      clk => clk,
      dOutValidInt1 => dOutValidInt1,
      dOutValidInt_reg => \^readstate\,
      dOutValidInt_reg_0 => \^readyforread_reg_0\,
      dOutValidInt_reg_1(0) => \^yscaleamountnext0_0\(0),
      dOutValidInt_reg_2(0) => \^yscaleamountnext0_1\(0),
      enableNextDin_reg => enableNextDin_reg_1,
      \fillCount_reg[0]_0\ => \fillCount_reg[0]\,
      \fillCount_reg[0]_1\ => \^advanceread1_reg_0\,
      \fillCount_reg[2]_0\ => \fillCount_reg[2]\(0),
      \horiz_pos_reg[10]\(0) => \horiz_pos_reg[10]\(0),
      lineSwitchOutputDisable_reg => \^doutvalidint_reg_0\,
      next_in_debug => next_in_debug,
      next_in_debug_0 => \^enablenextdin_reg_0\,
      \out\ => \out\,
      ram_reg => \^discardinput\,
      ram_reg_0(15 downto 0) => ram_reg(15 downto 0),
      ram_reg_1(10 downto 0) => xPixLow(10 downto 0),
      ram_reg_2 => \^forceread\,
      readData00(15 downto 11) => readData00(23 downto 19),
      readData00(10 downto 5) => readData00(15 downto 10),
      readData00(4 downto 0) => readData00(7 downto 3),
      readData01(15 downto 11) => readData01(23 downto 19),
      readData01(10 downto 5) => readData01(15 downto 10),
      readData01(4 downto 0) => readData01(7 downto 3),
      readData10(15 downto 11) => readData10(23 downto 19),
      readData10(10 downto 5) => readData10(15 downto 10),
      readData10(4 downto 0) => readData10(7 downto 3),
      readData11(15 downto 11) => readData11(23 downto 19),
      readData11(10 downto 5) => readData11(15 downto 10),
      readData11(4 downto 0) => readData11(7 downto 3),
      \readSelect_reg[0]_0\ => \^advanceread2_reg_0\,
      reset => reset,
      \writeRowCount_reg[0]\ => \^writestate_reg[1]_0\,
      \writeRowCount_reg[0]_0\ => \^writestate_reg[0]_0\,
      \writeSelect_reg[0]_0\ => \writeSelect_reg[0]\,
      \writeState_reg[0]\ => ramRB_n_11,
      \writeState_reg[0]_0\(0) => \^writerowcount_reg[10]_0\(0),
      \writeState_reg[0]_1\ => \^writestate_reg[0]_1\,
      \writeState_reg[1]\(0) => ramRB_n_6,
      \writeState_reg[1]_0\ => ramRB_n_12
    );
ram_reg_0_15_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_valid_out_debug\,
      I1 => nextDout0,
      O => dOutValid_reg_0(0)
    );
readState_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => readState_reg_0,
      Q => \^readstate\
    );
readyForRead_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => readyForRead_reg_1,
      Q => \^readyforread_reg_0\
    );
\writeColCount[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => advanceWrite2,
      I1 => writeColCount_reg(0),
      O => \p_0_in__0\(0)
    );
\writeColCount[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => writeColCount_reg(8),
      I1 => \writeColCount[10]_i_3_n_0\,
      I2 => writeColCount_reg(7),
      I3 => writeColCount_reg(9),
      I4 => writeColCount_reg(10),
      I5 => advanceWrite2,
      O => \p_0_in__0\(10)
    );
\writeColCount[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => writeColCount_reg(6),
      I1 => writeColCount_reg(5),
      I2 => writeColCount_reg(4),
      I3 => writeColCount_reg(3),
      I4 => \writeColCount[5]_i_2_n_0\,
      I5 => writeColCount_reg(2),
      O => \writeColCount[10]_i_3_n_0\
    );
\writeColCount[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => writeColCount_reg(0),
      I1 => writeColCount_reg(1),
      I2 => advanceWrite2,
      O => \p_0_in__0\(1)
    );
\writeColCount[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => writeColCount_reg(0),
      I1 => writeColCount_reg(1),
      I2 => writeColCount_reg(2),
      I3 => advanceWrite2,
      O => \p_0_in__0\(2)
    );
\writeColCount[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => writeColCount_reg(1),
      I1 => writeColCount_reg(0),
      I2 => writeColCount_reg(2),
      I3 => writeColCount_reg(3),
      I4 => advanceWrite2,
      O => \p_0_in__0\(3)
    );
\writeColCount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => writeColCount_reg(2),
      I1 => writeColCount_reg(0),
      I2 => writeColCount_reg(1),
      I3 => writeColCount_reg(3),
      I4 => writeColCount_reg(4),
      I5 => advanceWrite2,
      O => \p_0_in__0\(4)
    );
\writeColCount[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7FF0800"
    )
        port map (
      I0 => writeColCount_reg(4),
      I1 => writeColCount_reg(3),
      I2 => \writeColCount[5]_i_2_n_0\,
      I3 => writeColCount_reg(2),
      I4 => writeColCount_reg(5),
      I5 => advanceWrite2,
      O => \p_0_in__0\(5)
    );
\writeColCount[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => writeColCount_reg(0),
      I1 => writeColCount_reg(1),
      O => \writeColCount[5]_i_2_n_0\
    );
\writeColCount[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \writeColCount[9]_i_2_n_0\,
      I1 => writeColCount_reg(6),
      I2 => advanceWrite2,
      O => \p_0_in__0\(6)
    );
\writeColCount[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => writeColCount_reg(6),
      I1 => \writeColCount[9]_i_2_n_0\,
      I2 => writeColCount_reg(7),
      I3 => advanceWrite2,
      O => \p_0_in__0\(7)
    );
\writeColCount[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF40"
    )
        port map (
      I0 => \writeColCount[9]_i_2_n_0\,
      I1 => writeColCount_reg(6),
      I2 => writeColCount_reg(7),
      I3 => writeColCount_reg(8),
      I4 => advanceWrite2,
      O => \p_0_in__0\(8)
    );
\writeColCount[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7FF0800"
    )
        port map (
      I0 => writeColCount_reg(7),
      I1 => writeColCount_reg(6),
      I2 => \writeColCount[9]_i_2_n_0\,
      I3 => writeColCount_reg(8),
      I4 => writeColCount_reg(9),
      I5 => advanceWrite2,
      O => \p_0_in__0\(9)
    );
\writeColCount[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => writeColCount_reg(2),
      I1 => writeColCount_reg(0),
      I2 => writeColCount_reg(1),
      I3 => writeColCount_reg(3),
      I4 => writeColCount_reg(4),
      I5 => writeColCount_reg(5),
      O => \writeColCount[9]_i_2_n_0\
    );
\writeColCount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(0),
      Q => writeColCount_reg(0)
    );
\writeColCount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(10),
      Q => writeColCount_reg(10)
    );
\writeColCount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(1),
      Q => writeColCount_reg(1)
    );
\writeColCount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(2),
      Q => writeColCount_reg(2)
    );
\writeColCount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(3),
      Q => writeColCount_reg(3)
    );
\writeColCount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(4),
      Q => writeColCount_reg(4)
    );
\writeColCount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(5),
      Q => writeColCount_reg(5)
    );
\writeColCount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(6),
      Q => writeColCount_reg(6)
    );
\writeColCount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(7),
      Q => writeColCount_reg(7)
    );
\writeColCount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(8),
      Q => writeColCount_reg(8)
    );
\writeColCount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_3,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__0\(9),
      Q => writeColCount_reg(9)
    );
\writeNextPlusOne[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \writeNextPlusOne_reg[0]_0\,
      I1 => p_1_in(0),
      O => \writeNextPlusOne[0]_i_1_n_0\
    );
\writeNextPlusOne[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => getNextPlusOne,
      O => writeNextPlusOne
    );
\writeNextPlusOne[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D020"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \writeNextPlusOne[10]_i_3_n_0\,
      I2 => \writeNextPlusOne_reg[0]_0\,
      I3 => p_1_in(10),
      O => \writeNextPlusOne[10]_i_2_n_0\
    );
\writeNextPlusOne[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \writeNextPlusOne[8]_i_2_n_0\,
      I2 => p_1_in(5),
      I3 => p_1_in(7),
      I4 => \writeNextPlusOne_reg[0]_0\,
      I5 => p_1_in(8),
      O => \writeNextPlusOne[10]_i_3_n_0\
    );
\writeNextPlusOne[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \writeNextPlusOne_reg[0]_0\,
      I2 => p_1_in(1),
      O => \writeNextPlusOne[1]_i_1_n_0\
    );
\writeNextPlusOne[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_1_in(1),
      I2 => \writeNextPlusOne_reg[0]_0\,
      I3 => p_1_in(2),
      O => \writeNextPlusOne[2]_i_1_n_0\
    );
\writeNextPlusOne[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(1),
      I2 => p_1_in(0),
      I3 => \writeNextPlusOne_reg[0]_0\,
      I4 => p_1_in(3),
      O => \writeNextPlusOne[3]_i_1_n_0\
    );
\writeNextPlusOne[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(0),
      I2 => p_1_in(1),
      I3 => p_1_in(2),
      I4 => \writeNextPlusOne_reg[0]_0\,
      I5 => p_1_in(4),
      O => \writeNextPlusOne[4]_i_1_n_0\
    );
\writeNextPlusOne[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \writeNextPlusOne[8]_i_2_n_0\,
      I1 => \writeNextPlusOne_reg[0]_0\,
      I2 => p_1_in(5),
      O => \writeNextPlusOne[5]_i_1_n_0\
    );
\writeNextPlusOne[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \writeNextPlusOne[8]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \writeNextPlusOne_reg[0]_0\,
      I3 => p_1_in(6),
      O => \writeNextPlusOne[6]_i_1_n_0\
    );
\writeNextPlusOne[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \writeNextPlusOne[8]_i_2_n_0\,
      I2 => p_1_in(6),
      I3 => \writeNextPlusOne_reg[0]_0\,
      I4 => p_1_in(7),
      O => \writeNextPlusOne[7]_i_1_n_0\
    );
\writeNextPlusOne[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \writeNextPlusOne[8]_i_2_n_0\,
      I2 => p_1_in(5),
      I3 => p_1_in(7),
      I4 => \writeNextPlusOne_reg[0]_0\,
      I5 => p_1_in(8),
      O => \writeNextPlusOne[8]_i_1_n_0\
    );
\writeNextPlusOne[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(3),
      I2 => \writeNextPlusOne_reg[0]_0\,
      I3 => p_1_in(0),
      I4 => p_1_in(1),
      I5 => p_1_in(2),
      O => \writeNextPlusOne[8]_i_2_n_0\
    );
\writeNextPlusOne[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \writeNextPlusOne[10]_i_3_n_0\,
      I1 => \writeNextPlusOne_reg[0]_0\,
      I2 => p_1_in(9),
      O => \writeNextPlusOne[9]_i_1_n_0\
    );
\writeNextPlusOne_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      D => \writeNextPlusOne[0]_i_1_n_0\,
      PRE => \^state_5_reg\(0),
      Q => \writeNextPlusOne_reg_n_0_[0]\
    );
\writeNextPlusOne_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      CLR => \^state_5_reg\(0),
      D => \writeNextPlusOne[10]_i_2_n_0\,
      Q => \writeNextPlusOne_reg_n_0_[10]\
    );
\writeNextPlusOne_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      CLR => \^state_5_reg\(0),
      D => \writeNextPlusOne[1]_i_1_n_0\,
      Q => \writeNextPlusOne_reg_n_0_[1]\
    );
\writeNextPlusOne_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      CLR => \^state_5_reg\(0),
      D => \writeNextPlusOne[2]_i_1_n_0\,
      Q => \writeNextPlusOne_reg_n_0_[2]\
    );
\writeNextPlusOne_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      CLR => \^state_5_reg\(0),
      D => \writeNextPlusOne[3]_i_1_n_0\,
      Q => \writeNextPlusOne_reg_n_0_[3]\
    );
\writeNextPlusOne_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      CLR => \^state_5_reg\(0),
      D => \writeNextPlusOne[4]_i_1_n_0\,
      Q => \writeNextPlusOne_reg_n_0_[4]\
    );
\writeNextPlusOne_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      CLR => \^state_5_reg\(0),
      D => \writeNextPlusOne[5]_i_1_n_0\,
      Q => \writeNextPlusOne_reg_n_0_[5]\
    );
\writeNextPlusOne_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      CLR => \^state_5_reg\(0),
      D => \writeNextPlusOne[6]_i_1_n_0\,
      Q => \writeNextPlusOne_reg_n_0_[6]\
    );
\writeNextPlusOne_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      CLR => \^state_5_reg\(0),
      D => \writeNextPlusOne[7]_i_1_n_0\,
      Q => \writeNextPlusOne_reg_n_0_[7]\
    );
\writeNextPlusOne_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      CLR => \^state_5_reg\(0),
      D => \writeNextPlusOne[8]_i_1_n_0\,
      Q => \writeNextPlusOne_reg_n_0_[8]\
    );
\writeNextPlusOne_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => writeNextPlusOne,
      CLR => \^state_5_reg\(0),
      D => \writeNextPlusOne[9]_i_1_n_0\,
      Q => \writeNextPlusOne_reg_n_0_[9]\
    );
writeNextValidLine1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000001100000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_writeNextValidLine1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10 downto 0) => writeOutputLine_reg(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_writeNextValidLine1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_writeNextValidLine1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_writeNextValidLine1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^e\(0),
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_writeNextValidLine1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_writeNextValidLine1_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_writeNextValidLine1_P_UNCONNECTED(47 downto 25),
      P(24 downto 14) => p_1_in(10 downto 0),
      P(13) => writeNextValidLine1_n_92,
      P(12) => writeNextValidLine1_n_93,
      P(11) => writeNextValidLine1_n_94,
      P(10) => writeNextValidLine1_n_95,
      P(9) => writeNextValidLine1_n_96,
      P(8) => writeNextValidLine1_n_97,
      P(7) => writeNextValidLine1_n_98,
      P(6) => writeNextValidLine1_n_99,
      P(5) => writeNextValidLine1_n_100,
      P(4) => writeNextValidLine1_n_101,
      P(3) => writeNextValidLine1_n_102,
      P(2) => writeNextValidLine1_n_103,
      P(1) => writeNextValidLine1_n_104,
      P(0) => writeNextValidLine1_n_105,
      PATTERNBDETECT => NLW_writeNextValidLine1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_writeNextValidLine1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_writeNextValidLine1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_writeNextValidLine1_UNDERFLOW_UNCONNECTED
    );
writeNextValidLine1_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => writeNextValidLine1_i_2_n_0,
      CO(3 downto 2) => NLW_writeNextValidLine1_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => \^e\(0),
      CO(0) => writeNextValidLine1_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => writeNextValidLine1_i_3_n_0,
      DI(0) => writeNextValidLine1_i_4_n_0,
      O(3 downto 0) => NLW_writeNextValidLine1_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => writeNextValidLine1_i_5_n_0,
      S(0) => writeNextValidLine1_i_6_n_0
    );
writeNextValidLine1_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F5F1F00"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => \writeNextPlusOne_reg[0]_0\,
      I3 => writeRowCount_reg(0),
      I4 => \^q\(0),
      O => writeNextValidLine1_i_10_n_0
    );
writeNextValidLine1_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000587"
    )
        port map (
      I0 => \writeNextPlusOne_reg[0]_0\,
      I1 => p_1_in(6),
      I2 => writeRowCount_reg(6),
      I3 => p_1_in(7),
      I4 => writeRowCount_reg(7),
      O => writeNextValidLine1_i_11_n_0
    );
writeNextValidLine1_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000587"
    )
        port map (
      I0 => \writeNextPlusOne_reg[0]_0\,
      I1 => p_1_in(5),
      I2 => writeRowCount_reg(5),
      I3 => p_1_in(4),
      I4 => writeRowCount_reg(4),
      O => writeNextValidLine1_i_12_n_0
    );
writeNextValidLine1_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000587"
    )
        port map (
      I0 => \writeNextPlusOne_reg[0]_0\,
      I1 => p_1_in(2),
      I2 => writeRowCount_reg(2),
      I3 => p_1_in(3),
      I4 => writeRowCount_reg(3),
      O => writeNextValidLine1_i_13_n_0
    );
writeNextValidLine1_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84001195"
    )
        port map (
      I0 => writeRowCount_reg(0),
      I1 => \writeNextPlusOne_reg[0]_0\,
      I2 => p_1_in(0),
      I3 => p_1_in(1),
      I4 => \^q\(0),
      O => writeNextValidLine1_i_14_n_0
    );
writeNextValidLine1_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => writeNextValidLine1_i_2_n_0,
      CO(2) => writeNextValidLine1_i_2_n_1,
      CO(1) => writeNextValidLine1_i_2_n_2,
      CO(0) => writeNextValidLine1_i_2_n_3,
      CYINIT => '1',
      DI(3) => writeNextValidLine1_i_7_n_0,
      DI(2) => writeNextValidLine1_i_8_n_0,
      DI(1) => writeNextValidLine1_i_9_n_0,
      DI(0) => writeNextValidLine1_i_10_n_0,
      O(3 downto 0) => NLW_writeNextValidLine1_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => writeNextValidLine1_i_11_n_0,
      S(2) => writeNextValidLine1_i_12_n_0,
      S(1) => writeNextValidLine1_i_13_n_0,
      S(0) => writeNextValidLine1_i_14_n_0
    );
writeNextValidLine1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => writeRowCount_reg(10),
      I1 => \writeNextPlusOne_reg[0]_0\,
      I2 => p_1_in(10),
      O => writeNextValidLine1_i_3_n_0
    );
writeNextValidLine1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B2ABF2A"
    )
        port map (
      I0 => writeRowCount_reg(9),
      I1 => \writeNextPlusOne_reg[0]_0\,
      I2 => p_1_in(9),
      I3 => writeRowCount_reg(8),
      I4 => p_1_in(8),
      O => writeNextValidLine1_i_4_n_0
    );
writeNextValidLine1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \writeNextPlusOne_reg[0]_0\,
      I1 => p_1_in(10),
      I2 => writeRowCount_reg(10),
      O => writeNextValidLine1_i_5_n_0
    );
writeNextValidLine1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000587"
    )
        port map (
      I0 => \writeNextPlusOne_reg[0]_0\,
      I1 => p_1_in(8),
      I2 => writeRowCount_reg(8),
      I3 => p_1_in(9),
      I4 => writeRowCount_reg(9),
      O => writeNextValidLine1_i_6_n_0
    );
writeNextValidLine1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B2ABF2A"
    )
        port map (
      I0 => writeRowCount_reg(7),
      I1 => \writeNextPlusOne_reg[0]_0\,
      I2 => p_1_in(7),
      I3 => writeRowCount_reg(6),
      I4 => p_1_in(6),
      O => writeNextValidLine1_i_7_n_0
    );
writeNextValidLine1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B2ABF2A"
    )
        port map (
      I0 => writeRowCount_reg(5),
      I1 => \writeNextPlusOne_reg[0]_0\,
      I2 => p_1_in(5),
      I3 => writeRowCount_reg(4),
      I4 => p_1_in(4),
      O => writeNextValidLine1_i_8_n_0
    );
writeNextValidLine1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B2ABF2A"
    )
        port map (
      I0 => writeRowCount_reg(3),
      I1 => \writeNextPlusOne_reg[0]_0\,
      I2 => p_1_in(3),
      I3 => writeRowCount_reg(2),
      I4 => p_1_in(2),
      O => writeNextValidLine1_i_9_n_0
    );
\writeOutputLine[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => writeOutputLine_reg(0),
      O => \p_0_in__3\(0)
    );
\writeOutputLine[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => writeOutputLine_reg(9),
      I1 => writeOutputLine_reg(6),
      I2 => \writeOutputLine[10]_i_2_n_0\,
      I3 => writeOutputLine_reg(7),
      I4 => writeOutputLine_reg(8),
      I5 => writeOutputLine_reg(10),
      O => \p_0_in__3\(10)
    );
\writeOutputLine[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => writeOutputLine_reg(5),
      I1 => writeOutputLine_reg(2),
      I2 => writeOutputLine_reg(1),
      I3 => writeOutputLine_reg(0),
      I4 => writeOutputLine_reg(3),
      I5 => writeOutputLine_reg(4),
      O => \writeOutputLine[10]_i_2_n_0\
    );
\writeOutputLine[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => writeOutputLine_reg(0),
      I1 => writeOutputLine_reg(1),
      O => \p_0_in__3\(1)
    );
\writeOutputLine[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => writeOutputLine_reg(0),
      I1 => writeOutputLine_reg(1),
      I2 => writeOutputLine_reg(2),
      O => \p_0_in__3\(2)
    );
\writeOutputLine[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => writeOutputLine_reg(2),
      I1 => writeOutputLine_reg(1),
      I2 => writeOutputLine_reg(0),
      I3 => writeOutputLine_reg(3),
      O => \p_0_in__3\(3)
    );
\writeOutputLine[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => writeOutputLine_reg(3),
      I1 => writeOutputLine_reg(0),
      I2 => writeOutputLine_reg(1),
      I3 => writeOutputLine_reg(2),
      I4 => writeOutputLine_reg(4),
      O => \p_0_in__3\(4)
    );
\writeOutputLine[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => writeOutputLine_reg(2),
      I1 => writeOutputLine_reg(1),
      I2 => writeOutputLine_reg(0),
      I3 => writeOutputLine_reg(3),
      I4 => writeOutputLine_reg(4),
      I5 => writeOutputLine_reg(5),
      O => \p_0_in__3\(5)
    );
\writeOutputLine[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \writeOutputLine[10]_i_2_n_0\,
      I1 => writeOutputLine_reg(6),
      O => \p_0_in__3\(6)
    );
\writeOutputLine[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \writeOutputLine[10]_i_2_n_0\,
      I1 => writeOutputLine_reg(6),
      I2 => writeOutputLine_reg(7),
      O => \p_0_in__3\(7)
    );
\writeOutputLine[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => writeOutputLine_reg(6),
      I1 => \writeOutputLine[10]_i_2_n_0\,
      I2 => writeOutputLine_reg(7),
      I3 => writeOutputLine_reg(8),
      O => \p_0_in__3\(8)
    );
\writeOutputLine[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => writeOutputLine_reg(8),
      I1 => writeOutputLine_reg(7),
      I2 => \writeOutputLine[10]_i_2_n_0\,
      I3 => writeOutputLine_reg(6),
      I4 => writeOutputLine_reg(9),
      O => \p_0_in__3\(9)
    );
\writeOutputLine_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(0),
      Q => writeOutputLine_reg(0)
    );
\writeOutputLine_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(10),
      Q => writeOutputLine_reg(10)
    );
\writeOutputLine_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(1),
      Q => writeOutputLine_reg(1)
    );
\writeOutputLine_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(2),
      Q => writeOutputLine_reg(2)
    );
\writeOutputLine_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(3),
      Q => writeOutputLine_reg(3)
    );
\writeOutputLine_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(4),
      Q => writeOutputLine_reg(4)
    );
\writeOutputLine_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(5),
      Q => writeOutputLine_reg(5)
    );
\writeOutputLine_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(6),
      Q => writeOutputLine_reg(6)
    );
\writeOutputLine_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(7),
      Q => writeOutputLine_reg(7)
    );
\writeOutputLine_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(8),
      Q => writeOutputLine_reg(8)
    );
\writeOutputLine_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \^e\(0),
      CLR => \^state_5_reg\(0),
      D => \p_0_in__3\(9),
      Q => writeOutputLine_reg(9)
    );
\writeRowCount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => writeRowCount_reg(0),
      O => \p_0_in__1\(0)
    );
\writeRowCount[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => writeRowCount_reg(9),
      I1 => writeRowCount_reg(8),
      I2 => writeRowCount_reg(7),
      I3 => \writeRowCount[10]_i_3_n_0\,
      I4 => writeRowCount_reg(6),
      I5 => writeRowCount_reg(10),
      O => \p_0_in__1\(10)
    );
\writeRowCount[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => writeRowCount_reg(2),
      I1 => writeRowCount_reg(0),
      I2 => \^q\(0),
      I3 => writeRowCount_reg(3),
      I4 => writeRowCount_reg(4),
      I5 => writeRowCount_reg(5),
      O => \writeRowCount[10]_i_3_n_0\
    );
\writeRowCount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => writeRowCount_reg(0),
      I1 => \^q\(0),
      O => \p_0_in__1\(1)
    );
\writeRowCount[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => writeRowCount_reg(0),
      I2 => writeRowCount_reg(2),
      O => \p_0_in__1\(2)
    );
\writeRowCount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => writeRowCount_reg(2),
      I1 => writeRowCount_reg(0),
      I2 => \^q\(0),
      I3 => writeRowCount_reg(3),
      O => \p_0_in__1\(3)
    );
\writeRowCount[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => writeRowCount_reg(3),
      I1 => \^q\(0),
      I2 => writeRowCount_reg(0),
      I3 => writeRowCount_reg(2),
      I4 => writeRowCount_reg(4),
      O => \p_0_in__1\(4)
    );
\writeRowCount[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => writeRowCount_reg(2),
      I1 => writeRowCount_reg(0),
      I2 => \^q\(0),
      I3 => writeRowCount_reg(3),
      I4 => writeRowCount_reg(4),
      I5 => writeRowCount_reg(5),
      O => \p_0_in__1\(5)
    );
\writeRowCount[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => writeRowCount_reg(5),
      I1 => writeRowCount_reg(4),
      I2 => writeRowCount_reg(3),
      I3 => \writeRowCount[6]_i_2_n_0\,
      I4 => writeRowCount_reg(2),
      I5 => writeRowCount_reg(6),
      O => \p_0_in__1\(6)
    );
\writeRowCount[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => writeRowCount_reg(0),
      I1 => \^q\(0),
      O => \writeRowCount[6]_i_2_n_0\
    );
\writeRowCount[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => writeRowCount_reg(6),
      I1 => \writeRowCount[10]_i_3_n_0\,
      I2 => writeRowCount_reg(7),
      O => \p_0_in__1\(7)
    );
\writeRowCount[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => writeRowCount_reg(7),
      I1 => \writeRowCount[10]_i_3_n_0\,
      I2 => writeRowCount_reg(6),
      I3 => writeRowCount_reg(8),
      O => \p_0_in__1\(8)
    );
\writeRowCount[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => writeRowCount_reg(6),
      I1 => \writeRowCount[10]_i_3_n_0\,
      I2 => writeRowCount_reg(7),
      I3 => writeRowCount_reg(8),
      I4 => writeRowCount_reg(9),
      O => \p_0_in__1\(9)
    );
\writeRowCount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(0),
      Q => writeRowCount_reg(0)
    );
\writeRowCount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(10),
      Q => writeRowCount_reg(10)
    );
\writeRowCount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(1),
      Q => \^q\(0)
    );
\writeRowCount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(2),
      Q => writeRowCount_reg(2)
    );
\writeRowCount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(3),
      Q => writeRowCount_reg(3)
    );
\writeRowCount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(4),
      Q => writeRowCount_reg(4)
    );
\writeRowCount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(5),
      Q => writeRowCount_reg(5)
    );
\writeRowCount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(6),
      Q => writeRowCount_reg(6)
    );
\writeRowCount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(7),
      Q => writeRowCount_reg(7)
    );
\writeRowCount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(8),
      Q => writeRowCount_reg(8)
    );
\writeRowCount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => ramRB_n_6,
      CLR => \^state_5_reg\(0),
      D => \p_0_in__1\(9),
      Q => writeRowCount_reg(9)
    );
\writeState[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => discardCountReg(2),
      I1 => discardCountReg(1),
      I2 => discardCountReg(0),
      O => \writeState[1]_i_10_n_0\
    );
\writeState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D555555"
    )
        port map (
      I0 => \^writestate_reg[0]_0\,
      I1 => \writeSelect_reg[0]\,
      I2 => discardCountReg(7),
      I3 => \writeState[1]_i_9_n_0\,
      I4 => \writeState[1]_i_10_n_0\,
      I5 => \^writestate_reg[1]_0\,
      O => \^writestate_reg[0]_1\
    );
\writeState[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => writeRowCount_reg(10),
      I1 => writeRowCount_reg(9),
      O => \writeState[1]_i_5_n_0\
    );
\writeState[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => writeRowCount_reg(7),
      I1 => writeRowCount_reg(8),
      I2 => writeRowCount_reg(6),
      O => \writeState[1]_i_6_n_0\
    );
\writeState[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => writeRowCount_reg(5),
      I1 => writeRowCount_reg(4),
      I2 => writeRowCount_reg(3),
      O => \writeState[1]_i_7_n_0\
    );
\writeState[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => writeRowCount_reg(0),
      I2 => writeRowCount_reg(2),
      O => \writeState[1]_i_8_n_0\
    );
\writeState[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => discardCountReg(6),
      I1 => discardCountReg(5),
      I2 => discardCountReg(4),
      I3 => discardCountReg(3),
      O => \writeState[1]_i_9_n_0\
    );
\writeState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => ramRB_n_12,
      Q => \^writestate_reg[0]_0\
    );
\writeState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^state_5_reg\(0),
      D => ramRB_n_11,
      Q => \^writestate_reg[1]_0\
    );
\writeState_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^writerowcount_reg[10]_0\(0),
      CO(2) => \writeState_reg[1]_i_3_n_1\,
      CO(1) => \writeState_reg[1]_i_3_n_2\,
      CO(0) => \writeState_reg[1]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_writeState_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \writeState[1]_i_5_n_0\,
      S(2) => \writeState[1]_i_6_n_0\,
      S(1) => \writeState[1]_i_7_n_0\,
      S(0) => \writeState[1]_i_8_n_0\
    );
\xBlend_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(0),
      Q => xBlend(0)
    );
\xBlend_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(1),
      Q => xBlend(1)
    );
\xBlend_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(2),
      Q => xBlend(2)
    );
\xBlend_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(3),
      Q => xBlend(3)
    );
\xBlend_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(4),
      Q => xBlend(4)
    );
\xBlend_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(5),
      Q => xBlend(5)
    );
\xBlend_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(6),
      Q => xBlend(6)
    );
\xBlend_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(7),
      Q => xBlend(7)
    );
xScaleAmount1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000001100000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_xScaleAmount1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11) => xScaleAmount1_i_1_n_0,
      B(10) => xScaleAmount1_i_2_n_0,
      B(9) => xScaleAmount1_i_3_n_0,
      B(8) => xScaleAmount1_i_4_n_0,
      B(7) => xScaleAmount1_i_5_n_0,
      B(6) => xScaleAmount1_i_6_n_0,
      B(5) => xScaleAmount1_i_7_n_0,
      B(4) => xScaleAmount1_i_8_n_0,
      B(3) => xScaleAmount1_i_9_n_0,
      B(2) => xScaleAmount1_i_10_n_0,
      B(1) => xScaleAmount1_i_11_n_0,
      B(0) => xScaleAmount1_i_12_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_xScaleAmount1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_xScaleAmount1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_xScaleAmount1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_xScaleAmount1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_xScaleAmount1_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_xScaleAmount1_P_UNCONNECTED(47 downto 30),
      P(29) => xScaleAmount1_n_76,
      P(28) => xScaleAmount1_n_77,
      P(27) => xScaleAmount1_n_78,
      P(26) => xScaleAmount1_n_79,
      P(25) => xScaleAmount1_n_80,
      P(24) => xScaleAmount1_n_81,
      P(23) => xScaleAmount1_n_82,
      P(22) => xScaleAmount1_n_83,
      P(21) => xScaleAmount1_n_84,
      P(20) => xScaleAmount1_n_85,
      P(19) => xScaleAmount1_n_86,
      P(18) => xScaleAmount1_n_87,
      P(17) => xScaleAmount1_n_88,
      P(16) => xScaleAmount1_n_89,
      P(15) => xScaleAmount1_n_90,
      P(14) => xScaleAmount1_n_91,
      P(13) => xScaleAmount1_n_92,
      P(12) => xScaleAmount1_n_93,
      P(11) => xScaleAmount1_n_94,
      P(10) => xScaleAmount1_n_95,
      P(9) => xScaleAmount1_n_96,
      P(8) => xScaleAmount1_n_97,
      P(7) => xScaleAmount1_n_98,
      P(6) => xScaleAmount1_n_99,
      P(5) => xScaleAmount1_n_100,
      P(4) => xScaleAmount1_n_101,
      P(3) => xScaleAmount1_n_102,
      P(2) => xScaleAmount1_n_103,
      P(1) => xScaleAmount1_n_104,
      P(0) => xScaleAmount1_n_105,
      PATTERNBDETECT => NLW_xScaleAmount1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_xScaleAmount1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_xScaleAmount1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_xScaleAmount1_UNDERFLOW_UNCONNECTED
    );
xScaleAmount1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => outputColumn_reg(10),
      I1 => outputColumn_reg(8),
      I2 => outputColumn_reg(6),
      I3 => xScaleAmount1_i_13_n_0,
      I4 => outputColumn_reg(7),
      I5 => outputColumn_reg(9),
      O => xScaleAmount1_i_1_n_0
    );
xScaleAmount1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outputColumn_reg(0),
      I1 => outputColumn_reg(1),
      I2 => outputColumn_reg(2),
      O => xScaleAmount1_i_10_n_0
    );
xScaleAmount1_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outputColumn_reg(1),
      I1 => outputColumn_reg(0),
      O => xScaleAmount1_i_11_n_0
    );
xScaleAmount1_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => outputColumn_reg(0),
      O => xScaleAmount1_i_12_n_0
    );
xScaleAmount1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => outputColumn_reg(5),
      I1 => outputColumn_reg(3),
      I2 => outputColumn_reg(1),
      I3 => outputColumn_reg(0),
      I4 => outputColumn_reg(2),
      I5 => outputColumn_reg(4),
      O => xScaleAmount1_i_13_n_0
    );
xScaleAmount1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => outputColumn_reg(8),
      I1 => outputColumn_reg(6),
      I2 => xScaleAmount1_i_13_n_0,
      I3 => outputColumn_reg(7),
      I4 => outputColumn_reg(9),
      I5 => outputColumn_reg(10),
      O => xScaleAmount1_i_2_n_0
    );
xScaleAmount1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => outputColumn_reg(9),
      I1 => outputColumn_reg(7),
      I2 => xScaleAmount1_i_13_n_0,
      I3 => outputColumn_reg(6),
      I4 => outputColumn_reg(8),
      O => xScaleAmount1_i_3_n_0
    );
xScaleAmount1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => outputColumn_reg(6),
      I1 => xScaleAmount1_i_13_n_0,
      I2 => outputColumn_reg(7),
      I3 => outputColumn_reg(8),
      O => xScaleAmount1_i_4_n_0
    );
xScaleAmount1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => outputColumn_reg(7),
      I1 => xScaleAmount1_i_13_n_0,
      I2 => outputColumn_reg(6),
      O => xScaleAmount1_i_5_n_0
    );
xScaleAmount1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xScaleAmount1_i_13_n_0,
      I1 => outputColumn_reg(6),
      O => xScaleAmount1_i_6_n_0
    );
xScaleAmount1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => outputColumn_reg(5),
      I1 => outputColumn_reg(3),
      I2 => outputColumn_reg(1),
      I3 => outputColumn_reg(0),
      I4 => outputColumn_reg(2),
      I5 => outputColumn_reg(4),
      O => xScaleAmount1_i_7_n_0
    );
xScaleAmount1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => outputColumn_reg(2),
      I1 => outputColumn_reg(0),
      I2 => outputColumn_reg(1),
      I3 => outputColumn_reg(3),
      I4 => outputColumn_reg(4),
      O => xScaleAmount1_i_8_n_0
    );
xScaleAmount1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => outputColumn_reg(3),
      I1 => outputColumn_reg(1),
      I2 => outputColumn_reg(0),
      I3 => outputColumn_reg(2),
      O => xScaleAmount1_i_9_n_0
    );
\xScaleAmount[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_95,
      O => \xScaleAmount[10]_i_1_n_0\
    );
\xScaleAmount[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_94,
      O => \xScaleAmount[11]_i_1_n_0\
    );
\xScaleAmount[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_93,
      O => \xScaleAmount[12]_i_1_n_0\
    );
\xScaleAmount[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_92,
      O => \xScaleAmount[13]_i_1_n_0\
    );
\xScaleAmount[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_91,
      O => \xScaleAmount[14]_i_1_n_0\
    );
\xScaleAmount[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_90,
      O => \xScaleAmount[15]_i_1_n_0\
    );
\xScaleAmount[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_89,
      O => \xScaleAmount[16]_i_1_n_0\
    );
\xScaleAmount[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_88,
      O => \xScaleAmount[17]_i_1_n_0\
    );
\xScaleAmount[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_87,
      O => \xScaleAmount[18]_i_1_n_0\
    );
\xScaleAmount[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_86,
      O => \xScaleAmount[19]_i_1_n_0\
    );
\xScaleAmount[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_85,
      O => \xScaleAmount[20]_i_1_n_0\
    );
\xScaleAmount[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_84,
      O => \xScaleAmount[21]_i_1_n_0\
    );
\xScaleAmount[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_83,
      O => \xScaleAmount[22]_i_1_n_0\
    );
\xScaleAmount[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_82,
      O => \xScaleAmount[23]_i_1_n_0\
    );
\xScaleAmount[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => outputLine1,
      I1 => \^outputcolumn_reg[10]_0\(0),
      I2 => \^lineswitchoutputdisable\,
      I3 => \^readstate\,
      O => \xScaleAmount[24]_i_1_n_0\
    );
\xScaleAmount[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_81,
      O => \xScaleAmount[24]_i_2_n_0\
    );
\xScaleAmount[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outputColumn_reg(10),
      I1 => outputColumn_reg(9),
      O => \xScaleAmount[24]_i_5_n_0\
    );
\xScaleAmount[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => outputColumn_reg(8),
      I1 => outputColumn_reg(7),
      I2 => outputColumn_reg(6),
      O => \xScaleAmount[24]_i_6_n_0\
    );
\xScaleAmount[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => outputColumn_reg(5),
      I1 => outputColumn_reg(4),
      I2 => outputColumn_reg(3),
      O => \xScaleAmount[24]_i_7_n_0\
    );
\xScaleAmount[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => outputColumn_reg(1),
      I1 => outputColumn_reg(2),
      I2 => outputColumn_reg(0),
      O => \xScaleAmount[24]_i_8_n_0\
    );
\xScaleAmount[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_99,
      O => \xScaleAmount[6]_i_1_n_0\
    );
\xScaleAmount[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_98,
      O => \xScaleAmount[7]_i_1_n_0\
    );
\xScaleAmount[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_97,
      O => \xScaleAmount[8]_i_1_n_0\
    );
\xScaleAmount[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^outputcolumn_reg[10]_0\(0),
      I1 => \^readstate\,
      I2 => xScaleAmount1_n_96,
      O => \xScaleAmount[9]_i_1_n_0\
    );
\xScaleAmount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[10]_i_1_n_0\,
      Q => p_0_in(4)
    );
\xScaleAmount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[11]_i_1_n_0\,
      Q => p_0_in(5)
    );
\xScaleAmount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[12]_i_1_n_0\,
      Q => p_0_in(6)
    );
\xScaleAmount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[13]_i_1_n_0\,
      Q => p_0_in(7)
    );
\xScaleAmount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[14]_i_1_n_0\,
      Q => xPixLow(0)
    );
\xScaleAmount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[15]_i_1_n_0\,
      Q => xPixLow(1)
    );
\xScaleAmount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[16]_i_1_n_0\,
      Q => xPixLow(2)
    );
\xScaleAmount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[17]_i_1_n_0\,
      Q => xPixLow(3)
    );
\xScaleAmount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[18]_i_1_n_0\,
      Q => xPixLow(4)
    );
\xScaleAmount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[19]_i_1_n_0\,
      Q => xPixLow(5)
    );
\xScaleAmount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[20]_i_1_n_0\,
      Q => xPixLow(6)
    );
\xScaleAmount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[21]_i_1_n_0\,
      Q => xPixLow(7)
    );
\xScaleAmount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[22]_i_1_n_0\,
      Q => xPixLow(8)
    );
\xScaleAmount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[23]_i_1_n_0\,
      Q => xPixLow(9)
    );
\xScaleAmount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[24]_i_2_n_0\,
      Q => xPixLow(10)
    );
\xScaleAmount_reg[24]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^outputcolumn_reg[10]_0\(0),
      CO(2) => \xScaleAmount_reg[24]_i_4_n_1\,
      CO(1) => \xScaleAmount_reg[24]_i_4_n_2\,
      CO(0) => \xScaleAmount_reg[24]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_xScaleAmount_reg[24]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \xScaleAmount[24]_i_5_n_0\,
      S(2) => \xScaleAmount[24]_i_6_n_0\,
      S(1) => \xScaleAmount[24]_i_7_n_0\,
      S(0) => \xScaleAmount[24]_i_8_n_0\
    );
\xScaleAmount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[6]_i_1_n_0\,
      Q => p_0_in(0)
    );
\xScaleAmount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[7]_i_1_n_0\,
      Q => p_0_in(1)
    );
\xScaleAmount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[8]_i_1_n_0\,
      Q => p_0_in(2)
    );
\xScaleAmount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \xScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \xScaleAmount[9]_i_1_n_0\,
      Q => p_0_in(3)
    );
yScaleAmountNext0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000001100000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_yScaleAmountNext0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11 downto 0) => B(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_yScaleAmountNext0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_yScaleAmountNext0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_yScaleAmountNext0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_yScaleAmountNext0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_yScaleAmountNext0_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_yScaleAmountNext0_P_UNCONNECTED(47 downto 25),
      P(24) => yScaleAmountNext0_n_81,
      P(23) => yScaleAmountNext0_n_82,
      P(22) => yScaleAmountNext0_n_83,
      P(21) => yScaleAmountNext0_n_84,
      P(20) => yScaleAmountNext0_n_85,
      P(19) => yScaleAmountNext0_n_86,
      P(18) => yScaleAmountNext0_n_87,
      P(17) => yScaleAmountNext0_n_88,
      P(16) => yScaleAmountNext0_n_89,
      P(15) => yScaleAmountNext0_n_90,
      P(14) => yScaleAmountNext0_n_91,
      P(13) => yScaleAmountNext0_n_92,
      P(12) => yScaleAmountNext0_n_93,
      P(11) => yScaleAmountNext0_n_94,
      P(10) => yScaleAmountNext0_n_95,
      P(9) => yScaleAmountNext0_n_96,
      P(8) => yScaleAmountNext0_n_97,
      P(7) => yScaleAmountNext0_n_98,
      P(6) => yScaleAmountNext0_n_99,
      P(5) => yScaleAmountNext0_n_100,
      P(4) => yScaleAmountNext0_n_101,
      P(3) => yScaleAmountNext0_n_102,
      P(2) => yScaleAmountNext0_n_103,
      P(1) => yScaleAmountNext0_n_104,
      P(0) => yScaleAmountNext0_n_105,
      PATTERNBDETECT => NLW_yScaleAmountNext0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_yScaleAmountNext0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_yScaleAmountNext0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_yScaleAmountNext0_UNDERFLOW_UNCONNECTED
    );
yScaleAmountNext0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => outputLine_reg(10),
      I1 => outputLine_reg(8),
      I2 => outputLine_reg(7),
      I3 => yScaleAmountNext0_i_13_n_0,
      I4 => outputLine_reg(6),
      I5 => outputLine_reg(9),
      O => B(11)
    );
yScaleAmountNext0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outputLine_reg(0),
      I1 => outputLine_reg(1),
      I2 => outputLine_reg(2),
      O => B(2)
    );
yScaleAmountNext0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outputLine_reg(0),
      I1 => outputLine_reg(1),
      O => B(1)
    );
yScaleAmountNext0_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => outputLine_reg(0),
      O => B(0)
    );
yScaleAmountNext0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => outputLine_reg(5),
      I1 => outputLine_reg(2),
      I2 => outputLine_reg(1),
      I3 => outputLine_reg(0),
      I4 => outputLine_reg(3),
      I5 => outputLine_reg(4),
      O => yScaleAmountNext0_i_13_n_0
    );
yScaleAmountNext0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => outputLine_reg(8),
      I1 => outputLine_reg(7),
      I2 => yScaleAmountNext0_i_13_n_0,
      I3 => outputLine_reg(6),
      I4 => outputLine_reg(9),
      I5 => outputLine_reg(10),
      O => B(10)
    );
yScaleAmountNext0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => outputLine_reg(6),
      I1 => yScaleAmountNext0_i_13_n_0,
      I2 => outputLine_reg(7),
      I3 => outputLine_reg(8),
      I4 => outputLine_reg(9),
      O => B(9)
    );
yScaleAmountNext0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => outputLine_reg(7),
      I1 => yScaleAmountNext0_i_13_n_0,
      I2 => outputLine_reg(6),
      I3 => outputLine_reg(8),
      O => B(8)
    );
yScaleAmountNext0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => outputLine_reg(6),
      I1 => yScaleAmountNext0_i_13_n_0,
      I2 => outputLine_reg(7),
      O => B(7)
    );
yScaleAmountNext0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => yScaleAmountNext0_i_13_n_0,
      I1 => outputLine_reg(6),
      O => B(6)
    );
yScaleAmountNext0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => outputLine_reg(2),
      I1 => outputLine_reg(1),
      I2 => outputLine_reg(0),
      I3 => outputLine_reg(3),
      I4 => outputLine_reg(4),
      I5 => outputLine_reg(5),
      O => B(5)
    );
yScaleAmountNext0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => outputLine_reg(3),
      I1 => outputLine_reg(0),
      I2 => outputLine_reg(1),
      I3 => outputLine_reg(2),
      I4 => outputLine_reg(4),
      O => B(4)
    );
yScaleAmountNext0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => outputLine_reg(2),
      I1 => outputLine_reg(1),
      I2 => outputLine_reg(0),
      I3 => outputLine_reg(3),
      O => B(3)
    );
\yScaleAmount[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_95,
      I2 => \^readstate\,
      O => \yScaleAmount[10]_i_1_n_0\
    );
\yScaleAmount[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_94,
      I2 => \^readstate\,
      O => \yScaleAmount[11]_i_1_n_0\
    );
\yScaleAmount[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_93,
      I2 => \^readstate\,
      O => \yScaleAmount[12]_i_1_n_0\
    );
\yScaleAmount[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_92,
      I2 => \^readstate\,
      O => \yScaleAmount[13]_i_1_n_0\
    );
\yScaleAmount[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_91,
      O => \yScaleAmount[14]_i_1_n_0\
    );
\yScaleAmount[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_90,
      O => \yScaleAmount[15]_i_1_n_0\
    );
\yScaleAmount[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_89,
      O => \yScaleAmount[16]_i_1_n_0\
    );
\yScaleAmount[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_88,
      O => \yScaleAmount[17]_i_1_n_0\
    );
\yScaleAmount[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_87,
      O => \yScaleAmount[18]_i_1_n_0\
    );
\yScaleAmount[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_86,
      O => \yScaleAmount[19]_i_1_n_0\
    );
\yScaleAmount[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_85,
      O => \yScaleAmount[20]_i_1_n_0\
    );
\yScaleAmount[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_84,
      O => \yScaleAmount[21]_i_1_n_0\
    );
\yScaleAmount[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_83,
      O => \yScaleAmount[22]_i_1_n_0\
    );
\yScaleAmount[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_82,
      O => \yScaleAmount[23]_i_1_n_0\
    );
\yScaleAmount[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^doutvalidint_reg_1\,
      I1 => \^readstate\,
      O => \yScaleAmount[24]_i_1_n_0\
    );
\yScaleAmount[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^readstate\,
      I1 => \yScaleAmount_reg[6]_0\,
      I2 => yScaleAmountNext0_n_81,
      O => \yScaleAmount[24]_i_2_n_0\
    );
\yScaleAmount[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^doutvalidint_reg_0\,
      I1 => nextDout0,
      I2 => \^outputcolumn_reg[10]_0\(0),
      O => \^doutvalidint_reg_1\
    );
\yScaleAmount[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_99,
      I2 => \^readstate\,
      O => \yScaleAmount[6]_i_1_n_0\
    );
\yScaleAmount[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_98,
      I2 => \^readstate\,
      O => \yScaleAmount[7]_i_1_n_0\
    );
\yScaleAmount[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_97,
      I2 => \^readstate\,
      O => \yScaleAmount[8]_i_1_n_0\
    );
\yScaleAmount[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \yScaleAmount_reg[6]_0\,
      I1 => yScaleAmountNext0_n_96,
      I2 => \^readstate\,
      O => \yScaleAmount[9]_i_1_n_0\
    );
\yScaleAmount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[10]_i_1_n_0\,
      Q => \yScaleAmount_reg_n_0_[10]\
    );
\yScaleAmount_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[11]_i_1_n_0\,
      Q => \yScaleAmount_reg_n_0_[11]\
    );
\yScaleAmount_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[12]_i_1_n_0\,
      Q => \yScaleAmount_reg_n_0_[12]\
    );
\yScaleAmount_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[13]_i_1_n_0\,
      Q => \yScaleAmount_reg_n_0_[13]\
    );
\yScaleAmount_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[14]_i_1_n_0\,
      Q => yPixLow(0)
    );
\yScaleAmount_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[15]_i_1_n_0\,
      Q => yPixLow(1)
    );
\yScaleAmount_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[16]_i_1_n_0\,
      Q => yPixLow(2)
    );
\yScaleAmount_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[17]_i_1_n_0\,
      Q => yPixLow(3)
    );
\yScaleAmount_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[18]_i_1_n_0\,
      Q => yPixLow(4)
    );
\yScaleAmount_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[19]_i_1_n_0\,
      Q => yPixLow(5)
    );
\yScaleAmount_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[20]_i_1_n_0\,
      Q => yPixLow(6)
    );
\yScaleAmount_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[21]_i_1_n_0\,
      Q => yPixLow(7)
    );
\yScaleAmount_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[22]_i_1_n_0\,
      Q => yPixLow(8)
    );
\yScaleAmount_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[23]_i_1_n_0\,
      Q => yPixLow(9)
    );
\yScaleAmount_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[24]_i_2_n_0\,
      Q => yPixLow(10)
    );
\yScaleAmount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[6]_i_1_n_0\,
      Q => \yScaleAmount_reg_n_0_[6]\
    );
\yScaleAmount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[7]_i_1_n_0\,
      Q => \yScaleAmount_reg_n_0_[7]\
    );
\yScaleAmount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[8]_i_1_n_0\,
      Q => \yScaleAmount_reg_n_0_[8]\
    );
\yScaleAmount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \yScaleAmount[24]_i_1_n_0\,
      CLR => \^state_5_reg\(0),
      D => \yScaleAmount[9]_i_1_n_0\,
      Q => \yScaleAmount_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1_vga is
  port (
    axi_data_out_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    count_in_buf1 : out STD_LOGIC;
    data_valid_out_debug : out STD_LOGIC;
    O81 : out STD_LOGIC;
    state_5_reg_0 : out STD_LOGIC;
    vert_sync : out STD_LOGIC;
    vert_sync_delayed_1_debug : out STD_LOGIC;
    vert_sync_delayed_2_debug : out STD_LOGIC;
    vert_sync_delayed_3_debug : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    vert_sync_delayed_5_debug : out STD_LOGIC;
    \FSM_sequential_trigger_restart_state_reg[1]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBlend_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBlend_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBlend_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xBlend_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xBlend_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xBlend_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBlend_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xBlend_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xBlend_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_buffer_empty_reg__0_0\ : out STD_LOGIC;
    \horiz_pos_reg[10]_0\ : out STD_LOGIC;
    \horiz_pos_reg[8]_0\ : out STD_LOGIC;
    \horiz_pos_reg[7]_0\ : out STD_LOGIC;
    \horiz_pos_reg[9]_0\ : out STD_LOGIC;
    \horiz_pos_reg[5]_0\ : out STD_LOGIC;
    \horiz_pos_reg[6]_0\ : out STD_LOGIC;
    \horiz_pos_reg[4]_0\ : out STD_LOGIC;
    \horiz_pos_reg[3]_0\ : out STD_LOGIC;
    \horiz_pos_reg[2]_0\ : out STD_LOGIC;
    \horiz_pos_reg[0]_0\ : out STD_LOGIC;
    \horiz_pos_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    data_out_debug : out STD_LOGIC_VECTOR ( 23 downto 0 );
    shift_reg_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Data_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    state_5_reg_1 : out STD_LOGIC;
    next_in_debug : out STD_LOGIC;
    address_debug : out STD_LOGIC_VECTOR ( 27 downto 0 );
    blue : out STD_LOGIC_VECTOR ( 4 downto 0 );
    green : out STD_LOGIC_VECTOR ( 5 downto 0 );
    red : out STD_LOGIC_VECTOR ( 4 downto 0 );
    horiz_sync : out STD_LOGIC;
    next_out_debug : out STD_LOGIC;
    ip2bus_inputs : out STD_LOGIC_VECTOR ( 0 to 0 );
    enable_write_async_debug : out STD_LOGIC;
    clk_axi : in STD_LOGIC;
    ip2bus_mstrd_d : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    c64_mode_in : in STD_LOGIC;
    \coeff01_reg[8]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    reset : in STD_LOGIC;
    \yScaleAmount_reg[6]\ : in STD_LOGIC;
    \blend_mult_generate[0].product10_reg[6]\ : in STD_LOGIC;
    \blend_mult_generate[1].product00_reg[19]\ : in STD_LOGIC;
    \writeNextPlusOne_reg[0]\ : in STD_LOGIC;
    ip2bus_otputs : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_vga_tst_c64_0_1_vga : entity is "vga";
end design_1_vga_tst_c64_0_1_vga;

architecture STRUCTURE of design_1_vga_tst_c64_0_1_vga is
  signal \^data_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Data_out0 : STD_LOGIC;
  signal \FSM_onehot_state_shift_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_shift_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_shift_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_sequential_trigger_restart_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_trigger_restart_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_trigger_restart_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_trigger_restart_state_reg[1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal advanceRead1_i_1_n_0 : STD_LOGIC;
  signal advanceRead2_i_1_n_0 : STD_LOGIC;
  signal axi_buffer_empty : STD_LOGIC;
  signal axi_buffer_empty1_reg_srl3_n_0 : STD_LOGIC;
  signal axi_buffer_empty_temp : STD_LOGIC;
  signal buffer_full : STD_LOGIC;
  signal buffer_full_vga_domain_1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of buffer_full_vga_domain_1 : signal is "true";
  signal buffer_full_vga_domain_2 : STD_LOGIC;
  attribute async_reg of buffer_full_vga_domain_2 : signal is "true";
  signal buffer_full_vga_domain_3 : STD_LOGIC;
  attribute async_reg of buffer_full_vga_domain_3 : signal is "true";
  signal c64_mode : STD_LOGIC;
  signal count_till_read0 : STD_LOGIC;
  signal \count_till_read[7]_i_4_n_0\ : STD_LOGIC;
  signal count_till_read_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dOutValidInt1 : STD_LOGIC;
  signal dOutValidInt110_in : STD_LOGIC;
  signal dOutValidInt_i_1_n_0 : STD_LOGIC;
  signal dOutValid_10 : STD_LOGIC;
  signal data_buf_vga_n_0 : STD_LOGIC;
  signal data_buf_vga_n_20 : STD_LOGIC;
  signal data_buf_vga_n_21 : STD_LOGIC;
  signal data_buf_vga_n_22 : STD_LOGIC;
  signal \^data_out_debug\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^data_valid_out_debug\ : STD_LOGIC;
  signal discardInput : STD_LOGIC;
  signal discardInput_i_1_n_0 : STD_LOGIC;
  signal enableNextDin_i_1_n_0 : STD_LOGIC;
  signal fillCount : STD_LOGIC_VECTOR ( 2 to 2 );
  signal forceRead : STD_LOGIC;
  signal forceRead_i_1_n_0 : STD_LOGIC;
  signal \horiz_pos[0]_i_1_n_0\ : STD_LOGIC;
  signal \horiz_pos[10]_i_2_n_0\ : STD_LOGIC;
  signal \horiz_pos[1]_i_1_n_0\ : STD_LOGIC;
  signal \horiz_pos[2]_i_1_n_0\ : STD_LOGIC;
  signal \horiz_pos[3]_i_1_n_0\ : STD_LOGIC;
  signal \horiz_pos[4]_i_1_n_0\ : STD_LOGIC;
  signal \horiz_pos[5]_i_1_n_0\ : STD_LOGIC;
  signal \horiz_pos[6]_i_1_n_0\ : STD_LOGIC;
  signal \horiz_pos[7]_i_1_n_0\ : STD_LOGIC;
  signal \horiz_pos[8]_i_1_n_0\ : STD_LOGIC;
  signal \horiz_pos[9]_i_1_n_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[0]_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[10]_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[1]_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[2]_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[3]_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[4]_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[5]_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[6]_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[7]_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[8]_0\ : STD_LOGIC;
  signal \^horiz_pos_reg[9]_0\ : STD_LOGIC;
  signal lineSwitchOutputDisable : STD_LOGIC;
  signal lineSwitchOutputDisable_i_1_n_0 : STD_LOGIC;
  signal my_fifo_n_1 : STD_LOGIC;
  signal my_fifo_n_10 : STD_LOGIC;
  signal my_fifo_n_11 : STD_LOGIC;
  signal my_fifo_n_12 : STD_LOGIC;
  signal my_fifo_n_18 : STD_LOGIC;
  signal my_fifo_n_19 : STD_LOGIC;
  signal my_fifo_n_20 : STD_LOGIC;
  signal my_fifo_n_21 : STD_LOGIC;
  signal my_fifo_n_22 : STD_LOGIC;
  signal my_fifo_n_23 : STD_LOGIC;
  signal my_fifo_n_24 : STD_LOGIC;
  signal my_fifo_n_3 : STD_LOGIC;
  signal my_fifo_n_5 : STD_LOGIC;
  signal my_fifo_n_7 : STD_LOGIC;
  signal my_fifo_n_8 : STD_LOGIC;
  signal my_fifo_n_9 : STD_LOGIC;
  signal my_read_block_n_80 : STD_LOGIC;
  signal my_read_block_n_81 : STD_LOGIC;
  signal my_read_block_n_82 : STD_LOGIC;
  signal my_read_block_n_83 : STD_LOGIC;
  signal my_read_block_n_84 : STD_LOGIC;
  signal my_read_block_n_85 : STD_LOGIC;
  signal my_read_block_n_86 : STD_LOGIC;
  signal my_read_block_n_87 : STD_LOGIC;
  signal my_read_block_n_88 : STD_LOGIC;
  signal my_read_block_n_89 : STD_LOGIC;
  signal my_read_block_n_90 : STD_LOGIC;
  signal my_read_block_n_91 : STD_LOGIC;
  signal my_read_block_n_92 : STD_LOGIC;
  signal my_read_block_n_93 : STD_LOGIC;
  signal my_read_block_n_94 : STD_LOGIC;
  signal my_read_block_n_95 : STD_LOGIC;
  signal myscaler_n_4 : STD_LOGIC;
  signal myscaler_n_43 : STD_LOGIC;
  signal myscaler_n_45 : STD_LOGIC;
  signal myscaler_n_46 : STD_LOGIC;
  signal myscaler_n_48 : STD_LOGIC;
  signal myscaler_n_5 : STD_LOGIC;
  signal myscaler_n_50 : STD_LOGIC;
  signal myscaler_n_51 : STD_LOGIC;
  signal myscaler_n_53 : STD_LOGIC;
  signal myscaler_n_54 : STD_LOGIC;
  signal myscaler_n_55 : STD_LOGIC;
  signal myscaler_n_56 : STD_LOGIC;
  signal myscaler_n_58 : STD_LOGIC;
  signal myscaler_n_7 : STD_LOGIC;
  signal myscaler_n_8 : STD_LOGIC;
  signal myscaler_n_9 : STD_LOGIC;
  signal nextDout0 : STD_LOGIC;
  signal next_out_debug_INST_0_i_1_n_0 : STD_LOGIC;
  signal next_out_debug_INST_0_i_3_n_0 : STD_LOGIC;
  signal next_out_debug_INST_0_i_4_n_0 : STD_LOGIC;
  signal next_out_debug_INST_0_i_5_n_0 : STD_LOGIC;
  signal outputLine1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in_1 : STD_LOGIC;
  signal readState : STD_LOGIC;
  signal readState_i_1_n_0 : STD_LOGIC;
  signal readyForRead_i_1_n_0 : STD_LOGIC;
  signal \red[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \red[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \restart_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \restart_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \restart_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \restart_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \restart_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \restart_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \restart_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \restart_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \restart_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \restart_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \restart_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \restart_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \restart_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \restart_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \restart_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \restart_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \restart_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \restart_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \restart_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \restart_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \restart_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal scalar_init : STD_LOGIC;
  signal \shift_reg_16_bit[15]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg_16_bit[31]_i_1_n_0\ : STD_LOGIC;
  signal \^shift_reg_debug\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal state_1 : STD_LOGIC;
  attribute async_reg of state_1 : signal is "true";
  signal state_2 : STD_LOGIC;
  attribute async_reg of state_2 : signal is "true";
  signal state_3 : STD_LOGIC;
  attribute async_reg of state_3 : signal is "true";
  signal state_4 : STD_LOGIC;
  attribute async_reg of state_4 : signal is "true";
  signal state_5 : STD_LOGIC;
  attribute async_reg of state_5 : signal is "true";
  signal \^state_5_reg_1\ : STD_LOGIC;
  signal trigger_restart_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal vert_pos_next : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^vert_sync\ : STD_LOGIC;
  signal vert_sync_delayed_1 : STD_LOGIC;
  attribute async_reg of vert_sync_delayed_1 : signal is "true";
  signal vert_sync_delayed_2 : STD_LOGIC;
  attribute async_reg of vert_sync_delayed_2 : signal is "true";
  signal vert_sync_delayed_3 : STD_LOGIC;
  attribute async_reg of vert_sync_delayed_3 : signal is "true";
  signal vert_sync_delayed_4 : STD_LOGIC;
  attribute async_reg of vert_sync_delayed_4 : signal is "true";
  signal vert_sync_delayed_5 : STD_LOGIC;
  attribute async_reg of vert_sync_delayed_5 : signal is "true";
  signal vert_sync_inferred_i_2_n_0 : STD_LOGIC;
  signal write_en : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_shift_reg_reg[0]\ : label is "iSTATE:001,iSTATE0:100,iSTATE1:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_shift_reg_reg[1]\ : label is "iSTATE:001,iSTATE0:100,iSTATE1:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_shift_reg_reg[2]\ : label is "iSTATE:001,iSTATE0:100,iSTATE1:010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_trigger_restart_state[1]_i_2\ : label is "soft_lutpair255";
  attribute FSM_ENCODED_STATES of \FSM_sequential_trigger_restart_state_reg[0]\ : label is "RESTART_STATE_RESTART:10,RESTART_STATE_WAIT:01,RESTART_STATE_END:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_trigger_restart_state_reg[1]\ : label is "RESTART_STATE_RESTART:10,RESTART_STATE_WAIT:01,RESTART_STATE_END:00";
  attribute srl_name : string;
  attribute srl_name of axi_buffer_empty1_reg_srl3 : label is "\inst/axi_buffer_empty1_reg_srl3 ";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of buffer_full_vga_domain_1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of buffer_full_vga_domain_1_reg : label is "yes";
  attribute ASYNC_REG_boolean of buffer_full_vga_domain_2_reg : label is std.standard.true;
  attribute KEEP of buffer_full_vga_domain_2_reg : label is "yes";
  attribute ASYNC_REG_boolean of buffer_full_vga_domain_3_reg : label is std.standard.true;
  attribute KEEP of buffer_full_vga_domain_3_reg : label is "yes";
  attribute SOFT_HLUTNM of \count_till_read[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \count_till_read[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \count_till_read[3]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \count_till_read[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \count_till_read[6]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \count_till_read[7]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \horiz_pos[0]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \horiz_pos[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \horiz_pos[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \horiz_pos[3]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \horiz_pos[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of next_out_debug_INST_0_i_5 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \restart_counter[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \restart_counter[1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \restart_counter[2]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \restart_counter[3]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \restart_counter[6]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \restart_counter[7]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \restart_counter[8]_i_2\ : label is "soft_lutpair254";
  attribute ASYNC_REG_boolean of state_1_reg : label is std.standard.true;
  attribute KEEP of state_1_reg : label is "yes";
  attribute ASYNC_REG_boolean of state_2_reg : label is std.standard.true;
  attribute KEEP of state_2_reg : label is "yes";
  attribute ASYNC_REG_boolean of state_3_reg : label is std.standard.true;
  attribute KEEP of state_3_reg : label is "yes";
  attribute ASYNC_REG_boolean of state_4_reg : label is std.standard.true;
  attribute KEEP of state_4_reg : label is "yes";
  attribute ASYNC_REG_boolean of state_5_reg : label is std.standard.true;
  attribute KEEP of state_5_reg : label is "yes";
  attribute SOFT_HLUTNM of \vert_pos[10]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \vert_pos[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \vert_pos[2]_i_1\ : label is "soft_lutpair247";
  attribute ASYNC_REG_boolean of vert_sync_delayed_1_reg : label is std.standard.true;
  attribute KEEP of vert_sync_delayed_1_reg : label is "yes";
  attribute ASYNC_REG_boolean of vert_sync_delayed_2_reg : label is std.standard.true;
  attribute KEEP of vert_sync_delayed_2_reg : label is "yes";
  attribute ASYNC_REG_boolean of vert_sync_delayed_3_reg : label is std.standard.true;
  attribute KEEP of vert_sync_delayed_3_reg : label is "yes";
  attribute ASYNC_REG_boolean of vert_sync_delayed_4_reg : label is std.standard.true;
  attribute KEEP of vert_sync_delayed_4_reg : label is "yes";
  attribute ASYNC_REG_boolean of vert_sync_delayed_5_reg : label is std.standard.true;
  attribute KEEP of vert_sync_delayed_5_reg : label is "yes";
  attribute SOFT_HLUTNM of vert_sync_inferred_i_2 : label is "soft_lutpair252";
begin
  Data_out(15 downto 0) <= \^data_out\(15 downto 0);
  \FSM_sequential_trigger_restart_state_reg[1]_0\ <= \^fsm_sequential_trigger_restart_state_reg[1]_0\;
  Q(10 downto 0) <= \^q\(10 downto 0);
  data_out_debug(23 downto 0) <= \^data_out_debug\(23 downto 0);
  data_valid_out_debug <= \^data_valid_out_debug\;
  \horiz_pos_reg[0]_0\ <= \^horiz_pos_reg[0]_0\;
  \horiz_pos_reg[10]_0\ <= \^horiz_pos_reg[10]_0\;
  \horiz_pos_reg[1]_0\ <= \^horiz_pos_reg[1]_0\;
  \horiz_pos_reg[2]_0\ <= \^horiz_pos_reg[2]_0\;
  \horiz_pos_reg[3]_0\ <= \^horiz_pos_reg[3]_0\;
  \horiz_pos_reg[4]_0\ <= \^horiz_pos_reg[4]_0\;
  \horiz_pos_reg[5]_0\ <= \^horiz_pos_reg[5]_0\;
  \horiz_pos_reg[6]_0\ <= \^horiz_pos_reg[6]_0\;
  \horiz_pos_reg[7]_0\ <= \^horiz_pos_reg[7]_0\;
  \horiz_pos_reg[8]_0\ <= \^horiz_pos_reg[8]_0\;
  \horiz_pos_reg[9]_0\ <= \^horiz_pos_reg[9]_0\;
  \out\ <= vert_sync_delayed_4;
  shift_reg_debug(31 downto 0) <= \^shift_reg_debug\(31 downto 0);
  state_5_reg_1 <= \^state_5_reg_1\;
  vert_sync <= \^vert_sync\;
  vert_sync_delayed_1_debug <= vert_sync_delayed_1;
  vert_sync_delayed_2_debug <= vert_sync_delayed_2;
  vert_sync_delayed_3_debug <= vert_sync_delayed_3;
  vert_sync_delayed_5_debug <= vert_sync_delayed_5;
\FSM_onehot_state_shift_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => buffer_full,
      I1 => \FSM_onehot_state_shift_reg_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_shift_reg_reg_n_0_[0]\,
      O => \FSM_onehot_state_shift_reg[0]_i_1_n_0\
    );
\FSM_onehot_state_shift_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AAFC"
    )
        port map (
      I0 => \FSM_onehot_state_shift_reg_reg_n_0_[1]\,
      I1 => p_1_in_1,
      I2 => \FSM_onehot_state_shift_reg_reg_n_0_[0]\,
      I3 => buffer_full,
      I4 => axi_buffer_empty,
      O => \FSM_onehot_state_shift_reg[1]_i_1_n_0\
    );
\FSM_onehot_state_shift_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E4E0"
    )
        port map (
      I0 => buffer_full,
      I1 => axi_buffer_empty,
      I2 => p_1_in_1,
      I3 => \FSM_onehot_state_shift_reg_reg_n_0_[0]\,
      O => \FSM_onehot_state_shift_reg[2]_i_1_n_0\
    );
\FSM_onehot_state_shift_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_axi,
      CE => '1',
      D => \FSM_onehot_state_shift_reg[0]_i_1_n_0\,
      Q => \FSM_onehot_state_shift_reg_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_state_shift_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_axi,
      CE => '1',
      D => \FSM_onehot_state_shift_reg[1]_i_1_n_0\,
      Q => \FSM_onehot_state_shift_reg_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_state_shift_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_axi,
      CE => '1',
      D => \FSM_onehot_state_shift_reg[2]_i_1_n_0\,
      Q => p_1_in_1,
      R => '0'
    );
\FSM_sequential_trigger_restart_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F707"
    )
        port map (
      I0 => vert_sync_delayed_5,
      I1 => vert_sync_delayed_4,
      I2 => trigger_restart_state(1),
      I3 => trigger_restart_state(0),
      O => \FSM_sequential_trigger_restart_state[0]_i_1_n_0\
    );
\FSM_sequential_trigger_restart_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC0AA00"
    )
        port map (
      I0 => \FSM_sequential_trigger_restart_state[1]_i_2_n_0\,
      I1 => vert_sync_delayed_4,
      I2 => vert_sync_delayed_5,
      I3 => trigger_restart_state(1),
      I4 => trigger_restart_state(0),
      O => \FSM_sequential_trigger_restart_state[1]_i_1_n_0\
    );
\FSM_sequential_trigger_restart_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \restart_counter_reg_n_0_[8]\,
      I1 => \restart_counter_reg_n_0_[7]\,
      I2 => \restart_counter[8]_i_3_n_0\,
      I3 => \restart_counter_reg_n_0_[6]\,
      O => \FSM_sequential_trigger_restart_state[1]_i_2_n_0\
    );
\FSM_sequential_trigger_restart_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_axi,
      CE => '1',
      D => \FSM_sequential_trigger_restart_state[0]_i_1_n_0\,
      Q => trigger_restart_state(0),
      R => '0'
    );
\FSM_sequential_trigger_restart_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_axi,
      CE => '1',
      D => \FSM_sequential_trigger_restart_state[1]_i_1_n_0\,
      Q => trigger_restart_state(1),
      R => '0'
    );
advanceRead1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3338000"
    )
        port map (
      I0 => myscaler_n_56,
      I1 => readState,
      I2 => myscaler_n_50,
      I3 => outputLine1,
      I4 => myscaler_n_9,
      O => advanceRead1_i_1_n_0
    );
advanceRead2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F0F0F20000000"
    )
        port map (
      I0 => dOutValidInt110_in,
      I1 => myscaler_n_56,
      I2 => readState,
      I3 => myscaler_n_50,
      I4 => outputLine1,
      I5 => myscaler_n_8,
      O => advanceRead2_i_1_n_0
    );
axi_buffer_empty1_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_axi,
      D => axi_buffer_empty_temp,
      Q => axi_buffer_empty1_reg_srl3_n_0
    );
\axi_buffer_empty_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => axi_buffer_empty1_reg_srl3_n_0,
      Q => axi_buffer_empty,
      R => '0'
    );
buffer_full_vga_domain_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffer_full,
      Q => buffer_full_vga_domain_1,
      R => '0'
    );
buffer_full_vga_domain_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffer_full_vga_domain_1,
      Q => buffer_full_vga_domain_2,
      R => '0'
    );
buffer_full_vga_domain_3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffer_full_vga_domain_2,
      Q => buffer_full_vga_domain_3,
      R => '0'
    );
c64_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => c64_mode_in,
      Q => c64_mode,
      R => '0'
    );
\count_till_read[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_till_read_reg(0),
      O => p_0_in(0)
    );
\count_till_read[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_till_read_reg(0),
      I1 => count_till_read_reg(1),
      O => p_0_in(1)
    );
\count_till_read[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => count_till_read_reg(2),
      I1 => count_till_read_reg(1),
      I2 => count_till_read_reg(0),
      O => p_0_in(2)
    );
\count_till_read[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => count_till_read_reg(3),
      I1 => count_till_read_reg(0),
      I2 => count_till_read_reg(1),
      I3 => count_till_read_reg(2),
      O => p_0_in(3)
    );
\count_till_read[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => count_till_read_reg(4),
      I1 => count_till_read_reg(2),
      I2 => count_till_read_reg(1),
      I3 => count_till_read_reg(0),
      I4 => count_till_read_reg(3),
      O => p_0_in(4)
    );
\count_till_read[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => count_till_read_reg(5),
      I1 => count_till_read_reg(3),
      I2 => count_till_read_reg(4),
      I3 => count_till_read_reg(2),
      I4 => count_till_read_reg(1),
      I5 => count_till_read_reg(0),
      O => p_0_in(5)
    );
\count_till_read[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => count_till_read_reg(6),
      I1 => \count_till_read[7]_i_4_n_0\,
      I2 => count_till_read_reg(0),
      I3 => count_till_read_reg(1),
      O => p_0_in(6)
    );
\count_till_read[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => count_till_read_reg(7),
      I1 => count_till_read_reg(1),
      I2 => count_till_read_reg(0),
      I3 => \count_till_read[7]_i_4_n_0\,
      I4 => count_till_read_reg(6),
      O => p_0_in(7)
    );
\count_till_read[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_till_read_reg(4),
      I1 => count_till_read_reg(3),
      I2 => count_till_read_reg(5),
      I3 => count_till_read_reg(2),
      O => \count_till_read[7]_i_4_n_0\
    );
\count_till_read_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => count_till_read0,
      D => p_0_in(0),
      Q => count_till_read_reg(0),
      R => state_5
    );
\count_till_read_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => count_till_read0,
      D => p_0_in(1),
      Q => count_till_read_reg(1),
      R => state_5
    );
\count_till_read_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => count_till_read0,
      D => p_0_in(2),
      Q => count_till_read_reg(2),
      R => state_5
    );
\count_till_read_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => count_till_read0,
      D => p_0_in(3),
      Q => count_till_read_reg(3),
      R => state_5
    );
\count_till_read_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => count_till_read0,
      D => p_0_in(4),
      Q => count_till_read_reg(4),
      R => state_5
    );
\count_till_read_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => count_till_read0,
      D => p_0_in(5),
      Q => count_till_read_reg(5),
      R => state_5
    );
\count_till_read_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => count_till_read0,
      D => p_0_in(6),
      Q => count_till_read_reg(6),
      R => state_5
    );
\count_till_read_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => count_till_read0,
      D => p_0_in(7),
      Q => count_till_read_reg(7),
      R => state_5
    );
dOutValidInt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFF0000"
    )
        port map (
      I0 => myscaler_n_55,
      I1 => fillCount(2),
      I2 => readState,
      I3 => myscaler_n_51,
      I4 => myscaler_n_43,
      I5 => myscaler_n_7,
      O => dOutValidInt_i_1_n_0
    );
data_buf_vga: entity work.design_1_vga_tst_c64_0_1_fifo
     port map (
      Data_out(15 downto 0) => \^data_out\(15 downto 0),
      E(0) => write_en,
      Q(10 downto 0) => \^q\(10 downto 0),
      blue(4 downto 0) => blue(4 downto 0),
      blue_0_sp_1 => \^horiz_pos_reg[10]_0\,
      c64_mode => c64_mode,
      clk => clk,
      dOutValid_10 => dOutValid_10,
      dOutValid_1_reg => myscaler_n_7,
      data_out_debug(15 downto 11) => \^data_out_debug\(23 downto 19),
      data_out_debug(10 downto 5) => \^data_out_debug\(15 downto 10),
      data_out_debug(4 downto 0) => \^data_out_debug\(7 downto 3),
      data_valid_out_debug => \^data_valid_out_debug\,
      green(5 downto 0) => green(5 downto 0),
      \horiz_pos_reg[10]\ => \^horiz_pos_reg[6]_0\,
      \horiz_pos_reg[10]_0\ => \^horiz_pos_reg[5]_0\,
      \horiz_pos_reg[6]\ => data_buf_vga_n_21,
      \horiz_pos_reg[7]\ => data_buf_vga_n_20,
      lineSwitchOutputDisable => lineSwitchOutputDisable,
      nextDout0 => nextDout0,
      next_out_debug => \^horiz_pos_reg[7]_0\,
      next_out_debug_0 => \^horiz_pos_reg[9]_0\,
      next_out_debug_1 => \^horiz_pos_reg[8]_0\,
      next_out_debug_INST_0_i_2 => \^horiz_pos_reg[4]_0\,
      next_out_debug_INST_0_i_2_0 => \^horiz_pos_reg[3]_0\,
      next_out_debug_INST_0_i_2_1 => \^horiz_pos_reg[2]_0\,
      next_out_debug_INST_0_i_2_2 => \^horiz_pos_reg[1]_0\,
      next_out_debug_INST_0_i_2_3 => \^horiz_pos_reg[0]_0\,
      \out\ => state_5,
      outputLine1 => outputLine1,
      red(4 downto 0) => red(4 downto 0),
      \red[4]_0\ => \red[4]_INST_0_i_4_n_0\,
      \red[4]_1\ => my_fifo_n_12,
      \red[4]_INST_0_i_2\ => my_fifo_n_3,
      red_4_sp_1 => my_fifo_n_19,
      \vert_pos_reg[10]\ => data_buf_vga_n_0,
      \vert_pos_reg[7]\ => data_buf_vga_n_22
    );
discardInput_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => myscaler_n_53,
      I1 => myscaler_n_46,
      I2 => myscaler_n_48,
      I3 => myscaler_n_54,
      I4 => discardInput,
      O => discardInput_i_1_n_0
    );
enableNextDin_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F000F"
    )
        port map (
      I0 => myscaler_n_48,
      I1 => myscaler_n_58,
      I2 => myscaler_n_45,
      I3 => myscaler_n_46,
      I4 => myscaler_n_4,
      O => enableNextDin_i_1_n_0
    );
enable_write_async_debug_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \FSM_onehot_state_shift_reg_reg_n_0_[0]\,
      I1 => buffer_full,
      I2 => \FSM_onehot_state_shift_reg_reg_n_0_[1]\,
      O => enable_write_async_debug
    );
forceRead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => myscaler_n_46,
      I1 => myscaler_n_45,
      I2 => myscaler_n_58,
      I3 => myscaler_n_48,
      I4 => forceRead,
      O => forceRead_i_1_n_0
    );
\horiz_pos[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^horiz_pos_reg[0]_0\,
      O => \horiz_pos[0]_i_1_n_0\
    );
\horiz_pos[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00080000"
    )
        port map (
      I0 => \^horiz_pos_reg[9]_0\,
      I1 => \^horiz_pos_reg[7]_0\,
      I2 => data_buf_vga_n_21,
      I3 => my_fifo_n_11,
      I4 => \^horiz_pos_reg[8]_0\,
      I5 => \^horiz_pos_reg[10]_0\,
      O => \horiz_pos[10]_i_2_n_0\
    );
\horiz_pos[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^horiz_pos_reg[1]_0\,
      I1 => \^horiz_pos_reg[0]_0\,
      O => \horiz_pos[1]_i_1_n_0\
    );
\horiz_pos[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^horiz_pos_reg[2]_0\,
      I1 => \^horiz_pos_reg[0]_0\,
      I2 => \^horiz_pos_reg[1]_0\,
      O => \horiz_pos[2]_i_1_n_0\
    );
\horiz_pos[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^horiz_pos_reg[3]_0\,
      I1 => \^horiz_pos_reg[1]_0\,
      I2 => \^horiz_pos_reg[0]_0\,
      I3 => \^horiz_pos_reg[2]_0\,
      O => \horiz_pos[3]_i_1_n_0\
    );
\horiz_pos[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^horiz_pos_reg[4]_0\,
      I1 => \^horiz_pos_reg[3]_0\,
      I2 => \^horiz_pos_reg[2]_0\,
      I3 => \^horiz_pos_reg[0]_0\,
      I4 => \^horiz_pos_reg[1]_0\,
      O => \horiz_pos[4]_i_1_n_0\
    );
\horiz_pos[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^horiz_pos_reg[5]_0\,
      I1 => \^horiz_pos_reg[1]_0\,
      I2 => \^horiz_pos_reg[0]_0\,
      I3 => \^horiz_pos_reg[2]_0\,
      I4 => \^horiz_pos_reg[4]_0\,
      I5 => \^horiz_pos_reg[3]_0\,
      O => \horiz_pos[5]_i_1_n_0\
    );
\horiz_pos[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^horiz_pos_reg[6]_0\,
      I1 => my_fifo_n_3,
      I2 => \^horiz_pos_reg[4]_0\,
      I3 => \^horiz_pos_reg[3]_0\,
      I4 => \^horiz_pos_reg[5]_0\,
      O => \horiz_pos[6]_i_1_n_0\
    );
\horiz_pos[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^horiz_pos_reg[5]_0\,
      I1 => \^horiz_pos_reg[6]_0\,
      I2 => \^horiz_pos_reg[3]_0\,
      I3 => \^horiz_pos_reg[4]_0\,
      I4 => my_fifo_n_3,
      I5 => \^horiz_pos_reg[7]_0\,
      O => \horiz_pos[7]_i_1_n_0\
    );
\horiz_pos[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \^horiz_pos_reg[7]_0\,
      I1 => \^horiz_pos_reg[6]_0\,
      I2 => \^horiz_pos_reg[5]_0\,
      I3 => my_fifo_n_11,
      I4 => \^horiz_pos_reg[8]_0\,
      O => \horiz_pos[8]_i_1_n_0\
    );
\horiz_pos[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \^horiz_pos_reg[9]_0\,
      I1 => \^horiz_pos_reg[7]_0\,
      I2 => \^horiz_pos_reg[6]_0\,
      I3 => \^horiz_pos_reg[5]_0\,
      I4 => my_fifo_n_11,
      I5 => \^horiz_pos_reg[8]_0\,
      O => \horiz_pos[9]_i_1_n_0\
    );
\horiz_pos_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[0]_i_1_n_0\,
      Q => \^horiz_pos_reg[0]_0\,
      R => my_fifo_n_8
    );
\horiz_pos_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[10]_i_2_n_0\,
      Q => \^horiz_pos_reg[10]_0\,
      R => my_fifo_n_8
    );
\horiz_pos_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[1]_i_1_n_0\,
      Q => \^horiz_pos_reg[1]_0\,
      R => my_fifo_n_8
    );
\horiz_pos_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[2]_i_1_n_0\,
      Q => \^horiz_pos_reg[2]_0\,
      R => my_fifo_n_8
    );
\horiz_pos_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[3]_i_1_n_0\,
      Q => \^horiz_pos_reg[3]_0\,
      R => my_fifo_n_8
    );
\horiz_pos_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[4]_i_1_n_0\,
      Q => \^horiz_pos_reg[4]_0\,
      R => my_fifo_n_8
    );
\horiz_pos_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[5]_i_1_n_0\,
      Q => \^horiz_pos_reg[5]_0\,
      R => my_fifo_n_8
    );
\horiz_pos_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[6]_i_1_n_0\,
      Q => \^horiz_pos_reg[6]_0\,
      R => my_fifo_n_8
    );
\horiz_pos_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[7]_i_1_n_0\,
      Q => \^horiz_pos_reg[7]_0\,
      R => my_fifo_n_8
    );
\horiz_pos_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[8]_i_1_n_0\,
      Q => \^horiz_pos_reg[8]_0\,
      R => my_fifo_n_8
    );
\horiz_pos_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \horiz_pos[9]_i_1_n_0\,
      Q => \^horiz_pos_reg[9]_0\,
      R => my_fifo_n_8
    );
horiz_sync_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00000000000000"
    )
        port map (
      I0 => \^horiz_pos_reg[4]_0\,
      I1 => data_buf_vga_n_21,
      I2 => \^horiz_pos_reg[9]_0\,
      I3 => \^horiz_pos_reg[10]_0\,
      I4 => \^horiz_pos_reg[8]_0\,
      I5 => \^horiz_pos_reg[7]_0\,
      O => horiz_sync
    );
lineSwitchOutputDisable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00FFFFEF000000"
    )
        port map (
      I0 => myscaler_n_8,
      I1 => myscaler_n_9,
      I2 => dOutValidInt1,
      I3 => myscaler_n_51,
      I4 => readState,
      I5 => lineSwitchOutputDisable,
      O => lineSwitchOutputDisable_i_1_n_0
    );
my_fifo: entity work.design_1_vga_tst_c64_0_1_aFifo
     port map (
      \BinaryCount_reg[0]\ => \FSM_onehot_state_shift_reg_reg_n_0_[0]\,
      \BinaryCount_reg[0]_0\ => buffer_full,
      \BinaryCount_reg[0]_1\ => \FSM_onehot_state_shift_reg_reg_n_0_[1]\,
      \BinaryCount_reg[0]_2\(10 downto 0) => \^q\(10 downto 0),
      D(4 downto 2) => vert_pos_next(9 downto 7),
      D(1 downto 0) => vert_pos_next(5 downto 4),
      \Data_out_reg[15]_0\(15 downto 0) => \^data_out\(15 downto 0),
      E(0) => Data_out0,
      \GrayCount_out_reg[1]\ => my_fifo_n_5,
      Q(7 downto 0) => count_till_read_reg(7 downto 0),
      SR(0) => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      c64_mode => c64_mode,
      clk => clk,
      clk_axi => clk_axi,
      \count_till_read_reg[2]\(0) => count_till_read0,
      \horiz_pos_reg[10]\ => my_fifo_n_7,
      \horiz_pos_reg[10]_0\ => \^horiz_pos_reg[5]_0\,
      \horiz_pos_reg[10]_1\ => \^horiz_pos_reg[6]_0\,
      \horiz_pos_reg[10]_2\ => \^horiz_pos_reg[7]_0\,
      \horiz_pos_reg[10]_3\ => \^horiz_pos_reg[10]_0\,
      \horiz_pos_reg[10]_4\ => \^horiz_pos_reg[9]_0\,
      \horiz_pos_reg[10]_5\ => \^horiz_pos_reg[8]_0\,
      \horiz_pos_reg[1]\ => my_fifo_n_11,
      \horiz_pos_reg[2]\ => my_fifo_n_3,
      \horiz_pos_reg[5]\ => my_fifo_n_9,
      \horiz_pos_reg[7]\ => my_fifo_n_10,
      \horiz_pos_reg[8]\ => my_fifo_n_8,
      \horiz_pos_reg[9]\ => \^horiz_pos_reg[4]_0\,
      \horiz_pos_reg[9]_0\ => \^horiz_pos_reg[3]_0\,
      \horiz_pos_reg[9]_1\ => \^horiz_pos_reg[1]_0\,
      \horiz_pos_reg[9]_2\ => \^horiz_pos_reg[0]_0\,
      \horiz_pos_reg[9]_3\ => \^horiz_pos_reg[2]_0\,
      in0 => buffer_full,
      \out\ => state_5,
      scalar_init => scalar_init,
      scalar_init_reg => my_fifo_n_1,
      scalar_init_reg_0 => \count_till_read[7]_i_4_n_0\,
      shift_reg_debug(15 downto 0) => \^shift_reg_debug\(31 downto 16),
      state_5_reg => \^state_5_reg_1\,
      trigger_restart_state(1 downto 0) => trigger_restart_state(1 downto 0),
      \vert_pos_reg[0]\ => my_fifo_n_19,
      \vert_pos_reg[0]_0\ => my_fifo_n_21,
      \vert_pos_reg[10]\ => my_fifo_n_23,
      \vert_pos_reg[2]\ => my_fifo_n_20,
      \vert_pos_reg[4]\ => my_fifo_n_24,
      \vert_pos_reg[6]\ => my_fifo_n_18,
      \vert_pos_reg[6]_0\ => my_fifo_n_22,
      \vert_pos_reg[8]\ => my_fifo_n_12,
      \vert_pos_reg[9]\ => data_buf_vga_n_22
    );
my_read_block: entity work.design_1_vga_tst_c64_0_1_burst_read_block
     port map (
      D(15 downto 0) => p_1_in(31 downto 16),
      E(0) => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]\,
      address_debug(27 downto 0) => address_debug(27 downto 0),
      axi_buffer_empty => axi_buffer_empty,
      \axi_buffer_empty_reg__0\ => \axi_buffer_empty_reg__0_0\,
      axi_buffer_empty_temp => axi_buffer_empty_temp,
      axi_data_out_debug(31 downto 0) => axi_data_out_debug(31 downto 0),
      axi_read_debug => \FSM_onehot_state_shift_reg_reg_n_0_[0]\,
      c64_mode => c64_mode,
      clk_axi => clk_axi,
      ip2bus_inputs(0) => ip2bus_inputs(0),
      ip2bus_mstrd_d(31 downto 0) => ip2bus_mstrd_d(31 downto 0),
      ip2bus_otputs(1 downto 0) => ip2bus_otputs(1 downto 0),
      \out\ => buffer_full,
      p_1_in_1 => p_1_in_1,
      ram_reg => my_read_block_n_80,
      ram_reg_0 => my_read_block_n_81,
      ram_reg_1 => my_read_block_n_82,
      ram_reg_10 => my_read_block_n_91,
      ram_reg_11 => my_read_block_n_92,
      ram_reg_12 => my_read_block_n_93,
      ram_reg_13 => my_read_block_n_94,
      ram_reg_14 => my_read_block_n_95,
      ram_reg_2 => my_read_block_n_83,
      ram_reg_3 => my_read_block_n_84,
      ram_reg_4 => my_read_block_n_85,
      ram_reg_5 => my_read_block_n_86,
      ram_reg_6 => my_read_block_n_87,
      ram_reg_7 => my_read_block_n_88,
      ram_reg_8 => my_read_block_n_89,
      ram_reg_9 => my_read_block_n_90,
      reset => reset,
      shift_reg_debug(15 downto 0) => \^shift_reg_debug\(15 downto 0),
      trigger_restart_state(1 downto 0) => trigger_restart_state(1 downto 0)
    );
myscaler: entity work.design_1_vga_tst_c64_0_1_streamScaler
     port map (
      AR(0) => count_in_buf1,
      \BinaryCount_reg[0]\ => my_fifo_n_19,
      \BinaryCount_reg[0]_0\ => my_fifo_n_7,
      \BinaryCount_reg[0]_1\ => my_fifo_n_23,
      \BinaryCount_reg[0]_2\ => my_fifo_n_12,
      \BinaryCount_reg[0]_3\ => my_fifo_n_5,
      CO(0) => CO(0),
      E(0) => O81,
      O(0) => O(0),
      Q(0) => p_1_in18_in,
      S(1 downto 0) => S(1 downto 0),
      advanceRead1_reg_0 => myscaler_n_9,
      advanceRead1_reg_1 => myscaler_n_43,
      advanceRead1_reg_2 => advanceRead1_i_1_n_0,
      advanceRead2_reg_0 => myscaler_n_8,
      advanceRead2_reg_1 => advanceRead2_i_1_n_0,
      \blend_mult_generate[0].product10_reg[6]_0\ => \blend_mult_generate[0].product10_reg[6]\,
      \blend_mult_generate[1].product00_reg[19]_0\ => \blend_mult_generate[1].product00_reg[19]\,
      c64_mode => c64_mode,
      clk => clk,
      \coeff01_reg[8]_0\(13 downto 0) => \coeff01_reg[8]\(13 downto 0),
      dOutValidInt1 => dOutValidInt1,
      dOutValidInt_reg_0 => myscaler_n_7,
      dOutValidInt_reg_1 => myscaler_n_51,
      dOutValidInt_reg_2 => dOutValidInt_i_1_n_0,
      dOutValid_10 => dOutValid_10,
      dOutValid_reg_0(0) => write_en,
      data_out_debug(23 downto 0) => \^data_out_debug\(23 downto 0),
      data_valid_out_debug => \^data_valid_out_debug\,
      discardInput => discardInput,
      discardInput_reg_0 => discardInput_i_1_n_0,
      enableNextDin_reg_0 => myscaler_n_4,
      enableNextDin_reg_1 => myscaler_n_48,
      enableNextDin_reg_2 => enableNextDin_i_1_n_0,
      \fillCount_reg[0]\ => myscaler_n_55,
      \fillCount_reg[2]\(0) => fillCount(2),
      forceRead => forceRead,
      forceRead_reg_0 => forceRead_i_1_n_0,
      \horiz_pos_reg[10]\(0) => Data_out0,
      lineSwitchOutputDisable => lineSwitchOutputDisable,
      lineSwitchOutputDisable_reg_0 => lineSwitchOutputDisable_i_1_n_0,
      nextDout0 => nextDout0,
      next_in_debug => next_in_debug,
      \out\ => state_5,
      \outputColumn_reg[10]_0\(0) => myscaler_n_50,
      outputLine1 => outputLine1,
      ram_reg(15 downto 0) => \^data_out\(15 downto 0),
      readState => readState,
      readState_reg_0 => readState_i_1_n_0,
      readyForRead_reg_0 => myscaler_n_5,
      readyForRead_reg_1 => readyForRead_i_1_n_0,
      reset => reset,
      state_5_reg(0) => state_5_reg_0,
      \writeNextPlusOne_reg[0]_0\ => \writeNextPlusOne_reg[0]\,
      \writeRowCount_reg[10]_0\(0) => myscaler_n_58,
      \writeSelect_reg[0]\ => \^state_5_reg_1\,
      \writeState_reg[0]_0\ => myscaler_n_46,
      \writeState_reg[0]_1\ => myscaler_n_54,
      \writeState_reg[1]_0\ => myscaler_n_45,
      \writeState_reg[1]_1\ => myscaler_n_53,
      \xBlend_reg[2]_0\(3 downto 0) => \xBlend_reg[2]\(3 downto 0),
      \xBlend_reg[3]_0\(3 downto 0) => \xBlend_reg[3]\(3 downto 0),
      \xBlend_reg[4]_0\(3 downto 0) => \xBlend_reg[4]\(3 downto 0),
      \xBlend_reg[4]_1\(3 downto 0) => \xBlend_reg[4]_0\(3 downto 0),
      \xBlend_reg[5]_0\(3 downto 0) => \xBlend_reg[5]\(3 downto 0),
      \xBlend_reg[6]_0\(0) => \xBlend_reg[6]\(0),
      \xBlend_reg[7]_0\(1 downto 0) => \xBlend_reg[7]\(1 downto 0),
      \xBlend_reg[7]_1\(0) => \xBlend_reg[7]_0\(0),
      \xBlend_reg[7]_2\(1 downto 0) => \xBlend_reg[7]_1\(1 downto 0),
      yScaleAmountNext0_0(0) => myscaler_n_56,
      yScaleAmountNext0_1(0) => dOutValidInt110_in,
      \yScaleAmount_reg[6]_0\ => \yScaleAmount_reg[6]\
    );
next_out_debug_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^horiz_pos_reg[10]_0\,
      I1 => next_out_debug_INST_0_i_1_n_0,
      I2 => data_buf_vga_n_20,
      I3 => next_out_debug_INST_0_i_3_n_0,
      I4 => \^q\(10),
      I5 => next_out_debug_INST_0_i_4_n_0,
      O => next_out_debug
    );
next_out_debug_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000111111111"
    )
        port map (
      I0 => \^horiz_pos_reg[8]_0\,
      I1 => \^horiz_pos_reg[9]_0\,
      I2 => \^horiz_pos_reg[5]_0\,
      I3 => \^horiz_pos_reg[6]_0\,
      I4 => next_out_debug_INST_0_i_5_n_0,
      I5 => \^horiz_pos_reg[7]_0\,
      O => next_out_debug_INST_0_i_1_n_0
    );
next_out_debug_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A8AAAAA8A8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(8),
      I3 => \^q\(5),
      I4 => \^q\(6),
      I5 => my_fifo_n_24,
      O => next_out_debug_INST_0_i_3_n_0
    );
next_out_debug_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA88888888"
    )
        port map (
      I0 => data_buf_vga_n_0,
      I1 => my_fifo_n_22,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => my_fifo_n_24,
      O => next_out_debug_INST_0_i_4_n_0
    );
next_out_debug_INST_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^horiz_pos_reg[4]_0\,
      I1 => \^horiz_pos_reg[3]_0\,
      I2 => \^horiz_pos_reg[2]_0\,
      I3 => \^horiz_pos_reg[1]_0\,
      I4 => \^horiz_pos_reg[0]_0\,
      O => next_out_debug_INST_0_i_5_n_0
    );
readState_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => myscaler_n_5,
      I1 => readState,
      O => readState_i_1_n_0
    );
readyForRead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => myscaler_n_46,
      I1 => myscaler_n_45,
      I2 => p_1_in18_in,
      I3 => myscaler_n_48,
      I4 => myscaler_n_5,
      O => readyForRead_i_1_n_0
    );
\red[4]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5559555555555555"
    )
        port map (
      I0 => \^horiz_pos_reg[10]_0\,
      I1 => \^horiz_pos_reg[8]_0\,
      I2 => my_fifo_n_11,
      I3 => data_buf_vga_n_21,
      I4 => \^horiz_pos_reg[7]_0\,
      I5 => \^horiz_pos_reg[9]_0\,
      O => \red[4]_INST_0_i_14_n_0\
    );
\red[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000F1"
    )
        port map (
      I0 => my_fifo_n_10,
      I1 => my_fifo_n_9,
      I2 => \horiz_pos[9]_i_1_n_0\,
      I3 => my_fifo_n_8,
      I4 => \red[4]_INST_0_i_14_n_0\,
      I5 => my_fifo_n_23,
      O => \red[4]_INST_0_i_4_n_0\
    );
\restart_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_trigger_restart_state[1]_i_2_n_0\,
      I1 => \restart_counter_reg_n_0_[0]\,
      O => \restart_counter[0]_i_1_n_0\
    );
\restart_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \FSM_sequential_trigger_restart_state[1]_i_2_n_0\,
      I1 => \restart_counter_reg_n_0_[1]\,
      I2 => \restart_counter_reg_n_0_[0]\,
      O => \restart_counter[1]_i_1_n_0\
    );
\restart_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \FSM_sequential_trigger_restart_state[1]_i_2_n_0\,
      I1 => \restart_counter_reg_n_0_[0]\,
      I2 => \restart_counter_reg_n_0_[1]\,
      I3 => \restart_counter_reg_n_0_[2]\,
      O => \restart_counter[2]_i_1_n_0\
    );
\restart_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \FSM_sequential_trigger_restart_state[1]_i_2_n_0\,
      I1 => \restart_counter_reg_n_0_[1]\,
      I2 => \restart_counter_reg_n_0_[0]\,
      I3 => \restart_counter_reg_n_0_[2]\,
      I4 => \restart_counter_reg_n_0_[3]\,
      O => \restart_counter[3]_i_1_n_0\
    );
\restart_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \FSM_sequential_trigger_restart_state[1]_i_2_n_0\,
      I1 => \restart_counter_reg_n_0_[3]\,
      I2 => \restart_counter_reg_n_0_[2]\,
      I3 => \restart_counter_reg_n_0_[0]\,
      I4 => \restart_counter_reg_n_0_[1]\,
      I5 => \restart_counter_reg_n_0_[4]\,
      O => \restart_counter[4]_i_1_n_0\
    );
\restart_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFE00"
    )
        port map (
      I0 => \restart_counter_reg_n_0_[6]\,
      I1 => \restart_counter_reg_n_0_[7]\,
      I2 => \restart_counter_reg_n_0_[8]\,
      I3 => \restart_counter[5]_i_2_n_0\,
      I4 => \restart_counter_reg_n_0_[5]\,
      O => \restart_counter[5]_i_1_n_0\
    );
\restart_counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \restart_counter_reg_n_0_[4]\,
      I1 => \restart_counter_reg_n_0_[1]\,
      I2 => \restart_counter_reg_n_0_[0]\,
      I3 => \restart_counter_reg_n_0_[2]\,
      I4 => \restart_counter_reg_n_0_[3]\,
      O => \restart_counter[5]_i_2_n_0\
    );
\restart_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FE0"
    )
        port map (
      I0 => \restart_counter_reg_n_0_[7]\,
      I1 => \restart_counter_reg_n_0_[8]\,
      I2 => \restart_counter[8]_i_3_n_0\,
      I3 => \restart_counter_reg_n_0_[6]\,
      O => \restart_counter[6]_i_1_n_0\
    );
\restart_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F308"
    )
        port map (
      I0 => \restart_counter_reg_n_0_[8]\,
      I1 => \restart_counter[8]_i_3_n_0\,
      I2 => \restart_counter_reg_n_0_[6]\,
      I3 => \restart_counter_reg_n_0_[7]\,
      O => \restart_counter[7]_i_1_n_0\
    );
\restart_counter[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trigger_restart_state(0),
      I1 => trigger_restart_state(1),
      O => \restart_counter[8]_i_1_n_0\
    );
\restart_counter[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \restart_counter_reg_n_0_[8]\,
      I1 => \restart_counter_reg_n_0_[7]\,
      I2 => \restart_counter[8]_i_3_n_0\,
      I3 => \restart_counter_reg_n_0_[6]\,
      O => \restart_counter[8]_i_2_n_0\
    );
\restart_counter[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \restart_counter_reg_n_0_[3]\,
      I1 => \restart_counter_reg_n_0_[2]\,
      I2 => \restart_counter_reg_n_0_[0]\,
      I3 => \restart_counter_reg_n_0_[1]\,
      I4 => \restart_counter_reg_n_0_[4]\,
      I5 => \restart_counter_reg_n_0_[5]\,
      O => \restart_counter[8]_i_3_n_0\
    );
\restart_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      D => \restart_counter[0]_i_1_n_0\,
      Q => \restart_counter_reg_n_0_[0]\,
      R => \restart_counter[8]_i_1_n_0\
    );
\restart_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      D => \restart_counter[1]_i_1_n_0\,
      Q => \restart_counter_reg_n_0_[1]\,
      R => \restart_counter[8]_i_1_n_0\
    );
\restart_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      D => \restart_counter[2]_i_1_n_0\,
      Q => \restart_counter_reg_n_0_[2]\,
      R => \restart_counter[8]_i_1_n_0\
    );
\restart_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      D => \restart_counter[3]_i_1_n_0\,
      Q => \restart_counter_reg_n_0_[3]\,
      R => \restart_counter[8]_i_1_n_0\
    );
\restart_counter_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_axi,
      CE => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      D => \restart_counter[4]_i_1_n_0\,
      Q => \restart_counter_reg_n_0_[4]\,
      S => \restart_counter[8]_i_1_n_0\
    );
\restart_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      D => \restart_counter[5]_i_1_n_0\,
      Q => \restart_counter_reg_n_0_[5]\,
      R => \restart_counter[8]_i_1_n_0\
    );
\restart_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      D => \restart_counter[6]_i_1_n_0\,
      Q => \restart_counter_reg_n_0_[6]\,
      R => \restart_counter[8]_i_1_n_0\
    );
\restart_counter_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_axi,
      CE => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      D => \restart_counter[7]_i_1_n_0\,
      Q => \restart_counter_reg_n_0_[7]\,
      S => \restart_counter[8]_i_1_n_0\
    );
\restart_counter_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk_axi,
      CE => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      D => \restart_counter[8]_i_2_n_0\,
      Q => \restart_counter_reg_n_0_[8]\,
      S => \restart_counter[8]_i_1_n_0\
    );
scalar_init_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => my_fifo_n_1,
      Q => scalar_init,
      R => '0'
    );
\shift_reg_16_bit[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA02"
    )
        port map (
      I0 => \FSM_onehot_state_shift_reg_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_shift_reg_reg_n_0_[0]\,
      I2 => p_1_in_1,
      I3 => axi_buffer_empty,
      I4 => buffer_full,
      O => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF000E"
    )
        port map (
      I0 => \FSM_onehot_state_shift_reg_reg_n_0_[0]\,
      I1 => p_1_in_1,
      I2 => axi_buffer_empty,
      I3 => buffer_full,
      I4 => \FSM_onehot_state_shift_reg_reg_n_0_[1]\,
      O => \shift_reg_16_bit[31]_i_1_n_0\
    );
\shift_reg_16_bit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_95,
      Q => \^shift_reg_debug\(0),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_85,
      Q => \^shift_reg_debug\(10),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_84,
      Q => \^shift_reg_debug\(11),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_83,
      Q => \^shift_reg_debug\(12),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_82,
      Q => \^shift_reg_debug\(13),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_81,
      Q => \^shift_reg_debug\(14),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_80,
      Q => \^shift_reg_debug\(15),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(16),
      Q => \^shift_reg_debug\(16),
      R => '0'
    );
\shift_reg_16_bit_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(17),
      Q => \^shift_reg_debug\(17),
      R => '0'
    );
\shift_reg_16_bit_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(18),
      Q => \^shift_reg_debug\(18),
      R => '0'
    );
\shift_reg_16_bit_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(19),
      Q => \^shift_reg_debug\(19),
      R => '0'
    );
\shift_reg_16_bit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_94,
      Q => \^shift_reg_debug\(1),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(20),
      Q => \^shift_reg_debug\(20),
      R => '0'
    );
\shift_reg_16_bit_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(21),
      Q => \^shift_reg_debug\(21),
      R => '0'
    );
\shift_reg_16_bit_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(22),
      Q => \^shift_reg_debug\(22),
      R => '0'
    );
\shift_reg_16_bit_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(23),
      Q => \^shift_reg_debug\(23),
      R => '0'
    );
\shift_reg_16_bit_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(24),
      Q => \^shift_reg_debug\(24),
      R => '0'
    );
\shift_reg_16_bit_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => \^shift_reg_debug\(25),
      R => '0'
    );
\shift_reg_16_bit_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => \^shift_reg_debug\(26),
      R => '0'
    );
\shift_reg_16_bit_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => \^shift_reg_debug\(27),
      R => '0'
    );
\shift_reg_16_bit_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => \^shift_reg_debug\(28),
      R => '0'
    );
\shift_reg_16_bit_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => \^shift_reg_debug\(29),
      R => '0'
    );
\shift_reg_16_bit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_93,
      Q => \^shift_reg_debug\(2),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => \^shift_reg_debug\(30),
      R => '0'
    );
\shift_reg_16_bit_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => \^shift_reg_debug\(31),
      R => '0'
    );
\shift_reg_16_bit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_92,
      Q => \^shift_reg_debug\(3),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_91,
      Q => \^shift_reg_debug\(4),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_90,
      Q => \^shift_reg_debug\(5),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_89,
      Q => \^shift_reg_debug\(6),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_88,
      Q => \^shift_reg_debug\(7),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_87,
      Q => \^shift_reg_debug\(8),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
\shift_reg_16_bit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => \shift_reg_16_bit[31]_i_1_n_0\,
      D => my_read_block_n_86,
      Q => \^shift_reg_debug\(9),
      R => \shift_reg_16_bit[15]_i_1_n_0\
    );
state_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^fsm_sequential_trigger_restart_state_reg[1]_0\,
      Q => state_1,
      R => '0'
    );
state_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => state_1,
      Q => state_2,
      R => '0'
    );
state_3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => state_2,
      Q => state_3,
      R => '0'
    );
state_4_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => state_3,
      Q => state_4,
      R => '0'
    );
state_5_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => state_4,
      Q => state_5,
      R => '0'
    );
\vert_pos[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => my_fifo_n_18,
      I1 => my_fifo_n_8,
      I2 => \^q\(0),
      O => vert_pos_next(0)
    );
\vert_pos[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      I1 => my_fifo_n_8,
      O => vert_pos_next(10)
    );
\vert_pos[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
        port map (
      I0 => my_fifo_n_18,
      I1 => \^q\(0),
      I2 => my_fifo_n_8,
      I3 => \^q\(1),
      O => vert_pos_next(1)
    );
\vert_pos[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => my_fifo_n_18,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => my_fifo_n_8,
      I4 => \^q\(2),
      O => vert_pos_next(2)
    );
\vert_pos[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF80000000"
    )
        port map (
      I0 => my_fifo_n_18,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => my_fifo_n_8,
      I5 => \^q\(3),
      O => vert_pos_next(3)
    );
\vert_pos[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => my_fifo_n_18,
      I1 => my_fifo_n_20,
      I2 => \^q\(5),
      I3 => my_fifo_n_8,
      I4 => \^q\(6),
      O => vert_pos_next(6)
    );
\vert_pos_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(0),
      Q => \^q\(0),
      R => '0'
    );
\vert_pos_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(10),
      Q => \^q\(10),
      R => '0'
    );
\vert_pos_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(1),
      Q => \^q\(1),
      R => '0'
    );
\vert_pos_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(2),
      Q => \^q\(2),
      R => '0'
    );
\vert_pos_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(3),
      Q => \^q\(3),
      R => '0'
    );
\vert_pos_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(4),
      Q => \^q\(4),
      R => '0'
    );
\vert_pos_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(5),
      Q => \^q\(5),
      R => '0'
    );
\vert_pos_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(6),
      Q => \^q\(6),
      R => '0'
    );
\vert_pos_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(7),
      Q => \^q\(7),
      R => '0'
    );
\vert_pos_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(8),
      Q => \^q\(8),
      R => '0'
    );
\vert_pos_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vert_pos_next(9),
      Q => \^q\(9),
      R => '0'
    );
vert_sync_delayed_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => \^vert_sync\,
      Q => vert_sync_delayed_1,
      R => '0'
    );
vert_sync_delayed_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => vert_sync_delayed_1,
      Q => vert_sync_delayed_2,
      R => '0'
    );
vert_sync_delayed_3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => vert_sync_delayed_2,
      Q => vert_sync_delayed_3,
      R => '0'
    );
vert_sync_delayed_4_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => vert_sync_delayed_3,
      Q => vert_sync_delayed_4,
      R => '0'
    );
vert_sync_delayed_5_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_axi,
      CE => '1',
      D => vert_sync_delayed_4,
      Q => vert_sync_delayed_5,
      R => '0'
    );
vert_sync_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => my_fifo_n_21,
      I1 => \^q\(2),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => my_fifo_n_24,
      I5 => vert_sync_inferred_i_2_n_0,
      O => \^vert_sync\
    );
vert_sync_inferred_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => vert_sync_inferred_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_vga_tst_c64_0_1 is
  port (
    clk : in STD_LOGIC;
    clk_axi : in STD_LOGIC;
    reset : in STD_LOGIC;
    vert_sync : out STD_LOGIC;
    horiz_sync : out STD_LOGIC;
    red : out STD_LOGIC_VECTOR ( 4 downto 0 );
    green : out STD_LOGIC_VECTOR ( 5 downto 0 );
    blue : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ip2bus_mst_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_mst_length : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ip2bus_mstrd_d : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_inputs : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ip2bus_otputs : in STD_LOGIC_VECTOR ( 5 downto 0 );
    c64_mode_in : in STD_LOGIC;
    rst_status : out STD_LOGIC;
    horiz_pos_debug : out STD_LOGIC_VECTOR ( 10 downto 0 );
    vert_pos_debug : out STD_LOGIC_VECTOR ( 10 downto 0 );
    start_debug : out STD_LOGIC;
    data_in_debug : out STD_LOGIC_VECTOR ( 23 downto 0 );
    data_out_debug : out STD_LOGIC_VECTOR ( 23 downto 0 );
    next_in_debug : out STD_LOGIC;
    next_out_debug : out STD_LOGIC;
    data_valid_in_debug : out STD_LOGIC;
    data_valid_out_debug : out STD_LOGIC;
    shift_reg_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_data_out_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_read_debug : out STD_LOGIC;
    enable_write_async_debug : out STD_LOGIC;
    address_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fifo_write_address_debug : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_read_address_debug : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_full_debug : out STD_LOGIC;
    fifo_empty_debug : out STD_LOGIC;
    vert_sync_delayed_1_debug : out STD_LOGIC;
    vert_sync_delayed_2_debug : out STD_LOGIC;
    vert_sync_delayed_3_debug : out STD_LOGIC;
    vert_sync_delayed_4_debug : out STD_LOGIC;
    vert_sync_delayed_5_debug : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_vga_tst_c64_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_vga_tst_c64_0_1 : entity is "design_1_vga_tst_c64_0_1,vga,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_vga_tst_c64_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_vga_tst_c64_0_1 : entity is "vga,Vivado 2019.1";
end design_1_vga_tst_c64_0_1;

architecture STRUCTURE of design_1_vga_tst_c64_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^address_debug\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \blend_mult_generate[0].product00_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \blend_mult_generate[0].product10_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_12_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_13_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_14_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_15_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_16_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_17_n_0\ : STD_LOGIC;
  signal \coeff01[0]_i_18_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_10_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_3_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_4_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_5_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_6_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_7_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_8_n_0\ : STD_LOGIC;
  signal \coeff01[4]_i_9_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_10_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_11_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_5_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_6_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_7_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_8_n_0\ : STD_LOGIC;
  signal \coeff01[8]_i_9_n_0\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \coeff01_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \coeff01_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \coeff01_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \^data_in_debug\ : STD_LOGIC_VECTOR ( 23 downto 3 );
  signal inst_n_34 : STD_LOGIC;
  signal inst_n_35 : STD_LOGIC;
  signal inst_n_43 : STD_LOGIC;
  signal inst_n_44 : STD_LOGIC;
  signal inst_n_45 : STD_LOGIC;
  signal inst_n_46 : STD_LOGIC;
  signal inst_n_47 : STD_LOGIC;
  signal inst_n_48 : STD_LOGIC;
  signal inst_n_49 : STD_LOGIC;
  signal inst_n_50 : STD_LOGIC;
  signal inst_n_51 : STD_LOGIC;
  signal inst_n_52 : STD_LOGIC;
  signal inst_n_53 : STD_LOGIC;
  signal inst_n_54 : STD_LOGIC;
  signal inst_n_55 : STD_LOGIC;
  signal inst_n_56 : STD_LOGIC;
  signal inst_n_57 : STD_LOGIC;
  signal inst_n_58 : STD_LOGIC;
  signal inst_n_59 : STD_LOGIC;
  signal inst_n_60 : STD_LOGIC;
  signal inst_n_61 : STD_LOGIC;
  signal inst_n_62 : STD_LOGIC;
  signal inst_n_63 : STD_LOGIC;
  signal inst_n_64 : STD_LOGIC;
  signal inst_n_65 : STD_LOGIC;
  signal inst_n_66 : STD_LOGIC;
  signal inst_n_67 : STD_LOGIC;
  signal inst_n_68 : STD_LOGIC;
  signal inst_n_69 : STD_LOGIC;
  signal inst_n_70 : STD_LOGIC;
  signal inst_n_71 : STD_LOGIC;
  signal inst_n_72 : STD_LOGIC;
  signal \^ip2bus_inputs\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \my_read_block/count_in_buf1\ : STD_LOGIC;
  signal \myscaler/coeff012\ : STD_LOGIC_VECTOR ( 16 downto 3 );
  signal \writeNextPlusOne_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \yScaleAmount_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \NLW_coeff01_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_coeff01_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute HLUTNM : string;
  attribute HLUTNM of \coeff01[4]_i_3\ : label is "lutpair0";
  attribute HLUTNM of \coeff01[4]_i_8\ : label is "lutpair0";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 85400000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW";
begin
  address_debug(31 downto 4) <= \^address_debug\(31 downto 4);
  address_debug(3) <= \<const0>\;
  address_debug(2) <= \<const0>\;
  address_debug(1) <= \<const0>\;
  address_debug(0) <= \<const0>\;
  data_in_debug(23 downto 19) <= \^data_in_debug\(23 downto 19);
  data_in_debug(18) <= \<const0>\;
  data_in_debug(17) <= \<const0>\;
  data_in_debug(16) <= \<const0>\;
  data_in_debug(15 downto 10) <= \^data_in_debug\(15 downto 10);
  data_in_debug(9) <= \<const0>\;
  data_in_debug(8) <= \<const0>\;
  data_in_debug(7 downto 3) <= \^data_in_debug\(7 downto 3);
  data_in_debug(2) <= \<const0>\;
  data_in_debug(1) <= \<const0>\;
  data_in_debug(0) <= \<const0>\;
  ip2bus_inputs(4) <= \<const0>\;
  ip2bus_inputs(3) <= \<const0>\;
  ip2bus_inputs(2 downto 1) <= \^ip2bus_inputs\(2 downto 1);
  ip2bus_inputs(0) <= \^ip2bus_inputs\(1);
  ip2bus_mst_addr(31 downto 4) <= \^address_debug\(31 downto 4);
  ip2bus_mst_addr(3) <= \<const0>\;
  ip2bus_mst_addr(2) <= \<const0>\;
  ip2bus_mst_addr(1) <= \<const0>\;
  ip2bus_mst_addr(0) <= \<const0>\;
  ip2bus_mst_length(11) <= \<const0>\;
  ip2bus_mst_length(10) <= \<const0>\;
  ip2bus_mst_length(9) <= \<const0>\;
  ip2bus_mst_length(8) <= \<const1>\;
  ip2bus_mst_length(7) <= \<const1>\;
  ip2bus_mst_length(6) <= \<const1>\;
  ip2bus_mst_length(5) <= \<const1>\;
  ip2bus_mst_length(4) <= \<const1>\;
  ip2bus_mst_length(3) <= \<const0>\;
  ip2bus_mst_length(2) <= \<const0>\;
  ip2bus_mst_length(1) <= \<const0>\;
  ip2bus_mst_length(0) <= \<const0>\;
  fifo_empty_debug <= 'Z';
  fifo_full_debug <= 'Z';
  rst_status <= 'Z';
  fifo_read_address_debug(0) <= 'Z';
  fifo_read_address_debug(1) <= 'Z';
  fifo_read_address_debug(2) <= 'Z';
  fifo_read_address_debug(3) <= 'Z';
  fifo_read_address_debug(4) <= 'Z';
  fifo_read_address_debug(5) <= 'Z';
  fifo_read_address_debug(6) <= 'Z';
  fifo_read_address_debug(7) <= 'Z';
  fifo_write_address_debug(0) <= 'Z';
  fifo_write_address_debug(1) <= 'Z';
  fifo_write_address_debug(2) <= 'Z';
  fifo_write_address_debug(3) <= 'Z';
  fifo_write_address_debug(4) <= 'Z';
  fifo_write_address_debug(5) <= 'Z';
  fifo_write_address_debug(6) <= 'Z';
  fifo_write_address_debug(7) <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\blend_mult_generate[0].product00_reg[6]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \my_read_block/count_in_buf1\,
      D => '1',
      Q => \blend_mult_generate[0].product00_reg[6]_i_2_n_0\
    );
\blend_mult_generate[0].product10_reg[6]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \my_read_block/count_in_buf1\,
      D => '1',
      Q => \blend_mult_generate[0].product10_reg[6]_i_2_n_0\
    );
\coeff01[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_52,
      I1 => inst_n_46,
      O => \coeff01[0]_i_12_n_0\
    );
\coeff01[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_53,
      I1 => inst_n_47,
      O => \coeff01[0]_i_13_n_0\
    );
\coeff01[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_43,
      I1 => inst_n_54,
      O => \coeff01[0]_i_14_n_0\
    );
\coeff01[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_65,
      I1 => inst_n_45,
      I2 => inst_n_51,
      I3 => \coeff01[0]_i_12_n_0\,
      O => \coeff01[0]_i_15_n_0\
    );
\coeff01[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_52,
      I1 => inst_n_46,
      I2 => inst_n_47,
      I3 => inst_n_53,
      O => \coeff01[0]_i_16_n_0\
    );
\coeff01[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_54,
      I1 => inst_n_43,
      I2 => inst_n_47,
      I3 => inst_n_53,
      O => \coeff01[0]_i_17_n_0\
    );
\coeff01[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_43,
      I1 => inst_n_54,
      O => \coeff01[0]_i_18_n_0\
    );
\coeff01[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_64,
      I1 => inst_n_44,
      I2 => inst_n_58,
      I3 => \coeff01[4]_i_6_n_0\,
      O => \coeff01[4]_i_10_n_0\
    );
\coeff01[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_62,
      I1 => inst_n_49,
      I2 => inst_n_56,
      O => \coeff01[4]_i_3_n_0\
    );
\coeff01[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_63,
      I1 => inst_n_50,
      I2 => inst_n_57,
      O => \coeff01[4]_i_4_n_0\
    );
\coeff01[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_64,
      I1 => inst_n_44,
      I2 => inst_n_58,
      O => \coeff01[4]_i_5_n_0\
    );
\coeff01[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_65,
      I1 => inst_n_45,
      I2 => inst_n_51,
      O => \coeff01[4]_i_6_n_0\
    );
\coeff01[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \coeff01[4]_i_3_n_0\,
      I1 => inst_n_69,
      I2 => inst_n_48,
      I3 => inst_n_55,
      O => \coeff01[4]_i_7_n_0\
    );
\coeff01[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_62,
      I1 => inst_n_49,
      I2 => inst_n_56,
      I3 => \coeff01[4]_i_4_n_0\,
      O => \coeff01[4]_i_8_n_0\
    );
\coeff01[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_63,
      I1 => inst_n_50,
      I2 => inst_n_57,
      I3 => \coeff01[4]_i_5_n_0\,
      O => \coeff01[4]_i_9_n_0\
    );
\coeff01[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_68,
      I2 => inst_n_60,
      I3 => inst_n_67,
      O => \coeff01[8]_i_10_n_0\
    );
\coeff01[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => inst_n_55,
      I1 => inst_n_48,
      I2 => inst_n_69,
      I3 => inst_n_61,
      I4 => inst_n_68,
      O => \coeff01[8]_i_11_n_0\
    );
\coeff01[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_67,
      I1 => inst_n_60,
      O => \coeff01[8]_i_5_n_0\
    );
\coeff01[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_68,
      I1 => inst_n_61,
      O => \coeff01[8]_i_6_n_0\
    );
\coeff01[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_69,
      I1 => inst_n_48,
      I2 => inst_n_55,
      O => \coeff01[8]_i_7_n_0\
    );
\coeff01[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inst_n_59,
      I1 => inst_n_66,
      I2 => inst_n_72,
      O => \coeff01[8]_i_8_n_0\
    );
\coeff01[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_60,
      I1 => inst_n_67,
      I2 => inst_n_59,
      I3 => inst_n_66,
      O => \coeff01[8]_i_9_n_0\
    );
\coeff01_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \coeff01_reg[0]_i_3_n_0\,
      CO(2) => \coeff01_reg[0]_i_3_n_1\,
      CO(1) => \coeff01_reg[0]_i_3_n_2\,
      CO(0) => \coeff01_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \coeff01[0]_i_12_n_0\,
      DI(2) => \coeff01[0]_i_13_n_0\,
      DI(1) => \coeff01[0]_i_14_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \myscaler/coeff012\(6 downto 3),
      S(3) => \coeff01[0]_i_15_n_0\,
      S(2) => \coeff01[0]_i_16_n_0\,
      S(1) => \coeff01[0]_i_17_n_0\,
      S(0) => \coeff01[0]_i_18_n_0\
    );
\coeff01_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[0]_i_3_n_0\,
      CO(3) => \coeff01_reg[4]_i_2_n_0\,
      CO(2) => \coeff01_reg[4]_i_2_n_1\,
      CO(1) => \coeff01_reg[4]_i_2_n_2\,
      CO(0) => \coeff01_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \coeff01[4]_i_3_n_0\,
      DI(2) => \coeff01[4]_i_4_n_0\,
      DI(1) => \coeff01[4]_i_5_n_0\,
      DI(0) => \coeff01[4]_i_6_n_0\,
      O(3 downto 0) => \myscaler/coeff012\(10 downto 7),
      S(3) => \coeff01[4]_i_7_n_0\,
      S(2) => \coeff01[4]_i_8_n_0\,
      S(1) => \coeff01[4]_i_9_n_0\,
      S(0) => \coeff01[4]_i_10_n_0\
    );
\coeff01_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[8]_i_3_n_0\,
      CO(3 downto 1) => \NLW_coeff01_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \coeff01_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_coeff01_reg[8]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \myscaler/coeff012\(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => inst_n_70,
      S(0) => inst_n_71
    );
\coeff01_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \coeff01_reg[4]_i_2_n_0\,
      CO(3) => \coeff01_reg[8]_i_3_n_0\,
      CO(2) => \coeff01_reg[8]_i_3_n_1\,
      CO(1) => \coeff01_reg[8]_i_3_n_2\,
      CO(0) => \coeff01_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_72,
      DI(2) => \coeff01[8]_i_5_n_0\,
      DI(1) => \coeff01[8]_i_6_n_0\,
      DI(0) => \coeff01[8]_i_7_n_0\,
      O(3 downto 0) => \myscaler/coeff012\(14 downto 11),
      S(3) => \coeff01[8]_i_8_n_0\,
      S(2) => \coeff01[8]_i_9_n_0\,
      S(1) => \coeff01[8]_i_10_n_0\,
      S(0) => \coeff01[8]_i_11_n_0\
    );
inst: entity work.design_1_vga_tst_c64_0_1_vga
     port map (
      CO(0) => inst_n_48,
      Data_out(15 downto 11) => \^data_in_debug\(23 downto 19),
      Data_out(10 downto 5) => \^data_in_debug\(15 downto 10),
      Data_out(4 downto 0) => \^data_in_debug\(7 downto 3),
      \FSM_sequential_state_reg[0]\ => \^ip2bus_inputs\(1),
      \FSM_sequential_trigger_restart_state_reg[1]_0\ => start_debug,
      O(0) => inst_n_43,
      O81 => inst_n_34,
      Q(10 downto 0) => vert_pos_debug(10 downto 0),
      S(1) => inst_n_70,
      S(0) => inst_n_71,
      address_debug(27 downto 0) => \^address_debug\(31 downto 4),
      \axi_buffer_empty_reg__0_0\ => axi_read_debug,
      axi_data_out_debug(31 downto 0) => axi_data_out_debug(31 downto 0),
      \blend_mult_generate[0].product10_reg[6]\ => \blend_mult_generate[0].product10_reg[6]_i_2_n_0\,
      \blend_mult_generate[1].product00_reg[19]\ => \blend_mult_generate[0].product00_reg[6]_i_2_n_0\,
      blue(4 downto 0) => blue(4 downto 0),
      c64_mode_in => c64_mode_in,
      clk => clk,
      clk_axi => clk_axi,
      \coeff01_reg[8]\(13 downto 0) => \myscaler/coeff012\(16 downto 3),
      count_in_buf1 => \my_read_block/count_in_buf1\,
      data_out_debug(23 downto 0) => data_out_debug(23 downto 0),
      data_valid_out_debug => data_valid_out_debug,
      enable_write_async_debug => enable_write_async_debug,
      green(5 downto 0) => green(5 downto 0),
      \horiz_pos_reg[0]_0\ => horiz_pos_debug(0),
      \horiz_pos_reg[10]_0\ => horiz_pos_debug(10),
      \horiz_pos_reg[1]_0\ => horiz_pos_debug(1),
      \horiz_pos_reg[2]_0\ => horiz_pos_debug(2),
      \horiz_pos_reg[3]_0\ => horiz_pos_debug(3),
      \horiz_pos_reg[4]_0\ => horiz_pos_debug(4),
      \horiz_pos_reg[5]_0\ => horiz_pos_debug(5),
      \horiz_pos_reg[6]_0\ => horiz_pos_debug(6),
      \horiz_pos_reg[7]_0\ => horiz_pos_debug(7),
      \horiz_pos_reg[8]_0\ => horiz_pos_debug(8),
      \horiz_pos_reg[9]_0\ => horiz_pos_debug(9),
      horiz_sync => horiz_sync,
      ip2bus_inputs(0) => \^ip2bus_inputs\(2),
      ip2bus_mstrd_d(31 downto 0) => ip2bus_mstrd_d(31 downto 0),
      ip2bus_otputs(1) => ip2bus_otputs(3),
      ip2bus_otputs(0) => ip2bus_otputs(0),
      next_in_debug => next_in_debug,
      next_out_debug => next_out_debug,
      \out\ => vert_sync_delayed_4_debug,
      red(4 downto 0) => red(4 downto 0),
      reset => reset,
      shift_reg_debug(31 downto 0) => shift_reg_debug(31 downto 0),
      state_5_reg_0 => inst_n_35,
      state_5_reg_1 => data_valid_in_debug,
      vert_sync => vert_sync,
      vert_sync_delayed_1_debug => vert_sync_delayed_1_debug,
      vert_sync_delayed_2_debug => vert_sync_delayed_2_debug,
      vert_sync_delayed_3_debug => vert_sync_delayed_3_debug,
      vert_sync_delayed_5_debug => vert_sync_delayed_5_debug,
      \writeNextPlusOne_reg[0]\ => \writeNextPlusOne_reg[10]_i_4_n_0\,
      \xBlend_reg[2]\(3) => inst_n_62,
      \xBlend_reg[2]\(2) => inst_n_63,
      \xBlend_reg[2]\(1) => inst_n_64,
      \xBlend_reg[2]\(0) => inst_n_65,
      \xBlend_reg[3]\(3) => inst_n_51,
      \xBlend_reg[3]\(2) => inst_n_52,
      \xBlend_reg[3]\(1) => inst_n_53,
      \xBlend_reg[3]\(0) => inst_n_54,
      \xBlend_reg[4]\(3) => inst_n_44,
      \xBlend_reg[4]\(2) => inst_n_45,
      \xBlend_reg[4]\(1) => inst_n_46,
      \xBlend_reg[4]\(0) => inst_n_47,
      \xBlend_reg[4]_0\(3) => inst_n_55,
      \xBlend_reg[4]_0\(2) => inst_n_56,
      \xBlend_reg[4]_0\(1) => inst_n_57,
      \xBlend_reg[4]_0\(0) => inst_n_58,
      \xBlend_reg[5]\(3) => inst_n_66,
      \xBlend_reg[5]\(2) => inst_n_67,
      \xBlend_reg[5]\(1) => inst_n_68,
      \xBlend_reg[5]\(0) => inst_n_69,
      \xBlend_reg[6]\(0) => inst_n_72,
      \xBlend_reg[7]\(1) => inst_n_49,
      \xBlend_reg[7]\(0) => inst_n_50,
      \xBlend_reg[7]_0\(0) => inst_n_59,
      \xBlend_reg[7]_1\(1) => inst_n_60,
      \xBlend_reg[7]_1\(0) => inst_n_61,
      \yScaleAmount_reg[6]\ => \yScaleAmount_reg[24]_i_4_n_0\
    );
\writeNextPlusOne_reg[10]_i_4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => inst_n_34,
      CLR => inst_n_35,
      D => '1',
      Q => \writeNextPlusOne_reg[10]_i_4_n_0\
    );
\yScaleAmount_reg[24]_i_4\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => inst_n_35,
      D => '1',
      Q => \yScaleAmount_reg[24]_i_4_n_0\
    );
end STRUCTURE;
