#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 24 11:48:55 2018
# Process ID: 16732
# Current directory: H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.runs/synth_1
# Command line: vivado.exe -log Camera_Emulator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Camera_Emulator.tcl
# Log file: H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.runs/synth_1/Camera_Emulator.vds
# Journal file: H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Camera_Emulator.tcl -notrace
Command: synth_design -top Camera_Emulator -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 387.324 ; gain = 99.164
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset_n is neither a static name nor a globally static expression [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:154]
WARNING: [Synth 8-1565] actual for formal port rdclock is neither a static name nor a globally static expression [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:173]
WARNING: [Synth 8-1565] actual for formal port wrclock is neither a static name nor a globally static expression [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:175]
INFO: [Synth 8-638] synthesizing module 'Camera_Emulator' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Emulator.vhd:49]
INFO: [Synth 8-3491] module 'Img_Generator' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Img_Generator.vhd:34' bound to instance 'Img_Generator_Inst' of component 'Img_Generator' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Emulator.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Img_Generator' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Img_Generator.vhd:48]
INFO: [Synth 8-3491] module 'Camera_Clock_Generator' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Clock_Generator.vhd:34' bound to instance 'Camera_Clock_Generator_inst' of component 'Camera_Clock_Generator' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Img_Generator.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Camera_Clock_Generator' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Clock_Generator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Camera_Clock_Generator' (1#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Clock_Generator.vhd:40]
INFO: [Synth 8-3491] module 'Pixel_Generator' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Pixel_Generator.vhd:34' bound to instance 'Pixel_Generator_inst' of component 'Pixel_Generator' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Img_Generator.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Pixel_Generator' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Pixel_Generator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Pixel_Generator' (2#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Pixel_Generator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Img_Generator' (3#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Img_Generator.vhd:48]
INFO: [Synth 8-3491] module 'HDMI_V1' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:26' bound to instance 'HDMI_V1_Inst' of component 'HDMI_V1' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Emulator.vhd:116]
INFO: [Synth 8-638] synthesizing module 'HDMI_V1' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:53]
INFO: [Synth 8-637] synthesizing blackbox instance 'vga_pll_inst' of component 'vga_pll_zedboard' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:140]
INFO: [Synth 8-3491] module 'i2c_sender' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/i2c_sender.vhd:10' bound to instance 'i2c_sender_inst' of component 'i2c_sender' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:145]
INFO: [Synth 8-638] synthesizing module 'i2c_sender' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/i2c_sender.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender' (4#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/i2c_sender.vhd:19]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/vga_controller.vhd:26' bound to instance 'vga_controller_inst' of component 'vga_controller' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:152]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/vga_controller.vhd:48]
	Parameter h_pulse bound to: 96 - type: integer 
	Parameter h_bp bound to: 48 - type: integer 
	Parameter h_pixels bound to: 640 - type: integer 
	Parameter h_fp bound to: 16 - type: integer 
	Parameter h_pol bound to: 1'b0 
	Parameter v_pulse bound to: 2 - type: integer 
	Parameter v_bp bound to: 33 - type: integer 
	Parameter v_pixels bound to: 480 - type: integer 
	Parameter v_fp bound to: 10 - type: integer 
	Parameter v_pol bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (5#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/vga_controller.vhd:48]
INFO: [Synth 8-3491] module 'capture_logic' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/new/capture_logic.vhd:34' bound to instance 'capture_logic_Inst' of component 'capture_logic' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:161]
INFO: [Synth 8-638] synthesizing module 'capture_logic' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/new/capture_logic.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'capture_logic' (6#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/new/capture_logic.vhd:44]
INFO: [Synth 8-3491] module 'frame_buffer' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:26' bound to instance 'frame_buffer_Inst' of component 'frame_buffer' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:170]
INFO: [Synth 8-638] synthesizing module 'frame_buffer' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:40]
WARNING: [Synth 8-614] signal 'data_out2' is read in the process but is not in the sensitivity list [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:81]
INFO: [Synth 8-3491] module 'Dual_Port_BRAM' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.runs/synth_1/.Xil/Vivado-16732-LAPTOP-H0UJ14FD/realtime/Dual_Port_BRAM_stub.vhdl:5' bound to instance 'Dual_Port_BRAM_Inst0' of component 'Dual_Port_BRAM' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Dual_Port_BRAM' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.runs/synth_1/.Xil/Vivado-16732-LAPTOP-H0UJ14FD/realtime/Dual_Port_BRAM_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Dual_Port_BRAM' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.runs/synth_1/.Xil/Vivado-16732-LAPTOP-H0UJ14FD/realtime/Dual_Port_BRAM_stub.vhdl:5' bound to instance 'Dual_Port_BRAM_Inst1' of component 'Dual_Port_BRAM' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:115]
INFO: [Synth 8-3491] module 'Dual_Port_BRAM_1' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.runs/synth_1/.Xil/Vivado-16732-LAPTOP-H0UJ14FD/realtime/Dual_Port_BRAM_1_stub.vhdl:5' bound to instance 'Dual_Port_BRAM_Inst2' of component 'Dual_Port_BRAM_1' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Dual_Port_BRAM_1' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.runs/synth_1/.Xil/Vivado-16732-LAPTOP-H0UJ14FD/realtime/Dual_Port_BRAM_1_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'frame_buffer' (7#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:40]
INFO: [Synth 8-3491] module 'ov7670_controller' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_controller.vhd:12' bound to instance 'ov7670_controller_Inst' of component 'ov7670_controller' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:179]
INFO: [Synth 8-638] synthesizing module 'ov7670_controller' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_controller.vhd:25]
INFO: [Synth 8-3491] module 'i2c_sender_cam' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/i2c_sender_cam.vhd:24' bound to instance 'Inst_i2c_sender_cam' of component 'i2c_sender_cam' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_controller.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i2c_sender_cam' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/i2c_sender_cam.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender_cam' (8#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/i2c_sender_cam.vhd:35]
INFO: [Synth 8-3491] module 'ov7670_registers' declared at 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_registers.vhd:24' bound to instance 'Inst_ov7670_registers' of component 'ov7670_registers' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_controller.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ov7670_registers' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_registers.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ov7670_registers' (9#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_registers.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ov7670_controller' (10#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/ov7670_controller.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'HDMI_V1' (11#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Camera_Emulator' (12#1) [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/Camera_Emulator.vhd:49]
WARNING: [Synth 8-3331] design frame_buffer has unconnected port data_in[8]
WARNING: [Synth 8-3331] design frame_buffer has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Img_Generator has unconnected port cam_siod
WARNING: [Synth 8-3331] design Img_Generator has unconnected port cam_pwdn
WARNING: [Synth 8-3331] design Img_Generator has unconnected port cam_reset
WARNING: [Synth 8-3331] design Img_Generator has unconnected port cam_sioc
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 439.664 ; gain = 151.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 439.664 ; gain = 151.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 439.664 ; gain = 151.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/Dual_Port_BRAM_1/Dual_Port_BRAM_1/Dual_Port_BRAM_1_in_context.xdc] for cell 'HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst2'
Finished Parsing XDC File [h:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/Dual_Port_BRAM_1/Dual_Port_BRAM_1/Dual_Port_BRAM_1_in_context.xdc] for cell 'HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst2'
Parsing XDC File [h:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/Dual_Port_BRAM/Dual_Port_BRAM/Dual_Port_BRAM_in_context.xdc] for cell 'HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst0'
Finished Parsing XDC File [h:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/Dual_Port_BRAM/Dual_Port_BRAM/Dual_Port_BRAM_in_context.xdc] for cell 'HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst0'
Parsing XDC File [h:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/Dual_Port_BRAM/Dual_Port_BRAM/Dual_Port_BRAM_in_context.xdc] for cell 'HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst1'
Finished Parsing XDC File [h:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/ip/Dual_Port_BRAM/Dual_Port_BRAM/Dual_Port_BRAM_in_context.xdc] for cell 'HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst1'
Parsing XDC File [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/constrs_1/imports/Camera_Emulator/video_project_constraints.xdc]
Finished Parsing XDC File [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/constrs_1/imports/Camera_Emulator/video_project_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/constrs_1/imports/Camera_Emulator/video_project_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Camera_Emulator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Camera_Emulator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 800.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 800.941 ; gain = 512.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 800.941 ; gain = 512.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_V1_Inst/frame_buffer_Inst/Dual_Port_BRAM_Inst1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 800.941 ; gain = 512.781
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "busy_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finished" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tristate_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tristate_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_value_pairs" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element address_reg_rep was removed.  [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/i2c_sender.vhd:114]
INFO: [Synth 8-5545] ROM "wAddress_tmp1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/sources_1/imports/src/frame_buffer.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'rdaddress_tmp_reg' [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/HDMI.vhd:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 800.941 ; gain = 512.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               29 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 19    
	   4 Input     29 Bit        Muxes := 1     
	   6 Input     29 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	  65 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 19    
	   4 Input     29 Bit        Muxes := 1     
	   6 Input     29 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	  65 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 11    
Module capture_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module frame_buffer 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module i2c_sender_cam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ov7670_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "wAddress_tmp1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Inst_i2c_sender_cam/divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c_sender_cam/taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_ov7670_registers/finished" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP rdaddress_tmp0, operation Mode is: C+A*(B:0x280).
DSP Report: operator rdaddress_tmp0 is absorbed into DSP rdaddress_tmp0.
DSP Report: operator rdaddress_tmp1 is absorbed into DSP rdaddress_tmp0.
WARNING: [Synth 8-3331] design frame_buffer has unconnected port data_in[8]
WARNING: [Synth 8-3331] design frame_buffer has unconnected port data_in[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HDMI_V1_Inst/i2c_sender_inst/tristate_sr_reg[0] )
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[25]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[26]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[27]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[28]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[29]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[30]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[31]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[20]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[21]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[22]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[23]' (FDCE) to 'HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[24] )
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[10]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[11]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[12]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[13]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[14]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[15]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[16]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[17]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[18]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[19]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[20]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[21]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[22]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[23]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[24]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[25]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[26]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[27]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[28]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[29]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/row_reg[30]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/row_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HDMI_V1_Inst/vga_controller_inst/row_reg[31] )
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[10]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[11]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[12]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[13]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[14]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[15]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[16]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[17]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[18]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[19]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[20]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[21]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[22]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[23]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[24]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[25]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[26]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[27]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[28]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[29]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/vga_controller_inst/column_reg[30]' (FDCE) to 'HDMI_V1_Inst/vga_controller_inst/column_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HDMI_V1_Inst/vga_controller_inst/column_reg[31] )
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/frame_buffer_Inst/data_out_reg[0]' (LD) to 'HDMI_V1_Inst/frame_buffer_Inst/data_out_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HDMI_V1_Inst/frame_buffer_Inst/data_out_reg[8] )
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/i2c_sender_inst/address_reg[7]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/i2c_sender_inst/address_reg[6]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/i2c_sender_inst/tristate_sr_reg[0]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/vga_controller_inst/column_reg[31]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/vga_controller_inst/row_reg[31]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[24]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/capture_logic_Inst/wAddress_tmp_reg[19]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/capture_logic_Inst/data_tmp_reg[8]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/capture_logic_Inst/data_tmp_reg[0]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/frame_buffer_Inst/data_out_reg[8]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/sioc_reg) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[31]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[30]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[29]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[28]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[27]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[26]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[25]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[24]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[23]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[22]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[21]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[20]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[19]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[18]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[17]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[16]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[15]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[14]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[13]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[12]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[11]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[10]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[9]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[8]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[7]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[6]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[5]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[4]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[3]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[2]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[1]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/ov7670_controller_Inst/Inst_i2c_sender_cam/data_sr_reg[0]) is unused and will be removed from module Camera_Emulator.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HDMI_V1_Inst/capture_logic_Inst/we_tmp_C )
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[0]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[1]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[2]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[3]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[4]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[4]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[5]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[5]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[6]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[6]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[7]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[7]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[8]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[8]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[9]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[9]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[10]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[10]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[11]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[11]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[12]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[12]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[13]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[13]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[14]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[14]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[15]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[16]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[16]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[17]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[17]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[18]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[18]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[19]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[19]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[20]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[20]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[21]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[21]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[22]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[22]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[23]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[23]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[24]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[24]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[25]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[25]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[26]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[26]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[27]'
INFO: [Synth 8-3886] merging instance 'HDMI_V1_Inst/i2c_sender_inst/clk_first_quarter_reg[27]' (FDE) to 'HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[28]'
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/i2c_sender_inst/clk_last_quarter_reg[0]) is unused and will be removed from module Camera_Emulator.
WARNING: [Synth 8-3332] Sequential element (HDMI_V1_Inst/capture_logic_Inst/we_tmp_C) is unused and will be removed from module Camera_Emulator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 800.941 ; gain = 512.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HDMI_V1     | C+A*(B:0x280) | 19     | 11     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/vga_controller.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/vga_controller.vhd:71]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 845.570 ; gain = 557.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 846.441 ; gain = 558.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/vga_controller.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.srcs/sources_1/imports/src/vga_controller.vhd:71]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 872.691 ; gain = 584.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop HDMI_V1_Inst/i2c_sender_inst/tristate_sr_reg[28] is being inverted and renamed to HDMI_V1_Inst/i2c_sender_inst/tristate_sr_reg[28]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 872.691 ; gain = 584.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 872.691 ; gain = 584.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 872.691 ; gain = 584.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 872.691 ; gain = 584.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 872.691 ; gain = 584.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 872.691 ; gain = 584.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Camera_Emulator | HDMI_V1_Inst/i2c_sender_inst/tristate_sr_reg[28] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Camera_Emulator | HDMI_V1_Inst/i2c_sender_inst/tristate_sr_reg[18] | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+----------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |vga_pll_zedboard       |         1|
|2     |Dual_Port_BRAM         |         2|
|3     |Dual_Port_BRAM_1       |         1|
|4     |Camera_Clock_Generator |         1|
|5     |Pixel_Generator        |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |Camera_Clock_Generator  |     1|
|2     |Dual_Port_BRAM_1_bbox_4 |     1|
|3     |Dual_Port_BRAM_bbox_2   |     1|
|4     |Dual_Port_BRAM_bbox_3   |     1|
|5     |Pixel_Generator         |     1|
|6     |vga_pll_zedboard_bbox_1 |     1|
|7     |CARRY4                  |    52|
|8     |DSP48E1                 |     1|
|9     |LUT1                    |    37|
|10    |LUT2                    |   144|
|11    |LUT3                    |   111|
|12    |LUT4                    |    73|
|13    |LUT5                    |    83|
|14    |LUT6                    |   111|
|15    |MUXF7                   |     3|
|16    |SRL16E                  |     3|
|17    |FDCE                    |    76|
|18    |FDPE                    |     2|
|19    |FDRE                    |   148|
|20    |FDSE                    |    93|
|21    |LD                      |    33|
|22    |LDC                     |     1|
|23    |IBUF                    |     4|
|24    |OBUF                    |    22|
|25    |OBUFT                   |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+----------------------------+------------------+------+
|      |Instance                    |Module            |Cells |
+------+----------------------------+------------------+------+
|1     |top                         |                  |  1052|
|2     |  HDMI_V1_Inst              |HDMI_V1           |  1010|
|3     |    capture_logic_Inst      |capture_logic     |   258|
|4     |    frame_buffer_Inst       |frame_buffer      |    75|
|5     |    i2c_sender_inst         |i2c_sender        |   319|
|6     |    ov7670_controller_Inst  |ov7670_controller |   230|
|7     |      Inst_i2c_sender_cam   |i2c_sender_cam    |   120|
|8     |      Inst_ov7670_registers |ov7670_registers  |   109|
|9     |    vga_controller_inst     |vga_controller    |   103|
|10    |  Img_Generator_Inst        |Img_Generator     |    14|
+------+----------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 872.691 ; gain = 584.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 872.691 ; gain = 223.254
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 872.691 ; gain = 584.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 33 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 872.691 ; gain = 590.629
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'H:/student job/Lab work/lab3/Camera_Emulation_Project_v2_lab3/Camera_Emulation_Project_v2_lab3.runs/synth_1/Camera_Emulator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Camera_Emulator_utilization_synth.rpt -pb Camera_Emulator_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 872.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Aug 24 11:50:31 2018...
