# ğŸ”„ Synchronous Up-Down Counter (Range: 5 to 31)

This project implements a **synchronous up-down counter** in Verilog that counts between **5 and 31 (inclusive)** with wrap-around behavior.  
The counter can be **loaded with a custom value**, reset to `5`, and configured to **count up or down**.

---

## âœ¨ Features
- â±ï¸ **Synchronous design** with clocked operation.  
- ğŸ”„ **Up/Down counting** controlled by `mode` input.  
- ğŸ¯ **Range-limited counter** (wraps between 5 and 31).  
- ğŸ“¥ **Load functionality** for custom initialization.  
- ğŸ§ª Testbench included for verification.  

---

## ğŸ“‚ Files Included
- `sync_updown_counter_5to31.v` â†’ RTL design of the counter.  
- `sync_updown_counter_5to31_tb.v` â†’ Testbench for simulation.  
- `README.md` â†’ Documentation (this file).  

---

## âš™ï¸ Counter Design

### ğŸ”¹ Inputs
- **clk** â†’ Clock signal.  
- **rst** â†’ Synchronous reset (resets counter to 5).  
- **load** â†’ Enables loading a custom value (`i`).  
- **mode** â†’ Select counting direction:  
  - `1` â†’ Count **up**.  
  - `0` â†’ Count **down**.  
- **i[4:0]** â†’ Input value for loading (must be within range 5â€“31).  

### ğŸ”¹ Outputs
- **q[4:0]** â†’ Current counter value.  

### ğŸ”¹ Behavior
- On `rst`, counter initializes to **5**.  
- If `load` is enabled, `i` is loaded into the counter (only if within 5â€“31).  
- If `mode=1` â†’ counter counts up, wraps from **31 â†’ 5**.  
- If `mode=0` â†’ counter counts down, wraps from **5 â†’ 31**.  

---

## ğŸ“Š Simulation

The provided **testbench** applies reset, load, and mode signals to verify functionality.

### Example Simulation Flow
```text
Time    Action
0ns     Reset applied â†’ q=5
30ns    Load value 8 â†’ q=8
120ns   Mode=1 (Up counting starts)
200ns   q wraps from 31 â†’ 5
```

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim
```tcl
vlog sync_updown_counter_5to31.v sync_updown_counter_5to31_tb.v
vsim -c sync_updown_counter_5to31_tb
run -all
```

---

## ğŸ”¹ License
This project is licensed under the MIT License â€“ see the [LICENSE](../LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
 ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)  
âœ‰ï¸ hithaishisr2002@gmail.com
