0 1 1 the
1 2 2 output
2 3 3 data
3 4 4 of
4 5 5 latch
5 6 6 circuits
6 7 7 21
7 8 8 and
8 9 9 22
9 10 10 are
10 11 11 maintained
11 12 12 until
12 13 13 a
13 14 14 subsequent
14 15 15 clock
15 16 16 signal
16 17 17 ck
17 18 18 is
18 19 19 applied
19 20 20 .
19