// Seed: 1650881214
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output wor id_3,
    input tri id_4,
    input tri0 id_5,
    output uwire module_0,
    input wor id_7,
    output wire id_8,
    input supply1 id_9,
    output wor id_10,
    input wor id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    input tri id_15
);
  assign id_6 = id_5;
  wire id_17;
  assign id_6 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    input wire id_3
);
  tri1 id_5 = id_0;
  wire id_6;
  id_7(
      1, 1, {1, id_2} == id_0, 1
  );
  wire id_8;
  module_0(
      id_2, id_0, id_5, id_5, id_3, id_5, id_5, id_2, id_5, id_3, id_5, id_0, id_3, id_3, id_2, id_2
  );
endmodule
