Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Dec 02 17:12:59 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    66 |
| Unused register locations in slices containing registers |   164 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              71 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             331 |          115 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             506 |          172 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                      Enable Signal                      |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/n_initialized_reg_i_2_n_1 |                                                         |                                                                |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_TXD_FSM/n_attempts                          | U_LEFT_DEBOUNCE/SR[0]                                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_ASYNCH_TX/U_BAUD_PULSE/E[0]                           | U_ASYNCH_TX/U_BIT_COUNTER/Q[3]_i_1__6_n_1                      |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/E[0]                 | U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__4_n_1            |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_SRC_MAC_FSM/n_src_mac[6]                              | U_LEFT_DEBOUNCE/debounced_reset                                |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_FCS_VERIFICATION/startCount                 | U_RXD_MOD/U_FCS_VERIFICATION/U_COUNT_BYTE/Q[3]_i_1__8_n_1      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_MAN_TXD/U_FSM/E[0]                          | U_TXD_MOD/U_MAN_TXD/U_FSM/Q_reg[3][0]                          |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_MAN_TXD/U_FSM/Q_reg[3]_1[0]                 | U_TXD_MOD/U_MAN_TXD/U_WAIT_BIT_COUNTER/Q[3]_i_1__5_n_1         |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_SRC_MAC_FSM/n_src_mac[2]                              | U_LEFT_DEBOUNCE/debounced_reset                                |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/corroborating0_out | U_RXD_MOD/U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1_n_1        |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_UART_RXD/U_FSM/bit_count[3]_i_1_n_1                   | U_LEFT_DEBOUNCE/debounced_reset                                |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_DATA_REG/shreg0                             | U_RXD_MOD/U_MAN_RECEIVER/U_BYTE_COUNTER/Q[3]_i_1__0_n_1        |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_FCS_FORMATION/startCount                    | U_TXD_MOD/U_FCS_FORMATION/U_COUNT_BYTE/Q[3]_i_1__7_n_1         |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                                          | U_UART_RXD/U_FSM/count[4]_i_2_n_1                       | U_LEFT_DEBOUNCE/debounced_reset                                |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/Q_reg[5]             | U_RXD_MOD/U_MAN_RECEIVER/U_SYNC/U_BIT_RECOG_COUNT/Q[5]_i_1_n_1 |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/Q_reg[5]             | U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1        |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/Q_reg[5]             | U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER_PRE/Q[5]_i_1__1_n_1    |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_DATA_REG/shreg0                             | U_RXD_MOD/U_MAN_RECEIVER/U_STRT_RECEIVE_PULSE/SR[0]            |                1 |              7 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_DATA_REG/shreg0                             | U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER_PRE/SR[0]              |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_TRANSMIT_FSM/E[0]                           | U_LEFT_DEBOUNCE/debounced_reset                                |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_TRANSMIT_FSM/U_PRE_COUNTER/E[0]             | U_LEFT_DEBOUNCE/SR[0]                                          |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_TXD_FSM/q_reg[10][0]                        |                                                                |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_TXD_FSM/p_0_in_0                            | U_TXD_MOD/U_TXD_FSM/x_reg[8][0]                                |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_FCS_FORMATION/startCount                    | U_TXD_MOD/U_TXD_FSM/x_reg[8][0]                                |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_RXD_FSM/RERRCNT_reg[7]                      | U_LEFT_DEBOUNCE/debounced_reset                                |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RRD_SINGLE_PULSE/rp0                                  | U_RXD_MOD/U_STORAGE_FSM/wp_reg[7]                              |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_RXD_FSM/E[0]                                | U_RXD_MOD/U_RXD_FSM/SR[0]                                      |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_UART_RXD/U_FSM/data_en                                | U_LEFT_DEBOUNCE/debounced_reset                                |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_TXD_FSM/E[0]                                | U_LEFT_DEBOUNCE/debounced_reset                                |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_FCS_VERIFICATION/startCount                 | U_RXD_MOD/U_RXD_FSM/SR[0]                                      |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_WRITE_PULSER/E[0]                                     | U_LEFT_DEBOUNCE/debounced_reset                                |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_WRITE_PULSE/source_reg[7][0]                | U_LEFT_DEBOUNCE/debounced_reset                                |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_STORAGE_FSM/__0_n_1                         | U_RXD_MOD/U_RXD_FSM/reset1                                     |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_WRITE_PULSE/dest_reg[0][0]                  | U_LEFT_DEBOUNCE/debounced_reset                                |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_WRITE_PULSE/E[0]                            | U_LEFT_DEBOUNCE/debounced_reset                                |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_BRAM_WRITING/E[0]                           | U_LEFT_DEBOUNCE/debounced_reset                                |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_TRANSMIT_FSM/n_d_count                      | U_LEFT_DEBOUNCE/SR[0]                                          |                5 |              9 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_TXD_FSM/w_addr0                             | U_TXD_MOD/U_TXD_FSM/w_addr_reg[0][0]                           |                4 |              9 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_RXD_MOD/U_STORAGE_FSM/wp_reg[7]                              |                4 |              9 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_MAN_TXD_RDY_PULSE/man_txd_rdy_pulse         | U_TXD_MOD/U_MAN_TXD/U_FSM/continuous_frames_sent_reg[0]_0[0]   |                2 |             10 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_UART_RXD/U_FSM/SR[0]                                         |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG                                          | U_TXD_MOD/U_BIT_PERIOD_CLK/E[0]                         | U_TXD_MOD/U_TXD_FSM/q_reg[10][0]                               |                3 |             11 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_TXD_MOD/U_MAN_TXD/U_FSM/enb_reg_0[0]                         |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_0_2_i_1_n_1        |                                                                |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2_i_1_n_1         |                                                                |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_1_n_1           |                                                                |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_TXD_MOD/U_MAN_TXD/U_FSM/q_reg[10][0]                         |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_TXD_MOD/U_TXD_FSM/q_reg[10][0]                               |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2_i_1_n_1        |                                                                |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_ASYNCH_TX/U_FSM/SR[0]                                        |                3 |             15 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/Q_reg[5]             | U_RXD_MOD/reset04_out                                          |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/Q_reg[5]             | U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/SR[0]                       |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/Q_reg[5]             | U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/SS[0]                       |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/Q_reg[5]             | U_LEFT_DEBOUNCE/SS[0]                                          |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_LEFT_DEBOUNCE/SR[0]                                          |               10 |             18 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_RIGHT_DEBOUNCE/count_reg[26]_i_1__2_n_1                      |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_UP_DEBOUNCE/count_reg[26]_i_1_n_1                            |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_LEFT_DEBOUNCE/count_reg[26]_i_1__1_n_1                       |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_DOWN_DEBOUNCE/count_reg[26]_i_1__0_n_1                       |                6 |             27 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_SYNC/E[0]                    | U_LEFT_DEBOUNCE/debounced_reset                                |                9 |             29 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_LEFT_DEBOUNCE/q_reg[31]                                      |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/E[0]             | U_ACK_INTERFACE/SR[0]                                          |                8 |             33 |
|  n_0_1113_BUFG                                                |                                                         | U_LEFT_DEBOUNCE/debounced_reset                                |               15 |             35 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         | U_LEFT_DEBOUNCE/debounced_reset                                |               32 |             68 |
|  CLK100MHZ_IBUF_BUFG                                          |                                                         |                                                                |               39 |             70 |
|  CLK100MHZ_IBUF_BUFG                                          | U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/Q_reg[5]             | U_LEFT_DEBOUNCE/debounced_reset                                |               55 |            128 |
+---------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


