	component project1 is
		port (
			clk_clk            : in  std_logic                    := 'X';             -- clk
			buttons_export     : in  std_logic_vector(2 downto 0) := (others => 'X'); -- export
			leds_column_export : out std_logic_vector(4 downto 0);                    -- export
			reset_reset_n      : in  std_logic                    := 'X';             -- reset_n
			leds_line_export   : out std_logic_vector(7 downto 0);                    -- export
			lcd_db             : out std_logic_vector(7 downto 0);                    -- db
			lcd_en             : out std_logic;                                       -- en
			lcd_rw             : out std_logic;                                       -- rw
			lcd_rs             : out std_logic;                                       -- rs
			lcd_bl             : out std_logic                                        -- bl
		);
	end component project1;

