

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_j2'
================================================================
* Date:           Mon Sep  4 23:10:37 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j2    |       61|       61|        18|          4|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 4, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v47 = alloca i32 1"   --->   Operation 21 'alloca' 'v47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 22 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln11_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln11"   --->   Operation 23 'read' 'trunc_ln11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub_ln71_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln71"   --->   Operation 24 'read' 'sub_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln68_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln68"   --->   Operation 25 'read' 'zext_ln68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inp_sumRow_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %inp_sumRow_load"   --->   Operation 26 'read' 'inp_sumRow_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln68_cast = zext i4 %zext_ln68_read"   --->   Operation 27 'zext' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j2"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %inp_sumRow_load_read, i32 %v47"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j2_1 = load i4 %j2" [bert_layer.cpp:69]   --->   Operation 31 'load' 'j2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln68_cast"   --->   Operation 32 'getelementptr' 'inp_sumRow_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp_eq  i4 %j2_1, i4 12" [bert_layer.cpp:69]   --->   Operation 33 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln69 = add i4 %j2_1, i4 1" [bert_layer.cpp:69]   --->   Operation 35 'add' 'add_ln69' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc25.i.split, void %for.inc28.i.exitStub" [bert_layer.cpp:69]   --->   Operation 36 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %j2_1" [bert_layer.cpp:71]   --->   Operation 37 'zext' 'zext_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln71 = add i6 %sub_ln71_read, i6 %zext_ln71" [bert_layer.cpp:71]   --->   Operation 38 'add' 'add_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i6 %add_ln71" [bert_layer.cpp:71]   --->   Operation 39 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v84_addr = getelementptr i32 %v84, i64 0, i64 %zext_ln71_1" [bert_layer.cpp:71]   --->   Operation 40 'getelementptr' 'v84_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v84_1_addr = getelementptr i32 %v84_1, i64 0, i64 %zext_ln71_1" [bert_layer.cpp:71]   --->   Operation 41 'getelementptr' 'v84_1_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v84_2_addr = getelementptr i32 %v84_2, i64 0, i64 %zext_ln71_1" [bert_layer.cpp:71]   --->   Operation 42 'getelementptr' 'v84_2_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v84_3_addr = getelementptr i32 %v84_3, i64 0, i64 %zext_ln71_1" [bert_layer.cpp:71]   --->   Operation 43 'getelementptr' 'v84_3_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%v84_load = load i6 %v84_addr" [bert_layer.cpp:71]   --->   Operation 44 'load' 'v84_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%v84_1_load = load i6 %v84_1_addr" [bert_layer.cpp:71]   --->   Operation 45 'load' 'v84_1_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%v84_2_load = load i6 %v84_2_addr" [bert_layer.cpp:71]   --->   Operation 46 'load' 'v84_2_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%v84_3_load = load i6 %v84_3_addr" [bert_layer.cpp:71]   --->   Operation 47 'load' 'v84_3_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 48 [1/1] (0.95ns)   --->   "%switch_ln73 = switch i2 %trunc_ln11_read, void %arrayidx123.i31.case.3, i2 0, void %arrayidx123.i31.case.0, i2 1, void %arrayidx123.i31.case.1, i2 2, void %arrayidx123.i31.case.2" [bert_layer.cpp:73]   --->   Operation 48 'switch' 'switch_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.95>
ST_1 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln69_1 = icmp_eq  i4 %add_ln69, i4 12" [bert_layer.cpp:69]   --->   Operation 49 'icmp' 'icmp_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69_1, void %ifFalse, void %ifTrue" [bert_layer.cpp:69]   --->   Operation 50 'br' 'br_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln69 = store i4 %add_ln69, i4 %j2" [bert_layer.cpp:69]   --->   Operation 51 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%v84_load = load i6 %v84_addr" [bert_layer.cpp:71]   --->   Operation 52 'load' 'v84_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%v84_1_load = load i6 %v84_1_addr" [bert_layer.cpp:71]   --->   Operation 53 'load' 'v84_1_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%v84_2_load = load i6 %v84_2_addr" [bert_layer.cpp:71]   --->   Operation 54 'load' 'v84_2_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%v84_3_load = load i6 %v84_3_addr" [bert_layer.cpp:71]   --->   Operation 55 'load' 'v84_3_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%v44 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v84_load, i32 %v84_1_load, i32 %v84_2_load, i32 %v84_3_load, i2 %trunc_ln11_read" [bert_layer.cpp:71]   --->   Operation 56 'mux' 'v44' <Predicate = (!icmp_ln69)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 57 [10/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 57 'fexp' 'v46' <Predicate = (!icmp_ln69)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 58 [9/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 58 'fexp' 'v46' <Predicate = (!icmp_ln69)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 59 [8/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 59 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 60 [7/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 60 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 61 [6/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 61 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 62 [5/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 62 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 63 [4/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 63 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 64 [3/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 64 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 65 [2/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 65 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [bert_layer.cpp:70]   --->   Operation 66 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [bert_layer.cpp:69]   --->   Operation 67 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/10] (7.14ns)   --->   "%v46 = fexp i32 @llvm.exp.f32, i32 %v44" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 68 'fexp' 'v46' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %v46, i6 %v84_2_addr" [bert_layer.cpp:73]   --->   Operation 69 'store' 'store_ln73' <Predicate = (trunc_ln11_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx123.i31.exit" [bert_layer.cpp:73]   --->   Operation 70 'br' 'br_ln73' <Predicate = (trunc_ln11_read == 2)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %v46, i6 %v84_1_addr" [bert_layer.cpp:73]   --->   Operation 71 'store' 'store_ln73' <Predicate = (trunc_ln11_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx123.i31.exit" [bert_layer.cpp:73]   --->   Operation 72 'br' 'br_ln73' <Predicate = (trunc_ln11_read == 1)> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %v46, i6 %v84_addr" [bert_layer.cpp:73]   --->   Operation 73 'store' 'store_ln73' <Predicate = (trunc_ln11_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx123.i31.exit" [bert_layer.cpp:73]   --->   Operation 74 'br' 'br_ln73' <Predicate = (trunc_ln11_read == 0)> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %v46, i6 %v84_3_addr" [bert_layer.cpp:73]   --->   Operation 75 'store' 'store_ln73' <Predicate = (trunc_ln11_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx123.i31.exit" [bert_layer.cpp:73]   --->   Operation 76 'br' 'br_ln73' <Predicate = (trunc_ln11_read == 3)> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%v47_load = load i32 %v47" [bert_layer.cpp:76]   --->   Operation 77 'load' 'v47_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [5/5] (7.25ns)   --->   "%v48 = fadd i32 %v47_load, i32 %v46" [bert_layer.cpp:76]   --->   Operation 78 'fadd' 'v48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 79 [4/5] (7.25ns)   --->   "%v48 = fadd i32 %v47_load, i32 %v46" [bert_layer.cpp:76]   --->   Operation 79 'fadd' 'v48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 80 [3/5] (7.25ns)   --->   "%v48 = fadd i32 %v47_load, i32 %v46" [bert_layer.cpp:76]   --->   Operation 80 'fadd' 'v48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 81 [2/5] (7.25ns)   --->   "%v48 = fadd i32 %v47_load, i32 %v46" [bert_layer.cpp:76]   --->   Operation 81 'fadd' 'v48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.84>
ST_17 : Operation 82 [1/5] (7.25ns)   --->   "%v48 = fadd i32 %v47_load, i32 %v46" [bert_layer.cpp:76]   --->   Operation 82 'fadd' 'v48' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln76 = store i32 %v48, i32 %v47" [bert_layer.cpp:76]   --->   Operation 83 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25.i"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln75 = store i32 %v48, i4 %inp_sumRow_addr" [bert_layer.cpp:75]   --->   Operation 85 'store' 'store_ln75' <Predicate = (icmp_ln69_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 86 'br' 'br_ln0' <Predicate = (icmp_ln69_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	'alloca' operation ('j2') [11]  (0 ns)
	'load' operation ('j2', bert_layer.cpp:69) on local variable 'j2' [21]  (0 ns)
	'add' operation ('add_ln71', bert_layer.cpp:71) [29]  (1.83 ns)
	'getelementptr' operation ('v84_addr', bert_layer.cpp:71) [31]  (0 ns)
	'load' operation ('v84_load', bert_layer.cpp:71) on array 'v84' [37]  (3.25 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'load' operation ('v84_load', bert_layer.cpp:71) on array 'v84' [37]  (3.25 ns)
	'mux' operation ('v44', bert_layer.cpp:71) [41]  (1.83 ns)

 <State 3>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [42]  (7.14 ns)

 <State 4>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [42]  (7.14 ns)

 <State 5>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [42]  (7.14 ns)

 <State 6>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [42]  (7.14 ns)

 <State 7>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [42]  (7.14 ns)

 <State 8>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [42]  (7.14 ns)

 <State 9>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [42]  (7.14 ns)

 <State 10>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [42]  (7.14 ns)

 <State 11>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [42]  (7.14 ns)

 <State 12>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v45', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [42]  (7.14 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'load' operation ('v47_load', bert_layer.cpp:76) on local variable 'v47' [57]  (0 ns)
	'fadd' operation ('v48', bert_layer.cpp:76) [58]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v48', bert_layer.cpp:76) [58]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v48', bert_layer.cpp:76) [58]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v48', bert_layer.cpp:76) [58]  (7.26 ns)

 <State 17>: 8.84ns
The critical path consists of the following:
	'fadd' operation ('v48', bert_layer.cpp:76) [58]  (7.26 ns)
	'store' operation ('store_ln76', bert_layer.cpp:76) of variable 'v48', bert_layer.cpp:76 on local variable 'v47' [66]  (1.59 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln75', bert_layer.cpp:75) of variable 'v48', bert_layer.cpp:76 on array 'inp_sumRow' [62]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
