// See LICENSE for license details

package roccaccutils.memutils

import chisel3._
import chisel3.util._

import org.chipsalliance.cde.config.{Parameters, Field}
import freechips.rocketchip.tile.{HasCoreParameters}
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.rocket.{TLBConfig, TLBPTWIO, TLB, MStatus, PRV}
import freechips.rocketchip.util.{DecoupledHelper}
import freechips.rocketchip.rocket.constants.{MemoryOpConstants}
import freechips.rocketchip.rocket.{RAS}
import freechips.rocketchip.tilelink._
import roccaccutils.logger._

case class L2MemHelperParams (
  busBits: Int = 256
)

trait HasL2MemHelperParams {
  implicit val hp: L2MemHelperParams
  def BUS_SZ_BITS = hp.busBits
  def BUS_SZ_BYTES = BUS_SZ_BITS / 8
  def BUS_SZ_BYTES_LG2UP = log2Up(BUS_SZ_BYTES)

  def BUS_BIT_MASK = Fill(BUS_SZ_BITS, 1.U)
  def BUS_BYTE_MASK = Fill(BUS_SZ_BYTES, 1.U)
  def BUS_BYTE_LG2UP_MASK = Fill(BUS_SZ_BYTES_LG2UP, 1.U)
}

class L2ReqInternal(implicit val hp: L2MemHelperParams) extends Bundle with HasL2MemHelperParams {
  val addr = UInt()
  val size = UInt()
  val data = UInt(BUS_SZ_BITS.W)
  val cmd = UInt()
}

class L2RespInternal(implicit val hp: L2MemHelperParams) extends Bundle with HasL2MemHelperParams {
  val data = UInt(BUS_SZ_BITS.W)
}

class L2InternalTracking(implicit val hp: L2MemHelperParams) extends Bundle with HasL2MemHelperParams {
  val addrindex = UInt(BUS_SZ_BYTES_LG2UP.W)
  val tag = UInt()
}

class L2MemHelperBundle(implicit val hp: L2MemHelperParams) extends Bundle with HasL2MemHelperParams {
  val req = Decoupled(new L2ReqInternal)
  val resp = Flipped(Decoupled(new L2RespInternal))
  val no_memops_inflight = Input(Bool())
}

class L2MemHelper(tlbConfig: TLBConfig, printInfo: String = "", numOutstandingReqs: Int = 32, queueRequests: Boolean = true, queueResponses: Boolean = true, printWriteBytes: Boolean = false, logger: Logger = DefaultLogger, busBits: Int = 256)(implicit p: Parameters) extends LazyModule {
  val numOutstandingRequestsAllowed = numOutstandingReqs
  val tlTagBits = log2Ceil(numOutstandingRequestsAllowed)

  lazy val module = new L2MemHelperModule(this, tlbConfig, printInfo, queueRequests, queueResponses, printWriteBytes, logger, busBits)
  val masterNode = TLClientNode(Seq(TLMasterPortParameters.v1(
    Seq(TLMasterParameters.v1(
      name = printInfo,
      sourceId = IdRange(0, numOutstandingRequestsAllowed))))))
}

class L2MemHelperModule(outer: L2MemHelper, tlbConfig: TLBConfig, printInfo: String = "", queueRequests: Boolean = true, queueResponses: Boolean = true, printWriteBytes: Boolean = false, logger: Logger = DefaultLogger, busBits: Int = 256)(implicit p: Parameters) extends LazyModuleImp(outer)
  with HasCoreParameters
  with MemoryOpConstants {

  implicit val hp: L2MemHelperParams = L2MemHelperParams(busBits)

  val io = IO(new Bundle {
    val userif = Flipped(new L2MemHelperBundle)

    val sfence = Input(Bool())
    val ptw = new TLBPTWIO
    val status = Flipped(Valid(new MStatus))
  })

  val (dmem, edge) = outer.masterNode.out.head

  val request_input = Wire(Decoupled(new L2ReqInternal))
  if (!queueRequests) {
    request_input <> io.userif.req
  } else {
    val requestQueue = Module(new Queue(new L2ReqInternal, 4))
    request_input <> requestQueue.io.deq
    requestQueue.io.enq <> io.userif.req
  }

  val response_output = Wire(Decoupled(new L2RespInternal))
  if (!queueResponses) {
    io.userif.resp <> response_output
  } else {
    val responseQueue = Module(new Queue(new L2RespInternal, 4))
    responseQueue.io.enq <> response_output
    io.userif.resp <> responseQueue.io.deq
  }

  val status = Reg(new MStatus)
  when (io.status.valid) {
    logger.logInfo(printInfo + " setting status.dprv to: %x compare %x\n", io.status.bits.dprv, PRV.M.U)
    status := io.status.bits
  }

  val tlb = Module(new TLB(false, log2Ceil(coreDataBytes), tlbConfig)(edge, p))
  tlb.io.req.valid := request_input.valid
  tlb.io.req.bits.vaddr := request_input.bits.addr
  tlb.io.req.bits.size := request_input.bits.size
  tlb.io.req.bits.cmd := request_input.bits.cmd
  tlb.io.req.bits.passthrough := false.B
  val tlb_ready = tlb.io.req.ready && !tlb.io.resp.miss

  io.ptw <> tlb.io.ptw
  tlb.io.ptw.status := status
  tlb.io.sfence.valid := io.sfence
  tlb.io.sfence.bits.rs1 := false.B
  tlb.io.sfence.bits.rs2 := false.B
  tlb.io.sfence.bits.addr := 0.U
  tlb.io.sfence.bits.asid := 0.U
  tlb.io.kill := false.B
  tlb.io.req.bits.prv := 0.U
  tlb.io.req.bits.v := 0.U
  tlb.io.sfence.bits.hv := 0.U
  tlb.io.sfence.bits.hg := 0.U


  val outstanding_req_addr = Module(new Queue(new L2InternalTracking, outer.numOutstandingRequestsAllowed * 4))


  val tags_for_issue_Q = Module(new Queue(UInt(outer.tlTagBits.W), outer.numOutstandingRequestsAllowed * 2))
  // overridden below
  tags_for_issue_Q.io.enq.valid := false.B
  tags_for_issue_Q.io.enq.bits := 0.U

  val tags_init_reg = RegInit(0.U((outer.tlTagBits+1).W))
  when (tags_init_reg =/= (outer.numOutstandingRequestsAllowed).U) {
    tags_for_issue_Q.io.enq.bits := tags_init_reg
    tags_for_issue_Q.io.enq.valid := true.B
    when (tags_for_issue_Q.io.enq.ready) {
      logger.logInfo(printInfo + " tags_for_issue_Q init with value %d\n", tags_for_issue_Q.io.enq.bits)
      tags_init_reg := tags_init_reg + 1.U
    }
  }

  val addr_mask_check = (1.U(64.W) << request_input.bits.size) - 1.U
  val assertcheck = RegNext((!request_input.valid) || ((request_input.bits.addr & addr_mask_check) === 0.U))

  LogUtils.logAndAssert(assertcheck, printInfo + " L2IF: access addr must be aligned to write width\n")

  val global_memop_accepted = RegInit(0.U(64.W))
  when (io.userif.req.fire) {
    global_memop_accepted := global_memop_accepted + 1.U
  }

  val global_memop_sent = RegInit(0.U(64.W))

  val global_memop_ackd = RegInit(0.U(64.W))

  val global_memop_resp_to_user = RegInit(0.U(64.W))

  io.userif.no_memops_inflight := global_memop_accepted === global_memop_ackd

  val free_outstanding_op_slots = (global_memop_sent - global_memop_ackd) < (1 << outer.tlTagBits).U
  val assert_free_outstanding_op_slots = (global_memop_sent - global_memop_ackd) <= (1 << outer.tlTagBits).U

  LogUtils.logAndAssert(assert_free_outstanding_op_slots, printInfo + " L2IF: Too many outstanding requests for tag count.\n")

  when (request_input.fire) {
    global_memop_sent := global_memop_sent + 1.U
  }

  val sendtag = tags_for_issue_Q.io.deq.bits

  when (request_input.bits.cmd === M_XRD) {
    val (legal, bundle) = edge.Get(fromSource=sendtag,
                            toAddress=tlb.io.resp.paddr,
                            lgSize=request_input.bits.size)
    dmem.a.bits := bundle
  } .elsewhen (request_input.bits.cmd === M_XWR) {
    val (legal, bundle) = edge.Put(fromSource=sendtag,
                            toAddress=tlb.io.resp.paddr,
                            lgSize=request_input.bits.size,
                            data=request_input.bits.data << ((request_input.bits.addr(4, 0) << 3)))
    dmem.a.bits := bundle
  } .elsewhen (request_input.valid) {
    LogUtils.logAndAssert(false.B, printInfo + "ERR")
  }

  val tl_resp_queues = VecInit.fill(outer.numOutstandingRequestsAllowed)(
    Module(new Queue(new L2RespInternal, 4, flow=true)).io)

  val current_request_tag_has_response_space = tl_resp_queues(tags_for_issue_Q.io.deq.bits).enq.ready

  val fire_req = DecoupledHelper(
    request_input.valid,
    dmem.a.ready,
    tlb_ready,
    outstanding_req_addr.io.enq.ready,
    free_outstanding_op_slots,
    tags_for_issue_Q.io.deq.valid,
    current_request_tag_has_response_space
  )

  outstanding_req_addr.io.enq.bits.addrindex := request_input.bits.addr & 0x1F.U
  outstanding_req_addr.io.enq.bits.tag := sendtag

  dmem.a.valid := fire_req.fire(dmem.a.ready)
  request_input.ready := fire_req.fire(request_input.valid)
  outstanding_req_addr.io.enq.valid := fire_req.fire(outstanding_req_addr.io.enq.ready)
  tags_for_issue_Q.io.deq.ready := fire_req.fire(tags_for_issue_Q.io.deq.valid)

  when (dmem.a.fire) {
    when (request_input.bits.cmd === M_XRD) {
      LogUtils.logHexItems(
        true.B,
        Seq(
          ("vaddr", request_input.bits.addr),
          ("paddr", tlb.io.resp.paddr),
          ("width", request_input.bits.size),
          ("opnum", global_memop_sent),
          ("sendtag", sendtag),
        ),
        Some(printInfo + " L2IF req(read)"),
        critical=true,
        logger=logger
      )
    }
    when (request_input.bits.cmd === M_XWR) {
      LogUtils.logHexItems(
        true.B,
        Seq(
          ("vaddr", request_input.bits.addr),
          ("paddr", tlb.io.resp.paddr),
          ("width", request_input.bits.size),
          ("data", request_input.bits.data),
          ("opnum", global_memop_sent),
          ("sendtag", sendtag),
        ),
        Some(printInfo + " L2IF req(write)"),
        critical=true,
        logger=logger
      )

      if (printWriteBytes) {
        for (i <- 0 until 32) {
          when (i.U < (1.U << request_input.bits.size)) {
            logger.logInfo("WRITE_BYTE ADDR: 0x%x BYTE: 0x%x " + printInfo + "\n", request_input.bits.addr + i.U, (request_input.bits.data >> (i*8).U)(7, 0))
          }
        }
      }
    }
  }

  val selectQready = tl_resp_queues(dmem.d.bits.source).enq.ready

  val fire_actual_mem_resp = DecoupledHelper(
    selectQready,
    dmem.d.valid,
    tags_for_issue_Q.io.enq.ready
  )

  when (fire_actual_mem_resp.fire(tags_for_issue_Q.io.enq.ready)) {
    tags_for_issue_Q.io.enq.valid := true.B
    tags_for_issue_Q.io.enq.bits := dmem.d.bits.source
  }

  when (fire_actual_mem_resp.fire(tags_for_issue_Q.io.enq.ready) &&
    tags_for_issue_Q.io.enq.valid) {
      logger.logInfo(printInfo + " tags_for_issue_Q add back tag %d\n", tags_for_issue_Q.io.enq.bits)
  }

  dmem.d.ready := fire_actual_mem_resp.fire(dmem.d.valid)

  for (i <- 0 until outer.numOutstandingRequestsAllowed) {
    tl_resp_queues(i).enq.valid := fire_actual_mem_resp.fire(selectQready) && (dmem.d.bits.source === i.U)
    tl_resp_queues(i).enq.bits.data := dmem.d.bits.data
  }

  val currentQueue = tl_resp_queues(outstanding_req_addr.io.deq.bits.tag)
  val queueValid = currentQueue.deq.valid

  val fire_user_resp = DecoupledHelper(
    queueValid,
    response_output.ready,
    outstanding_req_addr.io.deq.valid
  )

  val resultdata = currentQueue.deq.bits.data >> (outstanding_req_addr.io.deq.bits.addrindex << 3)

  response_output.bits.data := resultdata

  response_output.valid := fire_user_resp.fire(response_output.ready)
  outstanding_req_addr.io.deq.ready := fire_user_resp.fire(outstanding_req_addr.io.deq.valid)

  for (i <- 0 until outer.numOutstandingRequestsAllowed) {
    tl_resp_queues(i).deq.ready := fire_user_resp.fire(queueValid) && (outstanding_req_addr.io.deq.bits.tag === i.U)
  }

  LogUtils.logHexItems(
    dmem.d.fire() && edge.hasData(dmem.d.bits),
    Seq(
      ("data", dmem.d.bits.data),
      ("opnum", global_memop_ackd),
      ("gettag", dmem.d.bits.source),
    ),
    Some(printInfo + " L2IF resp(read)"),
    logger=logger
  )

  LogUtils.logHexItems(
    dmem.d.fire() && !edge.hasData(dmem.d.bits),
    Seq(
      ("opnum", global_memop_ackd),
      ("gettag", dmem.d.bits.source),
    ),
    Some(printInfo + " L2IF resp(write)"),
    oneline=true,
    logger=logger
  )

  LogUtils.logHexItems(
    response_output.fire,
    Seq(
      ("data", resultdata),
      ("opnum", global_memop_resp_to_user),
      ("gettag", outstanding_req_addr.io.deq.bits.tag),
    ),
    Some(printInfo + " L2IF realresp()"),
    logger=logger
  )

  when (dmem.d.fire) {
    global_memop_ackd := global_memop_ackd + 1.U
  }

  when (response_output.fire) {
    global_memop_resp_to_user := global_memop_resp_to_user + 1.U
  }
}
