MAKE	= make -r
GCC		= gcc
GPP		= g++
LD		= ld
RM		= rm
CP		= cp

# default

default :
	$(MAKE) -C as
	$(MAKE) $(TARGET)

# rules

$(TARGET) : $(OBJS_TARGET) Makefile Makefile.in
	$(GCC) $(OBJS_TARGET) $(LIBS) -o $(TARGET)

# normal rules

%.o : %.c Makefile Makefile.in
	$(GCC) -c $(CFLAGS) -o $*.o $*.c
	
%.o : %.cpp Makefile Makefile.in
	$(GPP) -c $(CFLAGS) -o $*.o $*.cpp

# commands

clean :
	$(MAKE) -C as clean
	-$(RM) *.o
