<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4538" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4538{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4538{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4538{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4538{left:78px;bottom:998px;letter-spacing:-0.17px;}
#t5_4538{left:140px;bottom:998px;letter-spacing:-0.14px;}
#t6_4538{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4538{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t8_4538{left:689px;bottom:998px;letter-spacing:-0.12px;word-spacing:-1.28px;}
#t9_4538{left:689px;bottom:981px;letter-spacing:-0.17px;}
#ta_4538{left:76px;bottom:956px;letter-spacing:-0.15px;}
#tb_4538{left:78px;bottom:940px;letter-spacing:-0.19px;}
#tc_4538{left:138px;bottom:956px;letter-spacing:-0.14px;}
#td_4538{left:140px;bottom:940px;letter-spacing:-0.12px;}
#te_4538{left:189px;bottom:956px;letter-spacing:-0.14px;}
#tf_4538{left:689px;bottom:956px;letter-spacing:-0.16px;}
#tg_4538{left:736px;bottom:963px;}
#th_4538{left:78px;bottom:915px;letter-spacing:-0.19px;}
#ti_4538{left:140px;bottom:915px;letter-spacing:-0.12px;}
#tj_4538{left:189px;bottom:915px;letter-spacing:-0.13px;}
#tk_4538{left:189px;bottom:894px;letter-spacing:-0.13px;}
#tl_4538{left:424px;bottom:915px;letter-spacing:-0.12px;}
#tm_4538{left:689px;bottom:915px;letter-spacing:-0.11px;}
#tn_4538{left:689px;bottom:898px;}
#to_4538{left:189px;bottom:869px;letter-spacing:-0.11px;}
#tp_4538{left:424px;bottom:869px;letter-spacing:-0.11px;}
#tq_4538{left:424px;bottom:852px;letter-spacing:-0.09px;}
#tr_4538{left:189px;bottom:823px;letter-spacing:-0.11px;}
#ts_4538{left:424px;bottom:823px;letter-spacing:-0.11px;}
#tt_4538{left:424px;bottom:807px;letter-spacing:-0.11px;}
#tu_4538{left:424px;bottom:790px;letter-spacing:-0.09px;}
#tv_4538{left:189px;bottom:765px;letter-spacing:-0.12px;}
#tw_4538{left:424px;bottom:765px;letter-spacing:-0.1px;}
#tx_4538{left:424px;bottom:749px;letter-spacing:-0.1px;}
#ty_4538{left:189px;bottom:724px;letter-spacing:-0.12px;}
#tz_4538{left:424px;bottom:724px;letter-spacing:-0.1px;}
#t10_4538{left:189px;bottom:700px;letter-spacing:-0.12px;}
#t11_4538{left:424px;bottom:700px;letter-spacing:-0.11px;}
#t12_4538{left:189px;bottom:675px;letter-spacing:-0.13px;}
#t13_4538{left:424px;bottom:675px;letter-spacing:-0.11px;}
#t14_4538{left:189px;bottom:651px;letter-spacing:-0.12px;}
#t15_4538{left:424px;bottom:651px;letter-spacing:-0.11px;}
#t16_4538{left:189px;bottom:626px;letter-spacing:-0.13px;}
#t17_4538{left:424px;bottom:626px;letter-spacing:-0.11px;}
#t18_4538{left:424px;bottom:609px;letter-spacing:-0.11px;}
#t19_4538{left:424px;bottom:593px;letter-spacing:-0.1px;}
#t1a_4538{left:424px;bottom:576px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t1b_4538{left:424px;bottom:559px;letter-spacing:-0.11px;}
#t1c_4538{left:424px;bottom:542px;letter-spacing:-0.1px;}
#t1d_4538{left:424px;bottom:525px;letter-spacing:-0.13px;}
#t1e_4538{left:189px;bottom:501px;letter-spacing:-0.12px;}
#t1f_4538{left:424px;bottom:501px;letter-spacing:-0.12px;word-spacing:-0.92px;}
#t1g_4538{left:424px;bottom:484px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_4538{left:424px;bottom:467px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1i_4538{left:189px;bottom:443px;letter-spacing:-0.15px;}
#t1j_4538{left:424px;bottom:443px;letter-spacing:-0.11px;}
#t1k_4538{left:189px;bottom:419px;letter-spacing:-0.15px;}
#t1l_4538{left:424px;bottom:419px;letter-spacing:-0.12px;}
#t1m_4538{left:424px;bottom:402px;letter-spacing:-0.12px;}
#t1n_4538{left:424px;bottom:385px;letter-spacing:-0.11px;}
#t1o_4538{left:424px;bottom:368px;letter-spacing:-0.11px;}
#t1p_4538{left:189px;bottom:344px;letter-spacing:-0.14px;}
#t1q_4538{left:424px;bottom:344px;letter-spacing:-0.12px;}
#t1r_4538{left:78px;bottom:319px;letter-spacing:-0.19px;}
#t1s_4538{left:140px;bottom:319px;letter-spacing:-0.12px;}
#t1t_4538{left:189px;bottom:319px;letter-spacing:-0.13px;}
#t1u_4538{left:189px;bottom:298px;letter-spacing:-0.13px;}
#t1v_4538{left:424px;bottom:319px;letter-spacing:-0.12px;}
#t1w_4538{left:689px;bottom:319px;letter-spacing:-0.11px;}
#t1x_4538{left:689px;bottom:302px;}
#t1y_4538{left:78px;bottom:273px;letter-spacing:-0.19px;}
#t1z_4538{left:140px;bottom:273px;letter-spacing:-0.12px;}
#t20_4538{left:189px;bottom:273px;letter-spacing:-0.13px;}
#t21_4538{left:424px;bottom:273px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_4538{left:689px;bottom:273px;letter-spacing:-0.11px;}
#t23_4538{left:689px;bottom:257px;}
#t24_4538{left:78px;bottom:232px;letter-spacing:-0.19px;}
#t25_4538{left:140px;bottom:232px;letter-spacing:-0.13px;}
#t26_4538{left:189px;bottom:232px;letter-spacing:-0.14px;}
#t27_4538{left:424px;bottom:232px;letter-spacing:-0.12px;}
#t28_4538{left:689px;bottom:232px;letter-spacing:-0.11px;}
#t29_4538{left:689px;bottom:215px;}
#t2a_4538{left:78px;bottom:191px;letter-spacing:-0.16px;}
#t2b_4538{left:141px;bottom:191px;letter-spacing:-0.12px;}
#t2c_4538{left:189px;bottom:191px;letter-spacing:-0.13px;}
#t2d_4538{left:424px;bottom:191px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2e_4538{left:689px;bottom:191px;letter-spacing:-0.11px;}
#t2f_4538{left:689px;bottom:174px;}
#t2g_4538{left:78px;bottom:150px;letter-spacing:-0.16px;}
#t2h_4538{left:140px;bottom:150px;letter-spacing:-0.12px;}
#t2i_4538{left:189px;bottom:150px;letter-spacing:-0.13px;}
#t2j_4538{left:424px;bottom:150px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2k_4538{left:689px;bottom:150px;letter-spacing:-0.11px;}
#t2l_4538{left:689px;bottom:133px;}
#t2m_4538{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2n_4538{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2o_4538{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2p_4538{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2q_4538{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2r_4538{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2s_4538{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2t_4538{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2u_4538{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2v_4538{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4538{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4538{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4538{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4538{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4538{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4538{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4538" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4538Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4538" style="-webkit-user-select: none;"><object width="935" height="1210" data="4538/4538.svg" type="image/svg+xml" id="pdf4538" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4538" class="t s1_4538">2-16 </span><span id="t2_4538" class="t s1_4538">Vol. 4 </span>
<span id="t3_4538" class="t s2_4538">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4538" class="t s3_4538">17BH </span><span id="t5_4538" class="t s3_4538">379 </span><span id="t6_4538" class="t s3_4538">IA32_MCG_CTL (MCG_CTL) </span><span id="t7_4538" class="t s3_4538">Global Machine Check Control (R/W) </span><span id="t8_4538" class="t s3_4538">If IA32_MCG_CAP.CTL_P[8] </span>
<span id="t9_4538" class="t s3_4538">=1 </span>
<span id="ta_4538" class="t s3_4538">180H- </span>
<span id="tb_4538" class="t s3_4538">185H </span>
<span id="tc_4538" class="t s3_4538">384- </span>
<span id="td_4538" class="t s3_4538">389 </span>
<span id="te_4538" class="t s3_4538">Reserved </span><span id="tf_4538" class="t s3_4538">06_0EH </span>
<span id="tg_4538" class="t s4_4538">2 </span>
<span id="th_4538" class="t s3_4538">186H </span><span id="ti_4538" class="t s3_4538">390 </span><span id="tj_4538" class="t s3_4538">IA32_PERFEVTSEL0 </span>
<span id="tk_4538" class="t s3_4538">(PERFEVTSEL0) </span>
<span id="tl_4538" class="t s3_4538">Performance Event Select Register 0 (R/W) </span><span id="tm_4538" class="t s3_4538">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tn_4538" class="t s3_4538">0 </span>
<span id="to_4538" class="t s3_4538">7:0 </span><span id="tp_4538" class="t s3_4538">Event Select: Selects a performance event </span>
<span id="tq_4538" class="t s3_4538">logic unit. </span>
<span id="tr_4538" class="t s3_4538">15:8 </span><span id="ts_4538" class="t s3_4538">UMask: Qualifies the microarchitectural </span>
<span id="tt_4538" class="t s3_4538">condition to detect on the selected event </span>
<span id="tu_4538" class="t s3_4538">logic. </span>
<span id="tv_4538" class="t s3_4538">16 </span><span id="tw_4538" class="t s3_4538">USR: Counts while in privilege level is not </span>
<span id="tx_4538" class="t s3_4538">ring 0. </span>
<span id="ty_4538" class="t s3_4538">17 </span><span id="tz_4538" class="t s3_4538">OS: Counts while in privilege level is ring 0. </span>
<span id="t10_4538" class="t s3_4538">18 </span><span id="t11_4538" class="t s3_4538">Edge: Enables edge detection if set. </span>
<span id="t12_4538" class="t s3_4538">19 </span><span id="t13_4538" class="t s3_4538">PC: Enables pin control. </span>
<span id="t14_4538" class="t s3_4538">20 </span><span id="t15_4538" class="t s3_4538">INT: Enables interrupt on counter overflow. </span>
<span id="t16_4538" class="t s3_4538">21 </span><span id="t17_4538" class="t s3_4538">AnyThread: When set to 1, it enables </span>
<span id="t18_4538" class="t s3_4538">counting the associated event conditions </span>
<span id="t19_4538" class="t s3_4538">occurring across all logical processors </span>
<span id="t1a_4538" class="t s3_4538">sharing a processor core. When set to 0, the </span>
<span id="t1b_4538" class="t s3_4538">counter only increments the associated </span>
<span id="t1c_4538" class="t s3_4538">event conditions occurring in the logical </span>
<span id="t1d_4538" class="t s3_4538">processor which programmed the MSR. </span>
<span id="t1e_4538" class="t s3_4538">22 </span><span id="t1f_4538" class="t s3_4538">EN: Enables the corresponding performance </span>
<span id="t1g_4538" class="t s3_4538">counter to commence counting when this </span>
<span id="t1h_4538" class="t s3_4538">bit is set. </span>
<span id="t1i_4538" class="t s3_4538">23 </span><span id="t1j_4538" class="t s3_4538">INV: Invert the CMASK. </span>
<span id="t1k_4538" class="t s3_4538">31:24 </span><span id="t1l_4538" class="t s3_4538">CMASK: When CMASK is not zero, the </span>
<span id="t1m_4538" class="t s3_4538">corresponding performance counter </span>
<span id="t1n_4538" class="t s3_4538">increments each cycle if the event count is </span>
<span id="t1o_4538" class="t s3_4538">greater than or equal to the CMASK. </span>
<span id="t1p_4538" class="t s3_4538">63:32 </span><span id="t1q_4538" class="t s3_4538">Reserved </span>
<span id="t1r_4538" class="t s3_4538">187H </span><span id="t1s_4538" class="t s3_4538">391 </span><span id="t1t_4538" class="t s3_4538">IA32_PERFEVTSEL1 </span>
<span id="t1u_4538" class="t s3_4538">(PERFEVTSEL1) </span>
<span id="t1v_4538" class="t s3_4538">Performance Event Select Register 1 (R/W) </span><span id="t1w_4538" class="t s3_4538">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1x_4538" class="t s3_4538">1 </span>
<span id="t1y_4538" class="t s3_4538">188H </span><span id="t1z_4538" class="t s3_4538">392 </span><span id="t20_4538" class="t s3_4538">IA32_PERFEVTSEL2 </span><span id="t21_4538" class="t s3_4538">Performance Event Select Register 2 (R/W) </span><span id="t22_4538" class="t s3_4538">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t23_4538" class="t s3_4538">2 </span>
<span id="t24_4538" class="t s3_4538">189H </span><span id="t25_4538" class="t s3_4538">393 </span><span id="t26_4538" class="t s3_4538">IA32_PERFEVTSEL3 </span><span id="t27_4538" class="t s3_4538">Performance Event Select Register 3 (R/W) </span><span id="t28_4538" class="t s3_4538">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t29_4538" class="t s3_4538">3 </span>
<span id="t2a_4538" class="t s3_4538">18AH </span><span id="t2b_4538" class="t s3_4538">394 </span><span id="t2c_4538" class="t s3_4538">IA32_PERFEVTSEL4 </span><span id="t2d_4538" class="t s3_4538">Performance Event Select Register 4 (R/W) </span><span id="t2e_4538" class="t s3_4538">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2f_4538" class="t s3_4538">4 </span>
<span id="t2g_4538" class="t s3_4538">18BH </span><span id="t2h_4538" class="t s3_4538">395 </span><span id="t2i_4538" class="t s3_4538">IA32_PERFEVTSEL5 </span><span id="t2j_4538" class="t s3_4538">Performance Event Select Register 5 (R/W) </span><span id="t2k_4538" class="t s3_4538">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2l_4538" class="t s3_4538">5 </span>
<span id="t2m_4538" class="t s5_4538">Table 2-2. </span><span id="t2n_4538" class="t s5_4538">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2o_4538" class="t s6_4538">Register </span>
<span id="t2p_4538" class="t s6_4538">Address </span>
<span id="t2q_4538" class="t s6_4538">Architectural MSR Name / Bit Fields </span>
<span id="t2r_4538" class="t s6_4538">(Former MSR Name) </span><span id="t2s_4538" class="t s6_4538">MSR/Bit Description </span><span id="t2t_4538" class="t s6_4538">Comment </span>
<span id="t2u_4538" class="t s6_4538">Hex </span><span id="t2v_4538" class="t s6_4538">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
