// command line:
//   neato -Tsvg -O Essays.gv
digraph {
// attributes
style=filled;
// color name: https://graphviz.org/doc/info/colors.html
color=whitesmoke;

// node attributes
node[
shape=box,
style="filled, solid",
color=black,
fillcolor=white,
];

// edge attributes
edge[
];

"2004.bt_fused_isa.hu.cgo.43.pdf" -> {
    "2002.ildp.kim.isca.99.pdf";
    "2003.macroop_sched.kim.micro.61.pdf";
}

"2011.multi_isa.karaki.iceac.1.pdf" ->
    "1996.tuning_pentium_pro.papworth.micro.147.pdf" [label="[9]"];

"2002.ildp.kim.isca.99.pdf" ->
    "2000.inst_path_coproc.chou.isca.49.pdf" [label="[6]"];

// 2023.01.02
"2023_1_2: hq/lxy" -> "2020.co_design_arm32_riscv.cheng.carrv.0.pdf";

"TSC" -> "2022.fuse_mem.singh.micro.0.pdf";

// 2023.01.03
"2002.ildp.kim.isca.99.pdf" -> "TODO: 写XA64论的参考"

// 2023.01.06
"2020.co_design_arm32_riscv.cheng.carrv.0.pdf" ->
    "2013.fpga_co-design.yao.fpl.6.pdf" [label="[22]"];
"2020.co_design_arm32_riscv.cheng.carrv.0.pdf" ->
    "TODO: 专利: MULTIPLE-CORE PROCESSOR SUPPORTING MULTIPLE INSTRUCTION SET ARCHITECTURES" [label="[20]"];

// 2023.01.07
"TSC" -> "2017.bt_fuse_riscv_x86.clark.carrv.0.pdf" -> {
    "TODO: An approach for implementing efficient superscalar CISC processors"; // [17]
    "TODO: The Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-Op Fusion for RISC-V"; // [6]
};
"TSC" ->
"2012.hw_dynamic.lee.master_thesis.0.pdf" ->
    "TODO: Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth" [label="[6]"];
"2012.hw_dynamic.lee.master_thesis.0.pdf" ->
    "TODO: Macro-op Scheduling: Relaxing Scheduling Loop Constraints" [label="[7]"];
"2012.hw_dynamic.lee.master_thesis.0.pdf" ->
    "TODO: Interlock Collapsing ALU's" [label="[8]"];
"2012.hw_dynamic.lee.master_thesis.0.pdf" ->
    "Dynamically Reducing Pressure on the Physical Register File through Simple Register Sharing" [label="[9]"];
"2012.hw_dynamic.lee.master_thesis.0.pdf" ->
    "TODO: tatic Strands: Safelu Collapsing Dependence Chains for Increasing Embedded Power Efficiency" [label="[10]"];

// 2023.01.08
"TODO: Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth" ->
    "2003.near_optimal_cuts.atasu.dac.363.pdf" [label="[1]"];
"TODO: Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth" ->
    "TODO: Instruction Generation and Regularity Extraction for Reconfigurable Processors" [label="[4]"];
"TODO: Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth" ->
    "TODO: Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization" [label="[6]"];
"TODO: Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth" ->
    "TODO: Processor Acceleration through Automated Instruction Set Customization" [label="[7]"];

"2003.near_optimal_cuts.atasu.dac.363.pdf" ->
    "TODO: Automatic Design of Computer Instruction Sets" [label="[9]"];
"2003.near_optimal_cuts.atasu.dac.363.pdf" ->
    "TODO: Synthesis of application speciﬁc instruction sets" [label="[10]"];
"2003.near_optimal_cuts.atasu.dac.363.pdf" ->
    "TODO: Instruction set deﬁnition and instruction selection for ASIPs" [label="[16]"];

"2003.near_optimal_cuts.atasu.dac.363.pdf" ->
    "TODO: Designing domain-specific processors" [label="[2]"];
"2003.near_optimal_cuts.atasu.dac.363.pdf" ->
    "TODO: Instruction generation for hybrid reconﬁgurable systems" [label="[11]"];

// 2023.01.09
subgraph cluster_ISA_Generated {
    label = "ISA/Generated/";
    "2003.near_optimal_cuts.atasu.dac.363.pdf"
    "TODO: Instruction Generation and Regularity Extraction for Reconfigurable Processors"
    "TODO: Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization"
    "TODO: Processor Acceleration through Automated Instruction Set Customization"
    "TODO: Automatic Design of Computer Instruction Sets"
    "TODO: Synthesis of application speciﬁc instruction sets"
    "TODO: Instruction set deﬁnition and instruction selection for ASIPs"
    "1998.subset_sum.choi.iccad.92.pdf"
    "TODO: Designing domain-specific processors"
    "TODO: Instruction generation for hybrid reconﬁgurable systems"
}
"2003.near_optimal_cuts.atasu.dac.363.pdf" ->
    "1998.subset_sum.choi.iccad.92.pdf" [label="[5]"];

// 2023.01.12
  // 指令压缩
"2014.isa_explore.venkat.isca.112.pdf" ->
    "2009.density.weaver.iccd.20.pdf" [label="[38]"];
  // 微码膨胀率
"2014.isa_explore.venkat.isca.112.pdf" ->
    "2013.arm_vs_x86.sankaralingam..41.pdf" [label="[8]"];

// 2023.01.17
{
    "TODO: JSTS_2nde_soumission_v2.pdf";
    "2014.overview.shrimal..4.pdf"
} -> "2003.near_optimal_cuts.atasu.dac.363.pdf"
"2014.overview.shrimal..4.pdf" -> {
    "TODO: xtensa.pdf";
    "TODO: synthesis_of_custom_processors_based_on_extensible_platforms.pdf"
}

// 2023.02.12
// x86微码设计
"2019.valid_gem5_haswell.akram.pmbs.10.pdf" ->
    // 微码膨胀率的数据
    "2019.valid_gem5_haswell.akram.pmbs.10.zip" [label="patches"];

// 2023.02.16
"TODO: UC-Check: Characterizing Micro-operation Caches in x86 Processors and Implications in Security and Performance" -> {
    "TODO: 2018.uops_info.abel.asplos.52.pdf";
    "2020.improve_ucache.kotra.micro.3.pdf";
}

// 2023.02.23
"微码融合(micro fusion)对读写口有要求吗" -> {
    "2011.softhw.deb.cf.11.pdf";
    "2009.zesto.loh.ispass.126.pdf";
}
"2011.softhw.deb.cf.11.pdf" ->
    "1994.3_1_alu.philips.ieeetc.52.pdf"[label="[17]"];
"2009.zesto.loh.ispass.126.pdf" ->
    "2003.pentium_m.gochman.intel.193.pdf"[label="[6]"];
"2003.pentium_m.gochman.intel.193.pdf" ->
    "\"执行时会拆解开，不要求读写够读写口\n保留站（发射队列）需要three source operands\"";
"2019.valid_gem5_haswell.akram.pmbs.10.pdf" ->
    // 微码膨胀率的数据
    "2015.valid_zsim..micro..pdf"[label="[19]"];

// 2023.03.01
// extensible processors

// 2023.04.18
"TODO: 2021.ucache_secret.ren.isca.24.pdf";

// 2023.04.21
"2003.indirect_jump.kim.micro.44.pdf" -> {
    "2008.coprocessor.li.amasbt.3.pdf";
    "TODO: A Hardware-assisted Translation Cache for Dynamic Binary Translation in Embedded Systems"
};

"似乎和微码相关？" -> "TODO: HW/SW mechanisms for instruction fusion, issue and commit in modern u-processors"

}
