# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Computer_System.gen/sources_1/ip/clk_wiz_0" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/alu.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/ctrl.v" \
"../../../../Computer_System.srcs/sim_1/imports/CPUtest/dmem.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/forward_unit.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/reg_file.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/rv32ip.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/seg_ex.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/seg_id.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/seg_if.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/seg_mem.v" \
"../../../../Computer_System.srcs/sources_1/imports/CPU/seg_wb.v" \
"../../../../Computer_System.srcs/sim_1/imports/CPUtest/testdmem.v" \
"../../../../Computer_System.srcs/sim_1/imports/CPUtest/testmem.v" \
"../../../../Computer_System.srcs/sim_1/imports/CPUtest/testbench_cpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
