Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Aug 24 10:59:22 2024
| Host         : DESKTOP-D28N582 running 64-bit major release  (build 9200)
| Command      : report_methodology -file zaehler_methodology_drc_routed.rpt -pb zaehler_methodology_drc_routed.pb -rpx zaehler_methodology_drc_routed.rpx
| Design       : zaehler
| Device       : xc7s15ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 38
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay            | 36         |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 2          |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on ReturnLed relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on SellLed relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on counter[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on counter[10] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on counter[11] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on counter[12] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on counter[13] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on counter[14] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on counter[15] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on counter[16] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on counter[17] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on counter[18] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on counter[19] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on counter[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on counter[20] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on counter[21] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on counter[22] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on counter[23] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on counter[24] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on counter[25] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on counter[26] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on counter[27] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on counter[28] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on counter[29] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on counter[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on counter[30] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on counter[31] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on counter[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on counter[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on counter[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on counter[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on counter[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on counter[8] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on counter[9] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on counter_reset relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on delay_done relative to clock(s) sys_clk
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 1.500 ns has been defined on port 'key[0]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk] -max -add_delay 1.500 [get_ports {key[*]}]
C:/Vivado_projects/DiTe/Vivado/DiTe_PStA_1/DiTe_PStA_1.srcs/constrs_1/new/zeahler_constr.xdc (Line: 99)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 1.500 ns has been defined on port 'key[1]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk] -max -add_delay 1.500 [get_ports {key[*]}]
C:/Vivado_projects/DiTe/Vivado/DiTe_PStA_1/DiTe_PStA_1.srcs/constrs_1/new/zeahler_constr.xdc (Line: 99)
Related violations: <none>


