Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Use New Parser                     : yes
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/main/class/fpga/ipcore_dir/adder.vhd" into library work
Parsing entity <adder>.
Parsing architecture <adder_a> of entity <adder>.
Parsing VHDL file "/home/main/class/fpga/ipcore_dir/mult.vhd" into library work
Parsing entity <mult>.
Parsing architecture <mult_a> of entity <mult>.
Parsing VHDL file "/home/main/class/fpga/lib.vhd" into library work
Parsing package <uas>.
Parsing package body <uas>.
Parsing VHDL file "/home/main/class/fpga/cpu.vhd" into library work
Parsing entity <cpu>.
Parsing architecture <Behavioral> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu> (architecture <Behavioral>) from library <work>.

Elaborating entity <adder> (architecture <adder_a>) from library <work>.

Elaborating entity <mult> (architecture <mult_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu>.
    Related source file is "/home/main/class/fpga/cpu.vhd".
    Found 32-bit register for signal <program_counter>.
    Found 8-bit register for signal <data_buffer>.
    Found 4-bit register for signal <delay>.
    Found 26-bit register for signal <counter>.
    Found 1-bit register for signal <slow_clk>.
    Found 1-bit register for signal <skip_program_counter_increment>.
    Found 8-bit register for signal <adder_in_one>.
    Found 8-bit register for signal <adder_in_two>.
    Found 1-bit register for signal <adder_en>.
    Found 8-bit register for signal <multiplier_one>.
    Found 8-bit register for signal <multiplier_two>.
    Found 1-bit register for signal <multiplier_en>.
    Found finite state machine <FSM_0> for signal <delay>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit adder for signal <counter[25]_GND_5_o_add_2_OUT> created at line 177.
    Found 32-bit adder for signal <program_counter[31]_GND_5_o_add_56_OUT> created at line 308.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_15_OUT<7:0>> created at line 248.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_22_OUT<7:0>> created at line 280.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_24_OUT<7:0>> created at line 283.
    Found 32-bit subtractor for signal <program_counter[31]_GND_5_o_sub_28_OUT<31:0>> created at line 292.
    Found 4x12-bit Read Only RAM for signal <n0104[11:0]>
    Found 256x8-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit comparator greater for signal <GND_5_o_program_counter[31]_LessThan_5_o> created at line 208
    Summary:
	inferred   2 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 105 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cpu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit single-port RAM                             : 1
 4x12-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 26-bit adder                                          : 1
 32-bit addsub                                         : 1
 8-bit subtractor                                      : 2
# Registers                                            : 11
 1-bit register                                        : 3
 26-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 13
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/adder.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/mult.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <adder> for timing and area information for instance <my_adder>.
Loading core <mult> for timing and area information for instance <your_instance_name>.

Synthesizing (advanced) Unit <cpu>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <slow_clk>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <n0104[11:0]<7:0>> |          |
    |     diA            | connected to signal <_n0516>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0104[11:0]> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 12-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <program_counter<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpu> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit single-port distributed RAM                 : 1
 4x12-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 32-bit addsub                                         : 1
 8-bit subtractor                                      : 2
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 79
 Flip-Flops                                            : 79
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 13
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <delay[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0010  | 01
 0001  | 10
-------------------
WARNING:Xst:1293 - FF/Latch <fsmfake0_2> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_3> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <multiplier_two_0> in Unit <cpu> is equivalent to the following 7 FFs/Latches, which will be removed : <multiplier_two_1> <multiplier_two_2> <multiplier_two_3> <multiplier_two_4> <multiplier_two_5> <multiplier_two_6> <multiplier_two_7> 
INFO:Xst:2261 - The FF/Latch <adder_in_two_0> in Unit <cpu> is equivalent to the following 7 FFs/Latches, which will be removed : <adder_in_two_1> <adder_in_two_2> <adder_in_two_3> <adder_in_two_4> <adder_in_two_5> <adder_in_two_6> <adder_in_two_7> 

Optimizing unit <cpu> ...
WARNING:Xst:1293 - FF/Latch <delay_FSM_FFd1> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay_FSM_FFd2> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multiplier_en> (without init value) has a constant value of 1 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_en> (without init value) has a constant value of 1 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multiplier_two_0> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_in_two_0> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multiplier_one_7> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multiplier_one_6> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multiplier_one_5> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multiplier_one_4> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multiplier_one_3> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multiplier_one_2> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multiplier_one_1> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <multiplier_one_0> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_in_one_7> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_in_one_6> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_in_one_5> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_in_one_4> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_in_one_3> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_in_one_2> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_in_one_1> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adder_in_one_0> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_0> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_1> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2399 - RAMs <Mram_ram3>, <Mram_ram1> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_ram3>, <Mram_ram2> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_ram3>, <Mram_ram6> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_ram3>, <Mram_ram4> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_ram3>, <Mram_ram5> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_ram3>, <Mram_ram7> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_ram3>, <Mram_ram8> are equivalent, second RAM is removed

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 1.
FlipFlop data_buffer_3 has been replicated 1 time(s)
FlipFlop program_counter_0 has been replicated 2 time(s)
FlipFlop program_counter_1 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 486
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 33
#      LUT3                        : 33
#      LUT4                        : 53
#      LUT5                        : 16
#      LUT6                        : 36
#      MULT_AND                    : 36
#      MUXCY                       : 122
#      VCC                         : 1
#      XORCY                       : 126
# FlipFlops/Latches                : 88
#      FDC                         : 35
#      FDCE                        : 37
#      FDE                         : 16
# RAMS                             : 1
#      RAM256X1S                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              88  out of  18224     0%  
 Number of Slice LUTs:                  202  out of   9112     2%  
    Number used as Logic:               198  out of   9112     2%  
    Number used as Memory:                4  out of   2176     0%  
       Number used as RAM:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    220
   Number with an unused Flip Flop:     132  out of    220    60%  
   Number with an unused LUT:            18  out of    220     8%  
   Number of fully used LUT-FF pairs:    70  out of    220    31%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
slow_clk                           | BUFG                   | 62    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.955ns (Maximum Frequency: 252.867MHz)
   Minimum input arrival time before clock: 3.344ns
   Maximum output required time after clock: 4.252ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.562ns (frequency: 280.745MHz)
  Total number of paths / destination ports: 378 / 28
-------------------------------------------------------------------------
Delay:               3.562ns (Levels of Logic = 2)
  Source:            counter_19 (FF)
  Destination:       slow_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_19 to slow_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  counter_19 (counter_19)
     LUT6:I0->O            1   0.203   0.827  GND_5_o_counter[25]_equal_2_o<25>4 (GND_5_o_counter[25]_equal_2_o<25>3)
     LUT6:I2->O            1   0.203   0.579  GND_5_o_counter[25]_equal_2_o<25>5 (GND_5_o_counter[25]_equal_2_o)
     FDCE:CE                   0.322          slow_clk
    ----------------------------------------
    Total                      3.562ns (1.175ns logic, 2.387ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_clk'
  Clock period: 3.955ns (frequency: 252.867MHz)
  Total number of paths / destination ports: 11198 / 89
-------------------------------------------------------------------------
Delay:               3.955ns (Levels of Logic = 34)
  Source:            data_buffer_5 (FF)
  Destination:       program_counter_31 (FF)
  Source Clock:      slow_clk rising
  Destination Clock: slow_clk rising

  Data Path: data_buffer_5 to program_counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.031  data_buffer_5 (data_buffer_5)
     LUT5:I2->O            1   0.205   0.580  Mmux_skip_program_counter_increment_PWR_5_o_MUX_88_o1_SW0_1 (Mmux_skip_program_counter_increment_PWR_5_o_MUX_88_o1_SW0)
     LUT6:I5->O            2   0.205   0.616  Mmux_skip_program_counter_increment_PWR_5_o_MUX_88_o1 (skip_program_counter_increment_INV_55_o_inv)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<0> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<1> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<2> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<3> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<4> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<5> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<6> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<7> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<8> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<9> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<10> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<11> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<12> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<13> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<14> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<15> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<16> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<17> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<18> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<19> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<20> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<21> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<22> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<23> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<24> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<25> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<26> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<27> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<28> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<29> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<30> (Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Mmux_GND_5_o_program_counter[31]_mux_57_OUT_rs_xor<31> (GND_5_o_program_counter[31]_mux_57_OUT<31>)
     FDCE:D                    0.102          program_counter_31
    ----------------------------------------
    Total                      3.955ns (1.728ns logic, 2.227ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              3.344ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       slow_clk (FF)
  Destination Clock: clk rising

  Data Path: rst to slow_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.222   1.692  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          slow_clk
    ----------------------------------------
    Total                      3.344ns (1.652ns logic, 1.692ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slow_clk'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              3.344ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       program_counter_0 (FF)
  Destination Clock: slow_clk rising

  Data Path: rst to program_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.222   1.692  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          program_counter_0
    ----------------------------------------
    Total                      3.344ns (1.652ns logic, 1.692ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slow_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.252ns (Levels of Logic = 1)
  Source:            data_buffer_3 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      slow_clk rising

  Data Path: data_buffer_3 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             28   0.447   1.234  data_buffer_3 (data_buffer_3)
     OBUF:I->O                 2.571          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                      4.252ns (3.018ns logic, 1.234ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.562|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock slow_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
slow_clk       |    3.955|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.94 secs
 
--> 


Total memory usage is 490716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :   12 (   0 filtered)

