
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version R-2020.09 for linux64 - Aug 26, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {   ./ 					./sram 					/CAD/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ 					/CAD/synopsys/synthesis/cur/libraries/syn/ 					/CAD/synopsys/synthesis/cur/dw/ }
   ./      ./sram      /CAD/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/      /CAD/synopsys/synthesis/cur/libraries/syn/      /CAD/synopsys/synthesis/cur/dw/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db dw_foundation.sldb} 
* sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db dw_foundation.sldb
set target_library {sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db} 
sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
#======================================================
#  Global Parameters
#======================================================
set DESIGN "MIPS"
MIPS
set MAX_Delay 20
20
set CYCLE 0.6
0.6
#======================================================
#  Read RTL Code
#======================================================
set hdlin_auto_save_templates TRUE
TRUE
read_sverilog {$DESIGN\.sv}
Loading db file '/CAD/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'
Loading db file '/CAD/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c'
  Loading link library 'gtech'
Loading sverilog file '/mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/MIPS/02_SYN/MIPS.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/MIPS/02_SYN/MIPS.sv
Opening include file ../05_Sub/Program_Counter.sv
Opening include file ../05_Sub/Adder.sv
Opening include file ../05_Sub/Mux.sv
Opening include file ../05_Sub/Decoder.sv
Opening include file ../05_Sub/ALU_Ctrl.sv
Opening include file ../05_Sub/ALU.sv
Opening include file ../05_Sub/Shifter.sv
Opening include file ../04_Mem/Instr_Memory.sv
Opening include file ../04_Mem/Data_Memory.sv
Opening include file ../04_Mem/Reg_File.sv
Warning:  ../04_Mem/Data_Memory.sv:60: The statements in initial blocks are ignored. (VER-281)
Warning:  /mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/MIPS/02_SYN/MIPS.sv:185: the undeclared symbol 'branchType_o' assumed to have the default net type, which is 'wire'. (VER-936)

Inferred memory devices in process
	in routine Program_Counter line 18 in file
		'../05_Sub/Program_Counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pc_out_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  ../05_Sub/Decoder.sv:71: signed to unsigned assignment occurs. (VER-318)
Warning:  ../05_Sub/Decoder.sv:79: signed to unsigned assignment occurs. (VER-318)
Warning:  ../05_Sub/Decoder.sv:87: signed to unsigned assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:28: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:29: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:30: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:31: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:32: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:33: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:34: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:35: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:36: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:37: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:38: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:39: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:40: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:41: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:43: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:44: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:45: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:46: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:47: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:48: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:49: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:50: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:51: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:52: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:53: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:54: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:55: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:56: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:57: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Data_Memory.sv:58: unsigned to signed assignment occurs. (VER-318)
Warning:  ../04_Mem/Reg_File.sv:31: signed to unsigned assignment occurs. (VER-318)
Warning:  ../04_Mem/Reg_File.sv:32: signed to unsigned assignment occurs. (VER-318)
Warning:  ../04_Mem/Reg_File.sv:70: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine Reg_File line 35 in file
		'../04_Mem/Reg_File.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Reg_File_reg     | Flip-flop | 1023  |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_File_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   Reg_File/31    |   32   |   32    |      5       |
|   Reg_File/32    |   32   |   32    |      5       |
|   Reg_File/71    |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Current design is now '/mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/MIPS/02_SYN/Program_Counter.db:Program_Counter'
Loaded 13 designs.
Current design is 'Program_Counter'.
Program_Counter Adder Mux2to1 Mux3to1 Mux4to1 Decoder ALU_Ctrl ALU Shifter Instr_Memory Data_Memory Reg_File MIPS
current_design $DESIGN
Current design is 'MIPS'.
{MIPS}
#======================================================
#  Global Setting
#======================================================
#======================================================
#  Set Design Constraints
#======================================================
set_load 0.05 [all_outputs]
Information: Building the design 'Mux4to1' instantiated from design 'MIPS' with
	the parameters "size=1". (HDL-193)
Presto compilation completed successfully. (Mux4to1_size1)
Information: Building the design 'Mux2to1' instantiated from design 'MIPS' with
	the parameters "size=32". (HDL-193)
Presto compilation completed successfully. (Mux2to1_size32)
Information: Building the design 'Mux3to1' instantiated from design 'MIPS' with
	the parameters "size=32". (HDL-193)
Presto compilation completed successfully. (Mux3to1_size32)
Information: Building the design 'Mux3to1' instantiated from design 'MIPS' with
	the parameters "size=5". (HDL-193)
Presto compilation completed successfully. (Mux3to1_size5)
Warning: No output ports on design 'MIPS'. (UID-17)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
0
set_max_delay $MAX_Delay -from [all_inputs] -to [all_outputs]
Warning: No output ports on design 'MIPS'. (UID-17)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
create_clock -name "clk_i" -period $CYCLE clk_i
1
set_input_delay  [ expr $CYCLE*0.5 ] -clock clk_i [all_inputs]
1
set_output_delay [ expr $CYCLE*0.5 ] -clock clk_i [all_outputs]
Warning: No output ports on design 'MIPS'. (UID-17)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_input_delay 0 -clock clk_i clk_i
1
set_input_delay 0 -clock clk_i rst_n
1
set_load 0.05 [all_outputs]
Warning: No output ports on design 'MIPS'. (UID-17)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
0
#======================================================
#  Optimization
#======================================================
uniquify
Information: Uniquified 2 instances of design 'Adder'. (OPT-1056)
Information: Uniquified 5 instances of design 'Mux2to1_size32'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux3to1_size32'. (OPT-1056)
1
set_wire_load_mode top
1
set_fix_multiple_port_nets -all -buffer_constants
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 112 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'MIPS'

Loaded alib file './alib-52/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy PC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Adder1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Mux_branchType before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Mux_branch before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy AC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ALU_src2Src before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ALU before Pass 1 (OPT-776)
Information: Ungrouping hierarchy shifter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Mux_Write_Reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Adder2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy RDdata_Source before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Mux_Shift before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Mux_jump_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Mux_jump before Pass 1 (OPT-776)
Information: Ungrouping hierarchy Mux_Write before Pass 1 (OPT-776)
Information: Ungrouping 16 of 18 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Reg_File'
  Processing 'MIPS'
 Implement Synthetic for 'MIPS'.
Information: Added key list 'DesignWare' to design 'MIPS'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TR' in the library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TR' in the library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:30   28182.8      0.06      37.1       0.0                            453.2173
    0:00:30   27978.3      0.10      40.8       0.0                            450.3946

  Beginning Constant Register Removal
  -----------------------------------
    0:00:30   28004.1      0.06      36.6       0.0                            451.1454
    0:00:31   28004.1      0.06      36.6       0.0                            451.1454

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'MIPS_DP_OP_55J1_123_2_3'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:33   14978.6      0.21     147.0       0.1                            178.8386
    0:00:41   16198.5      0.08      69.6       0.1                            206.0627
    0:00:41   16198.5      0.08      69.6       0.1                            206.0627
    0:00:41   16205.3      0.08      70.1       0.1                            206.2032
    0:00:41   16186.9      0.15      71.3       0.1                            205.9056
    0:00:42   16177.0      0.15      71.5       0.1                            205.7301

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:43   16004.1      0.15      97.1       0.1                            201.8904
    0:00:45   16276.5      0.11      84.8       0.1                            208.6325
    0:00:45   16276.5      0.11      84.8       0.1                            208.6325
    0:00:46   16134.1      0.11      83.2       0.1                            204.8564
    0:00:46   16134.1      0.11      83.2       0.1                            204.8564
    0:00:55   16947.2      0.09      62.7       0.2                            222.0732
    0:00:55   16947.2      0.09      62.7       0.2                            222.0732
    0:00:55   17035.4      0.08      58.4       0.3                            224.0170
    0:00:55   17035.4      0.08      58.4       0.3                            224.0170
    0:01:06   17898.1      0.06      46.9       0.5                            241.8257
    0:01:06   17898.1      0.06      46.9       0.5                            241.8257
    0:01:22   19158.7      0.02       7.8       0.7                            269.7003
    0:01:22   19158.7      0.02       7.8       0.7                            269.7003
    0:01:28   19236.5      0.02       7.0       0.7                            271.4919
    0:01:28   19236.5      0.02       7.0       0.7                            271.4919
    0:01:29   19256.9      0.02       6.6       0.7                            271.9416
    0:01:29   19256.9      0.02       6.6       0.7                            271.9416
    0:01:30   19256.9      0.02       6.6       0.7                            271.9416
    0:01:30   19256.9      0.02       6.6       0.7                            271.9416
    0:01:31   19256.9      0.02       6.6       0.7                            271.9416
    0:01:31   19256.9      0.02       6.6       0.7                            271.9416
    0:01:32   19256.9      0.02       6.6       0.7                            271.9416


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:32   19256.9      0.02       6.6       0.7                            271.9416
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:33   19169.8      0.01       4.6       0.0 PC/pc_out_o_reg[14]/D      269.8477
    0:01:34   19168.2      0.01       3.2       0.0 PC/pc_out_o_reg[14]/D      269.5301
    0:01:35   19195.7      0.01       2.2       0.0 PC/pc_out_o_reg[27]/D      270.1011
    0:01:35   19190.5      0.01       1.8       0.0 PC/pc_out_o_reg[27]/D      269.6301
    0:01:36   19212.0      0.01       1.5       0.0 PC/pc_out_o_reg[27]/D      269.8342
    0:01:37   19227.0      0.01       1.4       0.0                            270.0726
    0:01:50   19909.6      0.01       1.3       0.0                            282.5202


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:50   19909.6      0.01       1.3       0.0                            282.5202
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:01:54   17656.4      0.04      24.8       0.0 PC/pc_out_o_reg[23]/D      232.4299
    0:01:54   17663.0      0.03      24.0       0.0                            232.5857
    0:02:06   18300.0      0.03      16.7       0.3                            245.1177
    0:02:06   18300.0      0.03      16.7       0.3                            245.1177
    0:02:07   18032.9      0.03      13.7       0.2                            240.5322
    0:02:07   18032.9      0.03      13.7       0.2                            240.5322
    0:02:10   18140.8      0.03      13.3       0.2                            242.4713
    0:02:10   18140.8      0.03      13.3       0.2                            242.4713
    0:02:11   18345.2      0.02       8.5       0.2                            247.3149
    0:02:11   18345.2      0.02       8.5       0.2                            247.3149
    0:02:16   18508.9      0.02       7.7       0.2                            250.4604
    0:02:16   18508.9      0.02       7.7       0.2                            250.4604
    0:02:20   18999.3      0.01       1.9       0.6                            260.8253
    0:02:20   18999.3      0.01       1.9       0.6                            260.8253
    0:02:21   18999.3      0.01       1.9       0.6                            260.8253
    0:02:21   18999.3      0.01       1.9       0.6                            260.8253
    0:02:21   18999.3      0.01       1.9       0.6                            260.8253
    0:02:21   18999.3      0.01       1.9       0.6                            260.8253
    0:02:22   18999.3      0.01       1.9       0.6                            260.8253
    0:02:22   18999.3      0.01       1.9       0.6                            260.8253
    0:02:22   18999.3      0.01       1.9       0.6                            260.8253
    0:02:22   18999.3      0.01       1.9       0.6                            260.8253
    0:02:23   18999.3      0.01       1.9       0.6                            260.8253

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:23   18998.6      0.01       1.9       0.6                            260.8214
    0:02:27   17535.9      0.01       1.5       0.4                            228.5684
    0:02:28   17693.1      0.01       1.0       0.5                            230.9338
    0:02:28   17693.1      0.01       1.0       0.5                            230.9338
    0:02:29   17586.1      0.01       0.9       0.1                            229.9447
    0:02:30   17549.6      0.01       0.6       0.1 PC/pc_out_o_reg[4]/D       229.2379
    0:02:31   17575.2      0.01       0.4       0.1 PC/pc_out_o_reg[5]/D       229.7284
    0:02:32   17609.2      0.00       0.3       0.1 PC/pc_out_o_reg[14]/D      230.2357
    0:02:32   17646.9      0.00       0.2       0.1 RF/Reg_File_reg[23][21]/D  230.9819
    0:02:33   17690.9      0.00       0.2       0.1 PC/pc_out_o_reg[14]/D      231.8410
    0:02:33   17692.7      0.00       0.1       0.0                            231.9867
    0:02:37   17766.4      0.00       0.0       0.0                            233.5115
    0:02:37   17766.4      0.00       0.0       0.0                            233.5115
    0:02:37   17765.9      0.00       0.0       0.0                            233.4785
    0:02:37   17765.9      0.00       0.0       0.0                            233.4785
    0:02:37   17765.9      0.00       0.0       0.0                            233.4785
    0:02:42   16775.5      0.00       0.0       0.0                            212.0372
Loading db file '/CAD/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'MIPS' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk_i': 1057 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
check_design > Report/$DESIGN\.check
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/MIPS/02_SYN/Netlist/MIPS_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/mnt/newNAS/home/UnderGraduate2/2024/macplanck/VLSI/MIPS/02_SYN/Netlist/MIPS_SYN.sdf'. (WT-3)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : MIPS
Version: R-2020.09
Date   : Sun Dec 22 01:21:24 2024
****************************************

Library(s) Used:

    sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c (File: /CAD/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db)

Number of ports:                          116
Number of nets:                          7978
Number of cells:                         7801
Number of combinational cells:           6742
Number of sequential cells:              1058
Number of macros/black boxes:               0
Number of buf/inv:                       1114
Number of references:                     291

Combinational area:              11496.265090
Buf/Inv area:                      907.426793
Noncombinational area:            5279.223612
Macro/Black Box area:                0.000000
Net Interconnect area:               0.000000

Total cell area:                 16775.488702
Total area:                      16775.488702
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MIPS
Version: R-2020.09
Date   : Sun Dec 22 01:21:24 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_typical_max_0p90v_25c   Library: sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c
Wire Load Model Mode: top

  Startpoint: RF/Reg_File_reg_18__30_
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: PC_pc_out_o_reg_18_
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MIPS               Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RF/Reg_File_reg_18__30_/CK (DFFRPQ_X3M_A9TR)            0.00 #     0.00 r
  RF/Reg_File_reg_18__30_/Q (DFFRPQ_X3M_A9TR)             0.07       0.07 f
  RF/U481/Y (AOI22_X1M_A9TR)                              0.04       0.11 r
  RF/U470/Y (NAND4_X2A_A9TR)                              0.04       0.15 f
  RF/U3026/Y (OR4_X6M_A9TR)                               0.04       0.20 f
  RF/RTdata_o[30] (Reg_File)                              0.00       0.20 f
  U2863/Y (MXIT2_X4M_A9TR)                                0.02       0.22 r
  U2277/Y (NAND2_X4B_A9TR)                                0.03       0.25 f
  U1342/Y (NAND2_X4B_A9TR)                                0.02       0.27 r
  U1842/Y (NOR2B_X4M_A9TR)                                0.04       0.31 r
  U2157/Y (NAND2B_X6M_A9TR)                               0.03       0.34 r
  U1346/Y (INV_X4M_A9TR)                                  0.01       0.35 f
  U1006/Y (OAI2XB1_X3M_A9TR)                              0.04       0.39 f
  U2137/Y (NOR2_X6M_A9TR)                                 0.03       0.42 r
  U1347/Y (NAND3BB_X6M_A9TR)                              0.02       0.43 f
  U1478/Y (INV_X7P5M_A9TR)                                0.01       0.44 r
  U2644/Y (NAND3_X6A_A9TR)                                0.02       0.46 f
  U2308/Y (OAI21_X3M_A9TR)                                0.03       0.49 r
  U2179/Y (NAND3_X6A_A9TR)                                0.03       0.51 f
  U2640/Y (AND2_X11B_A9TR)                                0.03       0.54 f
  U2629/Y (INV_X11M_A9TR)                                 0.02       0.56 r
  U1424/Y (OAI211_X2M_A9TR)                               0.03       0.59 f
  PC_pc_out_o_reg_18_/D (DFFQN_X2M_A9TR)                  0.00       0.59 f
  data arrival time                                                  0.59

  clock clk_i (rise edge)                                 0.60       0.60
  clock network delay (ideal)                             0.00       0.60
  PC_pc_out_o_reg_18_/CK (DFFQN_X2M_A9TR)                 0.00       0.60 r
  library setup time                                     -0.01       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
exit
Memory usage for this session 385 Mbytes.
Memory usage for this session including child processes 385 Mbytes.
CPU usage for this session 168 seconds ( 0.05 hours ).
Elapsed time for this session 174 seconds ( 0.05 hours ).

Thank you...
