============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  03:08:46 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3 ps) Path Delay Check
     Startpoint: (F) B[0]
       Endpoint: (R) S[24]

                   Capture    Launch  
      Path Delay:+    2300         -  
      Drv Adjust:+       0         0  
         Arrival:=    2300            
                                      
   Required Time:=    2300            
       Data Path:-    2297            
           Slack:=       3            

Exceptions/Constraints:
  max_delay             2300            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[0]                           -       -      F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g96/X                          -       A->X   F     sky130_fd_sc_hd__clkbuf_1      3 11.1    88   354     354    (-,-) 
  addinc_add_7_30_g1115__7410/Y  -       B->Y   R     sky130_fd_sc_hd__nand2_1       1  3.8    57    87     441    (-,-) 
  addinc_add_7_30_g1030__5107/Y  -       C->Y   F     sky130_fd_sc_hd__nand3_1       2  6.4    85    99     540    (-,-) 
  addinc_add_7_30_g1018__6161/Y  -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  5.9    73    90     631    (-,-) 
  addinc_add_7_30_g1015__5115/Y  -       A->Y   F     sky130_fd_sc_hd__nand2_2       3 11.3    80    70     701    (-,-) 
  addinc_add_7_30_g997__6417/X   -       A1->X  F     sky130_fd_sc_hd__a31o_2        5 16.9    71   251     952    (-,-) 
  addinc_add_7_30_g992__2883/X   -       A1->X  F     sky130_fd_sc_hd__a31o_2        8 26.2    91   269    1221    (-,-) 
  addinc_add_7_30_g980__5122/X   -       A1->X  F     sky130_fd_sc_hd__a31o_2       17 50.6   141   324    1545    (-,-) 
  addinc_add_7_30_g971__4319/X   -       A1->X  F     sky130_fd_sc_hd__a21o_1        1  4.1    41   195    1740    (-,-) 
  addinc_add_7_30_g940__1242/SUM -       B->SUM R     sky130_fd_sc_hd__ha_1          1 51.3   444   556    2296    (-,-) 
  S[24]                          <<<     -      R     (port)                         -    -     -     0    2297    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

