# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project CLA_med_for_generate
# Compile of CLA_block.vhd failed with 1 errors.
# Compile of CLA_top.vhd failed with 1 errors.
# Compile of fulladder.vhd was successful.
# Compile of tb_CLA_block.vhd was successful.
# Compile of tb_CLA_top.vhd was successful.
# Compile of tb_fulladder.vhd was successful.
# 6 compiles, 2 failed with 2 errors.
# Compile of CLA_top.vhd failed with 1 errors.
# Compile of CLA_top.vhd was successful.
# Compile of CLA_block.vhd failed with 1 errors.
# Compile of CLA_block.vhd failed with 1 errors.
# Compile of CLA_block.vhd was successful.
vsim work.tb_cla_block -voptargs=+acc
# vsim work.tb_cla_block -voptargs="+acc" 
# Start time: 13:16:10 on Oct 04,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading std.env(body)
# Loading work.tb_cla_block(behavioral)#1
# Loading work.cla_block(mixed)#1
# Loading work.fulladder(dataflow)#1
add wave -position insertpoint sim:/tb_cla_block/DUT/*
run -all
# ** Note: Ferdig!
#    Time: 120 ns  Iteration: 0  Instance: /tb_cla_block
# Break in Process line__31 at /home/lythbh/M-drive/in2060/oblig2/tb_CLA_block.vhd line 75
vsim -voptargs=+acc work.tb_cla_top
# End time: 13:17:46 on Oct 04,2023, Elapsed time: 0:01:36
# Errors: 0, Warnings: 10
# vsim -voptargs="+acc" work.tb_cla_top 
# Start time: 13:17:46 on Oct 04,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading std.env(body)
# Loading work.tb_cla_top(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.cla_top(mixed)#1
# Loading work.cla_block(mixed)#1
# Loading work.fulladder(dataflow)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_cla_top/DUT/cout has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/tb_cla_top/DUT/*
run -all
# ** Failure: Output er feil
#    Time: 20 ns  Iteration: 0  Process: /tb_cla_top/line__31 File: /home/lythbh/M-drive/in2060/oblig2/tb_CLA_top.vhd
# Break in Process line__31 at /home/lythbh/M-drive/in2060/oblig2/tb_CLA_top.vhd line 37
# Compile of CLA_top.vhd was successful.
run -all
# ** Failure: Output er feil
#    Time: 40 ns  Iteration: 0  Process: /tb_cla_top/line__31 File: /home/lythbh/M-drive/in2060/oblig2/tb_CLA_top.vhd
# Break in Process line__31 at /home/lythbh/M-drive/in2060/oblig2/tb_CLA_top.vhd line 44
# End time: 13:20:16 on Oct 04,2023, Elapsed time: 0:02:30
# Errors: 2, Warnings: 3
