{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648594235498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648594235499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 16:50:35 2022 " "Processing started: Tue Mar 29 16:50:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648594235499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594235499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594235499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648594246198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648594246198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/soc_system_passthrough.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/soc_system_passthrough.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough-rtl " "Found design unit 1: soc_system_passthrough-rtl" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253607 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough " "Found entity 1: soc_system_passthrough" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0 " "Found entity 1: soc_system_passthrough_mm_interconnect_0" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_passthrough_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_mux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253624 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_rsp_demux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_mux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_passthrough_mm_interconnect_0_cmd_demux" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253639 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253639 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253639 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253639 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648594253645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648594253650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648594253660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648594253660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253661 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router_002 " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router_002" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_passthrough_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648594253662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_passthrough_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_passthrough_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648594253662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_passthrough_mm_interconnect_0_router_default_decode" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253663 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_passthrough_mm_interconnect_0_router " "Found entity 2: soc_system_passthrough_mm_interconnect_0_router" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_system_id " "Found entity 1: soc_system_passthrough_system_id" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_system_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps " "Found entity 1: soc_system_passthrough_hps" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_hps_io " "Found entity 1: soc_system_passthrough_hps_hps_io" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_hps_io_border " "Found entity 1: soc_system_passthrough_hps_hps_io_border" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_hps_fpga_interfaces " "Found entity 1: soc_system_passthrough_hps_fpga_interfaces" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_clk_reset_inputs-rtl " "Found design unit 1: soc_system_passthrough_clk_reset_inputs-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253772 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_clk_reset_inputs " "Found entity 1: soc_system_passthrough_clk_reset_inputs" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_clk_reset_inputs.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_passthrough_ad1939_subsystem-rtl " "Found design unit 1: soc_system_passthrough_ad1939_subsystem-rtl" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253774 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_ad1939_subsystem " "Found entity 1: soc_system_passthrough_ad1939_subsystem" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_ad1939_mclk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_ad1939_mclk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll " "Found entity 1: soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_passthrough/synthesis/submodules/ad1939_hps_audio_mini.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_passthrough/synthesis/submodules/ad1939_hps_audio_mini.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad1939_hps_audio_mini-behavioral " "Found design unit 1: ad1939_hps_audio_mini-behavioral" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253778 ""} { "Info" "ISGN_ENTITY_NAME" "1 ad1939_hps_audio_mini " "Found entity 1: ad1939_hps_audio_mini" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10nano_audiomini_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10nano_audiomini_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10nano_audiomini_system-de10nano_arch " "Found design unit 1: de10nano_audiomini_system-de10nano_arch" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253780 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10nano_audiomini_system " "Found entity 1: de10nano_audiomini_system" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594253780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594253780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594253782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10Nano_AudioMini_System " "Elaborating entity \"DE10Nano_AudioMini_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648594253947 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inmp621_mic_clk DE10Nano_AudioMini_System.vhd(142) " "VHDL Signal Declaration warning at DE10Nano_AudioMini_System.vhd(142): used implicit default value for signal \"inmp621_mic_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 142 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648594253949 "|DE10Nano_AudioMini_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough soc_system_passthrough:u0 " "Elaborating entity \"soc_system_passthrough\" for hierarchy \"soc_system_passthrough:u0\"" {  } { { "DE10Nano_AudioMini_System.vhd" "u0" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_ad1939_subsystem soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem " "Elaborating entity \"soc_system_passthrough_ad1939_subsystem\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "ad1939_subsystem" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad1939_hps_audio_mini soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini " "Elaborating entity \"ad1939_hps_audio_mini\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "ad1939_audio_mini" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254045 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip/ad1939/serial2parallel.vhd 2 1 " "Using design file ip/ad1939/serial2parallel.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-behavior " "Found design unit 1: serial2parallel-behavior" {  } { { "serial2parallel.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/serial2parallel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594254073 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "serial2parallel.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/serial2parallel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594254073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648594254073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial2parallel soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|serial2parallel:s2p_adc2 " "Elaborating entity \"serial2parallel\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|serial2parallel:s2p_adc2\"" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "s2p_adc2" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip/ad1939/parallel2serial.vhd 2 1 " "Using design file ip/ad1939/parallel2serial.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel2serial-behavior " "Found design unit 1: parallel2serial-behavior" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594254093 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594254093 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648594254093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel2serial soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left " "Elaborating entity \"parallel2serial\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\"" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "p2s_dac1_left" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254094 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip/ad1939/delay_signal.vhd 2 1 " "Using design file ip/ad1939/delay_signal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_signal-delay_architecture " "Found design unit 1: delay_signal-delay_architecture" {  } { { "delay_signal.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/delay_signal.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594254116 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_signal " "Found entity 1: delay_signal" {  } { { "delay_signal.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/delay_signal.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594254116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648594254116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_signal soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|delay_signal:delay_dac_bclk " "Elaborating entity \"delay_signal\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|delay_signal:delay_dac_bclk\"" {  } { { "soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" "delay_dac_bclk" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/AD1939_hps_audio_mini.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll " "Elaborating entity \"soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "sys_clk_from_ad1939_mclk_pll" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" "altera_pll_i" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254166 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1648594254178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 12.288 MHz " "Parameter \"reference_clock_frequency\" = \"12.288 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 98.304000 MHz " "Parameter \"output_clock_frequency0\" = \"98.304000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254188 ""}  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648594254188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" "rst_controller" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_ad1939_subsystem.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_clk_reset_inputs soc_system_passthrough:u0\|soc_system_passthrough_clk_reset_inputs:clk_reset_inputs " "Elaborating entity \"soc_system_passthrough_clk_reset_inputs\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_clk_reset_inputs:clk_reset_inputs\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "clk_reset_inputs" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_hps soc_system_passthrough:u0\|soc_system_passthrough_hps:hps " "Elaborating entity \"soc_system_passthrough_hps\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "hps" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_hps_fpga_interfaces soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_passthrough_hps_fpga_interfaces\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" "fpga_interfaces" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_hps_hps_io soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io " "Elaborating entity \"soc_system_passthrough_hps_hps_io\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" "hps_io" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_hps_hps_io_border soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border " "Elaborating entity \"soc_system_passthrough_hps_hps_io_border\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" "border" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648594254334 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648594254335 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254342 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594254343 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254382 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1648594254385 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648594254386 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648594254391 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648594254391 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648594254456 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648594254456 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254466 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648594254474 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648594254474 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648594254475 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1648594254475 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648594254671 ""}  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648594254671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594254716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594254716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254912 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1648594254913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594254922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648594254953 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648594254953 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648594254953 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648594254953 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648594254953 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648594254953 "|DE10Nano_AudioMini_System|soc_system_passthrough:u0|soc_system_passthrough_hps:hps|soc_system_passthrough_hps_hps_io:hps_io|soc_system_passthrough_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system_passthrough/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_system_id soc_system_passthrough:u0\|soc_system_passthrough_system_id:system_id " "Elaborating entity \"soc_system_passthrough_system_id\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_system_id:system_id\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "system_id" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system_passthrough/synthesis/soc_system_passthrough.vhd" "mm_interconnect_0" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/soc_system_passthrough.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:system_id_control_slave_translator\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "system_id_control_slave_translator" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "hps_h2f_lw_axi_master_agent" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:system_id_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:system_id_control_slave_agent\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "system_id_control_slave_agent" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:system_id_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:system_id_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "system_id_control_slave_agent_rsp_fifo" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:system_id_control_slave_agent_rdata_fifo\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "system_id_control_slave_agent_rdata_fifo" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router:router\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "router" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router_default_decode soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router:router\|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router:router\|soc_system_passthrough_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router_002 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router_002\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "router_002" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_router_002_default_decode soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_002:router_002\|soc_system_passthrough_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_router_002:router_002\|soc_system_passthrough_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "system_id_control_slave_burst_adapter" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_cmd_demux soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_cmd_mux soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_rsp_demux soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_rsp_mux soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_avalon_st_adapter soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system_passthrough:u0\|soc_system_passthrough_mm_interconnect_0:mm_interconnect_0\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_passthrough_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594255849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ck84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ck84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ck84 " "Found entity 1: altsyncram_ck84" {  } { { "db/altsyncram_ck84.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/altsyncram_ck84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594258948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594258948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594259219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594259219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594259306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594259306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rai " "Found entity 1: cntr_rai" {  } { { "db/cntr_rai.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/cntr_rai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594259423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594259423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594259473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594259473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594259538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594259538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594259631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594259631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594259681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594259681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594259748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594259748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594259796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594259796 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594260384 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1648594260978 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.29.16:51:04 Progress: Loading sld8e4e3dd7/alt_sld_fab_wrapper_hw.tcl " "2022.03.29.16:51:04 Progress: Loading sld8e4e3dd7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594264049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594265930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594266013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594268303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594268407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594268511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594268628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594268632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594268633 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1648594269303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e4e3dd7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8e4e3dd7/alt_sld_fab.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/ip/sld8e4e3dd7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594269530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594269530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594269611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594269611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594269613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594269613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594269676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594269676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594269765 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594269765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594269765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/db/ip/sld8e4e3dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648594269830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594269830 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1648594272657 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hps_i2c0_sclk " "bidirectional pin \"hps_i2c0_sclk\" has no driver" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 200 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1648594272799 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hps_i2c0_sdat " "bidirectional pin \"hps_i2c0_sdat\" has no driver" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 201 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1648594272799 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1648594272799 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[30\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[30\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[30\]~1 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[30\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[30\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[30\]~1\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[30\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[30\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[30\]~1 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[30\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[30\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[30\]~1\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[29\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[29\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[29\]~5 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[29\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[29\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[29\]~5\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[29\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[29\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[29\]~5 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[29\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[29\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[29\]~5\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[28\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[28\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[28\]~9 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[28\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[28\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[28\]~9\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[28\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[28\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[28\]~9 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[28\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[28\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[28\]~9\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[27\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[27\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[27\]~13 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[27\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[27\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[27\]~13\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[27\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[27\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[27\]~13 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[27\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[27\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[27\]~13\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[26\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[26\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[26\]~17 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[26\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[26\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[26\]~17\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[26\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[26\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[26\]~17 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[26\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[26\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[26\]~17\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[25\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[25\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[25\]~21 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[25\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[25\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[25\]~21\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[25\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[25\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[25\]~21 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[25\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[25\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[25\]~21\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[24\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[24\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[24\]~25 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[24\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[24\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[24\]~25\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[24\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[24\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[24\]~25 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[24\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[24\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[24\]~25\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[23\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[23\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[23\]~29 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[23\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[23\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[23\]~29\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[23\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[23\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[23\]~29 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[23\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[23\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[23\]~29\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[22\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[22\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[22\]~33 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[22\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[22\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[22\]~33\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[22\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[22\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[22\]~33 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[22\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[22\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[22\]~33\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[21\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[21\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[21\]~37 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[21\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[21\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[21\]~37\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[21\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[21\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[21\]~37 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[21\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[21\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[21\]~37\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[20\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[20\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[20\]~41 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[20\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[20\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[20\]~41\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[20\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[20\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[20\]~41 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[20\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[20\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[20\]~41\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[19\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[19\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[19\]~45 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[19\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[19\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[19\]~45\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[19\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[19\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[19\]~45 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[19\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[19\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[19\]~45\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[18\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[18\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[18\]~49 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[18\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[18\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[18\]~49\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[18\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[18\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[18\]~49 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[18\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[18\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[18\]~49\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[17\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[17\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[17\]~53 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[17\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[17\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[17\]~53\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[17\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[17\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[17\]~53 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[17\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[17\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[17\]~53\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[16\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[16\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[16\]~57 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[16\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[16\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[16\]~57\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[16\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[16\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[16\]~57 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[16\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[16\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[16\]~57\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[15\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[15\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[15\]~61 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[15\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[15\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[15\]~61\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[15\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[15\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[15\]~61 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[15\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[15\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[15\]~61\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[14\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[14\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[14\]~65 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[14\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[14\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[14\]~65\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[14\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[14\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[14\]~65 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[14\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[14\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[14\]~65\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[13\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[13\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[13\]~69 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[13\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[13\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[13\]~69\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[13\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[13\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[13\]~69 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[13\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[13\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[13\]~69\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[12\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[12\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[12\]~73 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[12\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[12\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[12\]~73\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[12\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[12\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[12\]~73 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[12\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[12\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[12\]~73\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[11\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[11\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[11\]~77 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[11\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[11\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[11\]~77\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[11\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[11\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[11\]~77 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[11\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[11\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[11\]~77\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[10\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[10\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[10\]~81 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[10\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[10\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[10\]~81\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[10\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[10\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[10\]~81 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[10\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[10\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[10\]~81\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[9\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[9\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[9\]~85 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[9\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[9\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[9\]~85\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[9\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[9\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[9\]~85 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[9\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[9\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[9\]~85\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[8\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[8\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[8\]~89 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[8\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[8\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[8\]~89\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[8\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[8\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[8\]~89 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[8\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[8\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[8\]~89\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[7\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[7\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[7\]~93 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[7\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[7\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_left\|temp\[7\]~93\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_left|temp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[7\] soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[7\]~_emulated soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[7\]~93 " "Register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[7\]\" is converted into an equivalent circuit using register \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[7\]~_emulated\" and latch \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|ad1939_hps_audio_mini:ad1939_audio_mini\|parallel2serial:p2s_dac1_right\|temp\[7\]~93\"" {  } { { "parallel2serial.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/ip/ad1939/parallel2serial.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648594272806 "|de10nano_audiomini_system|soc_system_passthrough:u0|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem|ad1939_hps_audio_mini:ad1939_audio_mini|parallel2serial:p2s_dac1_right|temp[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1648594272806 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_conv_usb_n~synth " "Node \"hps_conv_usb_n~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 173 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[0\]~synth " "Node \"hps_ddr3_dq\[0\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[1\]~synth " "Node \"hps_ddr3_dq\[1\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[2\]~synth " "Node \"hps_ddr3_dq\[2\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[3\]~synth " "Node \"hps_ddr3_dq\[3\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[4\]~synth " "Node \"hps_ddr3_dq\[4\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[5\]~synth " "Node \"hps_ddr3_dq\[5\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[6\]~synth " "Node \"hps_ddr3_dq\[6\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[7\]~synth " "Node \"hps_ddr3_dq\[7\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[8\]~synth " "Node \"hps_ddr3_dq\[8\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[9\]~synth " "Node \"hps_ddr3_dq\[9\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[10\]~synth " "Node \"hps_ddr3_dq\[10\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[11\]~synth " "Node \"hps_ddr3_dq\[11\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[12\]~synth " "Node \"hps_ddr3_dq\[12\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[13\]~synth " "Node \"hps_ddr3_dq\[13\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[14\]~synth " "Node \"hps_ddr3_dq\[14\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[15\]~synth " "Node \"hps_ddr3_dq\[15\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[16\]~synth " "Node \"hps_ddr3_dq\[16\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[17\]~synth " "Node \"hps_ddr3_dq\[17\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[18\]~synth " "Node \"hps_ddr3_dq\[18\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[19\]~synth " "Node \"hps_ddr3_dq\[19\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[20\]~synth " "Node \"hps_ddr3_dq\[20\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[21\]~synth " "Node \"hps_ddr3_dq\[21\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[22\]~synth " "Node \"hps_ddr3_dq\[22\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[23\]~synth " "Node \"hps_ddr3_dq\[23\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[24\]~synth " "Node \"hps_ddr3_dq\[24\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[25\]~synth " "Node \"hps_ddr3_dq\[25\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[26\]~synth " "Node \"hps_ddr3_dq\[26\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[27\]~synth " "Node \"hps_ddr3_dq\[27\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[28\]~synth " "Node \"hps_ddr3_dq\[28\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[29\]~synth " "Node \"hps_ddr3_dq\[29\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[30\]~synth " "Node \"hps_ddr3_dq\[30\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dq\[31\]~synth " "Node \"hps_ddr3_dq\[31\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_n\[0\]~synth " "Node \"hps_ddr3_dqs_n\[0\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 183 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_n\[1\]~synth " "Node \"hps_ddr3_dqs_n\[1\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 183 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_n\[2\]~synth " "Node \"hps_ddr3_dqs_n\[2\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 183 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_n\[3\]~synth " "Node \"hps_ddr3_dqs_n\[3\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 183 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_p\[0\]~synth " "Node \"hps_ddr3_dqs_p\[0\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 184 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_p\[1\]~synth " "Node \"hps_ddr3_dqs_p\[1\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 184 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_p\[2\]~synth " "Node \"hps_ddr3_dqs_p\[2\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 184 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ddr3_dqs_p\[3\]~synth " "Node \"hps_ddr3_dqs_p\[3\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 184 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_enet_int_n~synth " "Node \"hps_enet_int_n~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_enet_mdio~synth " "Node \"hps_enet_mdio~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 193 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_gsensor_int~synth " "Node \"hps_gsensor_int~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 199 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_i2c1_sclk~synth " "Node \"hps_i2c1_sclk~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 202 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_i2c1_sdat~synth " "Node \"hps_i2c1_sdat~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_key~synth " "Node \"hps_key~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 204 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_led~synth " "Node \"hps_led~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 205 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_ltc_gpio~synth " "Node \"hps_ltc_gpio~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 206 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sd_cmd~synth " "Node \"hps_sd_cmd~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 208 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sd_data\[0\]~synth " "Node \"hps_sd_data\[0\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 209 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sd_data\[1\]~synth " "Node \"hps_sd_data\[1\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 209 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sd_data\[2\]~synth " "Node \"hps_sd_data\[2\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 209 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sd_data\[3\]~synth " "Node \"hps_sd_data\[3\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 209 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_spim_ss~synth " "Node \"hps_spim_ss~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 213 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[0\]~synth " "Node \"hps_usb_data\[0\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 216 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[1\]~synth " "Node \"hps_usb_data\[1\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 216 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[2\]~synth " "Node \"hps_usb_data\[2\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 216 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[3\]~synth " "Node \"hps_usb_data\[3\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 216 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[4\]~synth " "Node \"hps_usb_data\[4\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 216 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[5\]~synth " "Node \"hps_usb_data\[5\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 216 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[6\]~synth " "Node \"hps_usb_data\[6\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 216 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb_data\[7\]~synth " "Node \"hps_usb_data\[7\]~synth\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 216 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594273042 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1648594273042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad1939_rst_codec_n VCC " "Pin \"ad1939_rst_codec_n\" is stuck at VCC" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|ad1939_rst_codec_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "tpa6130_power_off VCC " "Pin \"tpa6130_power_off\" is stuck at VCC" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|tpa6130_power_off"} { "Warning" "WMLS_MLS_STUCK_PIN" "inmp621_mic_clk GND " "Pin \"inmp621_mic_clk\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|inmp621_mic_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_convst GND " "Pin \"adc_convst\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|adc_convst"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_sck GND " "Pin \"adc_sck\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|adc_sck"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_sdi GND " "Pin \"adc_sdi\" is stuck at GND" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648594273044 "|de10nano_audiomini_system|adc_sdi"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648594273044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594273220 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648594273520 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_passthrough_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_passthrough_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594273734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/output_files/DE10Nano_AudioMini_System.map.smsg " "Generated suppressed messages file C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/output_files/DE10Nano_AudioMini_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594274455 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 383 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 383 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1648594468976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "42 0 1 0 0 " "Adding 42 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648594469186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648594469186 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_clk2_50 " "No output dependent on input pin \"fpga_clk2_50\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594469908 "|de10nano_audiomini_system|fpga_clk2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_clk3_50 " "No output dependent on input pin \"fpga_clk3_50\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594469908 "|de10nano_audiomini_system|fpga_clk3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594469908 "|de10nano_audiomini_system|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594469908 "|de10nano_audiomini_system|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594469908 "|de10nano_audiomini_system|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594469908 "|de10nano_audiomini_system|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inmp621_mic_data " "No output dependent on input pin \"inmp621_mic_data\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594469908 "|de10nano_audiomini_system|inmp621_mic_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_sdo " "No output dependent on input pin \"adc_sdo\"" {  } { { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648594469908 "|de10nano_audiomini_system|adc_sdo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648594469908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4396 " "Implemented 4396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648594469921 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648594469921 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "131 " "Implemented 131 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1648594469921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3335 " "Implemented 3335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648594469921 ""} { "Info" "ICUT_CUT_TM_RAMS" "175 " "Implemented 175 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1648594469921 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1648594469921 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1648594469921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648594469921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5185 " "Peak virtual memory: 5185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648594470031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 16:54:30 2022 " "Processing ended: Tue Mar 29 16:54:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648594470031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:55 " "Elapsed time: 00:03:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648594470031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:08 " "Total CPU time (on all processors): 00:04:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648594470031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648594470031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1648594473997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648594473998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 16:54:31 2022 " "Processing started: Tue Mar 29 16:54:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648594473998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1648594473998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1648594473998 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1648594474090 ""}
{ "Info" "0" "" "Project  = DE10Nano_AudioMini_System" {  } {  } 0 0 "Project  = DE10Nano_AudioMini_System" 0 0 "Fitter" 0 0 1648594474090 ""}
{ "Info" "0" "" "Revision = DE10Nano_AudioMini_System" {  } {  } 0 0 "Revision = DE10Nano_AudioMini_System" 0 0 "Fitter" 0 0 1648594474090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1648594474288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648594474289 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10Nano_AudioMini_System 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10Nano_AudioMini_System\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648594474328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648594474366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648594474366 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1648594474455 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648594474899 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1648594474918 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648594480342 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1648594480545 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 230 " "No exact pin location assignment(s) for 74 pins of 230 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1648594481155 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "hps_ddr3_rzq " "RUP, RDN, or RZQ pin hps_ddr3_rzq not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_rzq } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_rzq" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 188 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1648594481181 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1648594481181 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1648594495271 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (2 global, 1 regional) " "Promoted 3 clocks (2 global, 1 regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G14 " "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1648594497080 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|spim0_sclk_out\[0\]~CLKENA0 1 regional CLKCTRL_R78 " "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|spim0_sclk_out\[0\]~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R78" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Region 2 45 0 89 36 " "Node drives Regional Clock Region 2 from (45, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1648594497080 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1648594497080 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 102 global CLKCTRL_G6 " "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 102 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1648594497080 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1648594497080 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk1_50~inputCLKENA0 1844 global CLKCTRL_G4 " "fpga_clk1_50~inputCLKENA0 with 1844 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1648594497080 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ad1939_adc_abclk~inputCLKENA0 82 global CLKCTRL_G7 " "ad1939_adc_abclk~inputCLKENA0 with 82 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1648594497080 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1648594497080 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648594497081 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1648594501866 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648594501872 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648594501872 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648594501872 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1648594501872 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1648594501872 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1648594501900 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1648594501910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1648594501923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502337 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502339 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502339 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1648594502342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502344 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502344 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502345 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502345 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502345 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502345 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502346 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502346 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502346 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502346 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502346 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502347 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502347 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502347 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502347 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502348 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502348 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502348 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502348 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502348 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502349 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502349 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502349 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502349 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502350 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502350 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502350 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502350 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502350 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502350 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502351 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502351 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502351 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502351 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502351 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502352 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502352 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502352 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502352 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502352 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502353 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502353 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502353 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502353 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502353 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502354 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502354 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502354 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502354 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502355 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502355 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502355 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 53 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(53): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502355 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502355 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 55 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(55): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502356 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502356 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 57 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(57): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502356 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502356 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 59 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(59): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502357 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502357 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502357 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502357 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502357 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502358 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502358 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502358 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502358 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502359 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502359 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1648594502359 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Nano_AudioMini_System.sdc " "Reading SDC File: 'DE10Nano_AudioMini_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1648594502367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 13 HPS_ENET_TX_CLK port " "Ignored filter at DE10Nano_AudioMini_System.sdc(13): HPS_ENET_TX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_AudioMini_System.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_AudioMini_System.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502369 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502369 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1648594502369 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 32 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 32 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648594502371 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648594502371 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1648594502371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1648594502371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 \$PLL_internal_clock clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): \$PLL_internal_clock could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 \$data_plane_clock clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): \$data_plane_clock could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 AD1939_MCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): AD1939_MCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 virtual_data_input_clock clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): virtual_data_input_clock could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): FPGA_CLK1_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 FPGA_CLK2_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): FPGA_CLK2_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 FPGA_CLK3_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): FPGA_CLK3_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 HPS_I2C1_SCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): HPS_I2C1_SCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502372 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_AudioMini_System.sdc 67 Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at DE10Nano_AudioMini_System.sdc(67): Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \}  " "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \} " {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502372 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502372 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_AudioMini_System.sdc 67 Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at DE10Nano_AudioMini_System.sdc(67): Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk )" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502372 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_AudioMini_System.sdc 67 Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at DE10Nano_AudioMini_System.sdc(67): Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk )" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 110 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(110): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 110 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(110): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502373 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 111 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(111): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502373 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 112 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(112): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502373 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 113 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(113): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502373 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 114 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(114): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 114 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(114): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502374 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 115 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(115): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502374 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 120 Audio_Mini_SWITCHES\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(120): Audio_Mini_SWITCHES\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 120 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(120): FPGA_CLK1_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502375 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 120 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(120): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502375 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 121 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(121): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 122 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(122): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502376 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 123 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(123): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502376 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 124 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(124): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502376 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 125 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(125): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502376 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 132 HPS_ENET_RX_CLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(132): HPS_ENET_RX_CLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 132 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(132): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502377 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 133 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(133): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502377 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 134 HPS_ENET_RX_DATA\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(134): HPS_ENET_RX_DATA\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502378 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 134 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(134): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502378 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 135 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(135): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 136 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(136): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502378 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 137 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(137): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502378 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 138 HPS_SD_CLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(138): HPS_SD_CLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 138 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(138): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502379 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 139 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(139): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502379 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 140 HPS_SD_DATA\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(140): HPS_SD_DATA\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502379 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 140 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(140): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 141 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502380 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 141 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(141): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 164 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(164): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502380 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 165 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(165): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502380 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 166 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(166): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502380 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 167 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(167): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502380 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 168 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(168): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502381 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 169 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(169): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502381 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 180 Audio_Mini_LEDs\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(180): Audio_Mini_LEDs\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 180 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502382 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 180 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(180): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 181 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502382 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 181 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(181): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 182 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(182): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502382 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 183 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(183): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502382 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 184 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(184): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502383 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 185 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(185): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502383 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 186 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(186): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502383 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 187 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(187): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502383 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 188 HPS_ENET_TX_DATA\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(188): HPS_ENET_TX_DATA\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 188 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502384 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 188 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(188): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 189 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502384 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 189 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(189): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 190 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(190): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502384 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 191 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(191): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502384 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 192 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(192): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502385 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 193 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(193): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502385 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 194 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502385 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 194 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(194): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 195 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502385 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 195 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(195): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 278 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_AudioMini_System.sdc(278): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 278 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_AudioMini_System.sdc(278): soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 278 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(278): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502388 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 278 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(278): Argument <to> is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 279 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(279): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502388 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 279 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(279): Argument <to> is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 291 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(291): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 291 u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(291): u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1648594502388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 291 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(291): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502388 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 291 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(291): Argument <to> is an empty collection" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 292 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(292): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594502389 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 292 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(292): Argument <to> is an empty collection" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1648594502389 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb_clkout " "Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb_clkout " "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb_clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1648594502408 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1648594502408 "|de10nano_audiomini_system|hps_usb_clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594502421 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1648594502421 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1648594502506 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1648594502506 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1648594502518 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1648594502518 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594502521 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1648594502521 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1648594502524 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 33 clocks " "Found 33 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 ad1939_adc_abclk " "  81.380 ad1939_adc_abclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5208.333 ad1939_adc_alrclk " "5208.333 ad1939_adc_alrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380  ad1939_mclk " "  81.380  ad1939_mclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fpga_clk1_50 " "  20.000 fpga_clk1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fpga_clk2_50 " "  20.000 fpga_clk2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fpga_clk3_50 " "  20.000 fpga_clk3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_ck_n " "   2.500 hps_ddr3_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_ck_p " "   2.500 hps_ddr3_ck_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_n\[0\]_OUT " "   2.500 hps_ddr3_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_n\[1\]_OUT " "   2.500 hps_ddr3_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_n\[2\]_OUT " "   2.500 hps_ddr3_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_n\[3\]_OUT " "   2.500 hps_ddr3_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[0\]_IN " "   2.500 hps_ddr3_dqs_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[0\]_OUT " "   2.500 hps_ddr3_dqs_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[1\]_IN " "   2.500 hps_ddr3_dqs_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[1\]_OUT " "   2.500 hps_ddr3_dqs_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[2\]_IN " "   2.500 hps_ddr3_dqs_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[2\]_OUT " "   2.500 hps_ddr3_dqs_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[3\]_IN " "   2.500 hps_ddr3_dqs_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[3\]_OUT " "   2.500 hps_ddr3_dqs_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 hps_enet_rx_clk " "   8.000 hps_enet_rx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000 hps_i2c1_sclk " "2500.000 hps_i2c1_sclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   hps_sd_clk " "  20.000   hps_sd_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.543 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.543 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.172 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.172 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk " "  10.000 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " "  10.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 virtual_sdata_input_clock " "  81.380 virtual_sdata_input_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 virtual_sdata_output_clock " "  81.380 virtual_sdata_output_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1648594502524 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1648594502524 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648594502762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648594502791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648594502792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648594502799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648594502821 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648594502837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648594502837 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648594502844 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648594503860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1648594503867 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648594503867 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648594504535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648594508796 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1648594511210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648594538604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648594571041 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648594575799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648594575799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648594581212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1648594590274 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648594590274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1648594598277 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648594598277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648594598284 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.46 " "Total time spent on timing analysis during the Fitter is 9.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1648594602917 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648594603047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648594605234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648594605236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648594609597 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648594629217 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1648594630064 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_i2c0_sclk a permanently disabled " "Pin hps_i2c0_sclk has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_i2c0_sclk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_i2c0_sclk" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 200 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_i2c0_sdat a permanently disabled " "Pin hps_i2c0_sdat has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_i2c0_sdat } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_i2c0_sdat" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[0\] a permanently disabled " "Pin audio_mini_gpio_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[1\] a permanently disabled " "Pin audio_mini_gpio_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[2\] a permanently disabled " "Pin audio_mini_gpio_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[3\] a permanently disabled " "Pin audio_mini_gpio_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[4\] a permanently disabled " "Pin audio_mini_gpio_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[4\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[5\] a permanently disabled " "Pin audio_mini_gpio_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[5\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[6\] a permanently disabled " "Pin audio_mini_gpio_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[6\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[7\] a permanently disabled " "Pin audio_mini_gpio_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[7\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[8\] a permanently disabled " "Pin audio_mini_gpio_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[8\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[9\] a permanently disabled " "Pin audio_mini_gpio_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[9\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[10\] a permanently disabled " "Pin audio_mini_gpio_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[10\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[11\] a permanently disabled " "Pin audio_mini_gpio_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[11\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[12\] a permanently disabled " "Pin audio_mini_gpio_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[12\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[13\] a permanently disabled " "Pin audio_mini_gpio_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[13\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[14\] a permanently disabled " "Pin audio_mini_gpio_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[14\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[15\] a permanently disabled " "Pin audio_mini_gpio_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[15\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[16\] a permanently disabled " "Pin audio_mini_gpio_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[16\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[17\] a permanently disabled " "Pin audio_mini_gpio_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[17\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[18\] a permanently disabled " "Pin audio_mini_gpio_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[18\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[19\] a permanently disabled " "Pin audio_mini_gpio_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[19\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[20\] a permanently disabled " "Pin audio_mini_gpio_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[20\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[21\] a permanently disabled " "Pin audio_mini_gpio_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[21\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[22\] a permanently disabled " "Pin audio_mini_gpio_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[22\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[23\] a permanently disabled " "Pin audio_mini_gpio_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[23\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[24\] a permanently disabled " "Pin audio_mini_gpio_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[24\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[25\] a permanently disabled " "Pin audio_mini_gpio_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[25\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[26\] a permanently disabled " "Pin audio_mini_gpio_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[26\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[27\] a permanently disabled " "Pin audio_mini_gpio_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[27\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[28\] a permanently disabled " "Pin audio_mini_gpio_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[28\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[29\] a permanently disabled " "Pin audio_mini_gpio_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[29\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[30\] a permanently disabled " "Pin audio_mini_gpio_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[30\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[31\] a permanently disabled " "Pin audio_mini_gpio_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[31\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[32\] a permanently disabled " "Pin audio_mini_gpio_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[32] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[32\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[33\] a permanently disabled " "Pin audio_mini_gpio_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[33] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[33\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[0\] a permanently disabled " "Pin audio_mini_gpio_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[1\] a permanently disabled " "Pin audio_mini_gpio_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[2\] a permanently disabled " "Pin audio_mini_gpio_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[3\] a permanently disabled " "Pin audio_mini_gpio_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[4\] a permanently disabled " "Pin audio_mini_gpio_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[4\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[5\] a permanently disabled " "Pin audio_mini_gpio_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[5\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[6\] a permanently disabled " "Pin audio_mini_gpio_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[6\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[7\] a permanently disabled " "Pin audio_mini_gpio_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[7\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[8\] a permanently disabled " "Pin audio_mini_gpio_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[8\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[9\] a permanently disabled " "Pin audio_mini_gpio_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[9\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[10\] a permanently disabled " "Pin audio_mini_gpio_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[10\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[11\] a permanently disabled " "Pin audio_mini_gpio_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[11\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[12\] a permanently disabled " "Pin audio_mini_gpio_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[12\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[0\] a permanently disabled " "Pin arduino_io\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[1\] a permanently disabled " "Pin arduino_io\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[2\] a permanently disabled " "Pin arduino_io\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[3\] a permanently disabled " "Pin arduino_io\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[4\] a permanently disabled " "Pin arduino_io\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[5\] a permanently disabled " "Pin arduino_io\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[6\] a permanently disabled " "Pin arduino_io\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[7\] a permanently disabled " "Pin arduino_io\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[8\] a permanently disabled " "Pin arduino_io\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[9\] a permanently disabled " "Pin arduino_io\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[10\] a permanently disabled " "Pin arduino_io\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[11\] a permanently disabled " "Pin arduino_io\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[12\] a permanently disabled " "Pin arduino_io\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[13\] a permanently disabled " "Pin arduino_io\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[14\] a permanently disabled " "Pin arduino_io\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[14\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[15\] a permanently disabled " "Pin arduino_io\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[15\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_reset_n a permanently disabled " "Pin arduino_reset_n has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_reset_n } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_reset_n" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_spim_ss a permanently enabled " "Pin hps_spim_ss has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_spim_ss } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_spim_ss" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 213 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1648594630132 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1648594630132 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[8\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[8\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[0\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[1\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[2\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[3\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[4\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[4\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[5\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[5\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[6\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[6\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[7\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[7\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[9\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[9\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[10\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[10\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[11\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[11\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[12\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[12\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[13\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[13\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[14\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[14\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[15\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[15\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[16\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[16\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[17\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[17\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[18\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[18\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[19\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[19\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[20\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[20\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[21\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[21\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[22\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[22\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[23\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[23\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[24\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[24\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[25\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[25\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[26\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[26\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[27\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[27\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[28\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[28\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[29\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[29\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[30\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[30\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[31\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[31\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_n[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_n\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_n[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_n\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_n[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_n\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_n[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_n\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_p\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_p\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_p[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_p\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_p\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_p\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_p[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_p\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_p\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_p\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_p[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_p\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_p\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_p\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_p[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_p\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.vhd" 184 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1648594630135 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1648594630135 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/output_files/DE10Nano_AudioMini_System.fit.smsg " "Generated suppressed messages file C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/output_files/DE10Nano_AudioMini_System.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648594630617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 224 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7522 " "Peak virtual memory: 7522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648594633252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 16:57:13 2022 " "Processing ended: Tue Mar 29 16:57:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648594633252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:42 " "Elapsed time: 00:02:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648594633252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:45 " "Total CPU time (on all processors): 00:05:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648594633252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648594633252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1648594634992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648594634992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 16:57:14 2022 " "Processing started: Tue Mar 29 16:57:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648594634992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1648594634992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1648594634992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1648594638506 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1648594645541 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1648594647117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648594647288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 16:57:27 2022 " "Processing ended: Tue Mar 29 16:57:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648594647288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648594647288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648594647288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1648594647288 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1648594648037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1648594650915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648594650916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 16:57:28 2022 " "Processing started: Tue Mar 29 16:57:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648594650916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1648594650916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System " "Command: quartus_sta DE10Nano_AudioMini_System -c DE10Nano_AudioMini_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1648594650916 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1648594651016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1648594652345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1648594652346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594652381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594652381 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1648594653374 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648594653563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648594653563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1648594653563 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1648594653563 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1648594653563 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1648594653593 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1648594653607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1648594653639 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1648594653639 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1648594653992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654061 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654063 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654063 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1648594654066 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1648594654069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654071 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654071 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654071 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654072 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654074 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654075 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654075 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654075 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654075 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654076 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654076 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654076 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654077 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654077 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654077 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654078 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654078 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654078 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654078 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654078 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654079 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654079 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654079 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654079 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654079 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654079 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654080 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654080 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654080 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654080 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654080 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654081 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654081 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654081 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654081 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654081 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654082 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654082 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654082 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654082 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654082 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654082 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654083 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654083 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654083 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654083 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654084 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654084 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654084 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654084 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654084 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654085 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 53 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(53): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654085 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654085 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 55 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(55): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654085 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654085 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 57 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(57): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654086 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654086 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 59 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(59): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654086 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654086 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654086 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654086 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654087 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654087 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654087 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654087 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654088 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654088 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654088 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1648594654090 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Nano_AudioMini_System.sdc " "Reading SDC File: 'DE10Nano_AudioMini_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1648594654121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 13 HPS_ENET_TX_CLK port " "Ignored filter at DE10Nano_AudioMini_System.sdc(13): HPS_ENET_TX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_AudioMini_System.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_AudioMini_System.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654123 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654123 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1648594654127 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 64 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 64 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648594654128 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1648594654128 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594654128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1648594654129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 \$PLL_internal_clock clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): \$PLL_internal_clock could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 \$data_plane_clock clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): \$data_plane_clock could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 AD1939_MCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): AD1939_MCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 virtual_data_input_clock clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): virtual_data_input_clock could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): FPGA_CLK1_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 FPGA_CLK2_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): FPGA_CLK2_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 FPGA_CLK3_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): FPGA_CLK3_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 67 HPS_I2C1_SCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(67): HPS_I2C1_SCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654130 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_AudioMini_System.sdc 67 Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at DE10Nano_AudioMini_System.sdc(67): Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \}  " "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \} " {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654130 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654130 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_AudioMini_System.sdc 67 Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at DE10Nano_AudioMini_System.sdc(67): Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk )" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654130 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_AudioMini_System.sdc 67 Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at DE10Nano_AudioMini_System.sdc(67): Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk )" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 110 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(110): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 110 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(110): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654130 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 111 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(111): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654131 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 112 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(112): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654134 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 113 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(113): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654135 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 114 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(114): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 114 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(114): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654135 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 115 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(115): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654135 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 120 Audio_Mini_SWITCHES\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(120): Audio_Mini_SWITCHES\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 120 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(120): FPGA_CLK1_50 could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654136 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 120 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(120): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654136 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 121 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(121): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 122 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(122): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654136 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 123 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(123): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654136 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 124 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(124): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654136 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 125 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(125): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654137 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 132 HPS_ENET_RX_CLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(132): HPS_ENET_RX_CLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 132 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(132): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654137 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 133 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(133): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654137 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 134 HPS_ENET_RX_DATA\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(134): HPS_ENET_RX_DATA\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654138 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 134 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(134): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654138 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 135 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(135): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 136 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(136): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654138 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 137 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(137): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654138 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 138 HPS_SD_CLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(138): HPS_SD_CLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 138 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(138): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654138 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 139 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(139): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654139 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 140 HPS_SD_DATA\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(140): HPS_SD_DATA\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654139 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 140 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(140): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 141 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654139 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_AudioMini_System.sdc 141 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_AudioMini_System.sdc(141): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 164 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(164): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654139 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 165 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(165): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654140 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 166 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(166): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654140 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 167 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(167): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654140 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 168 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(168): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654140 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 169 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(169): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654140 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 180 Audio_Mini_LEDs\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(180): Audio_Mini_LEDs\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 180 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654141 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 180 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(180): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 181 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654141 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 181 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(181): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 182 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(182): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654141 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 183 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(183): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654141 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 184 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(184): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654142 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 185 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(185): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654142 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 186 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(186): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654142 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 187 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(187): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654142 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 188 HPS_ENET_TX_DATA\[*\] port " "Ignored filter at DE10Nano_AudioMini_System.sdc(188): HPS_ENET_TX_DATA\[*\] could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 188 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654142 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 188 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(188): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 189 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654142 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 189 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(189): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 190 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(190): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654143 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 191 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(191): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654143 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 192 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(192): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654143 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 193 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(193): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654143 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 194 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654143 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 194 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(194): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 195 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654144 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_AudioMini_System.sdc 195 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_AudioMini_System.sdc(195): Argument -clock is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 278 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_AudioMini_System.sdc(278): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 278 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_AudioMini_System.sdc(278): soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 278 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(278): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654148 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 278 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(278): Argument <to> is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 279 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(279): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654148 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 279 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(279): Argument <to> is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 291 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(291): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 291 u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10Nano_AudioMini_System.sdc(291): u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 291 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(291): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654149 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 291 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(291): Argument <to> is an empty collection" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 292 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(292): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1648594654150 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 292 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(292): Argument <to> is an empty collection" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 4/passthrough/DE10Nano_AudioMini_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1648594654150 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb_clkout " "Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb_clkout " "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb_clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1648594654167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1648594654167 "|de10nano_audiomini_system|hps_usb_clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594654181 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1648594654181 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594658351 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1648594658352 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1648594658364 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1648594658364 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594658367 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1648594658367 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1648594658371 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1648594658430 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594658499 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594658499 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594658529 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594658529 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648594658532 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648594658532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.792 " "Worst-case setup slack is -6.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.792           -1880.262 fpga_clk1_50  " "   -6.792           -1880.262 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.523             -30.995 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.523             -30.995 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.475              -3.475 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "   -3.475              -3.475 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 ad1939_adc_abclk  " "    0.994               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.387               0.000 ad1939_adc_alrclk  " "    1.387               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.574               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.801               0.000 n/a  " "    4.801               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 altera_reserved_tck  " "    9.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594658537 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594658551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 fpga_clk1_50  " "    0.006               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.164               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.352               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 ad1939_adc_abclk  " "    0.392               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 altera_reserved_tck  " "    0.596               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.541               0.000 n/a  " "    6.541               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.834               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    6.834               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.804               0.000 ad1939_adc_alrclk  " "   10.804               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594658558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.040 " "Worst-case recovery slack is 3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.040               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.549               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.549               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.330               0.000 ad1939_adc_abclk  " "   16.330               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.648               0.000 fpga_clk1_50  " "   17.648               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.081               0.000 altera_reserved_tck  " "   34.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594658568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.562               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 altera_reserved_tck  " "    0.922               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.007               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 fpga_clk1_50  " "    1.014               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.779               0.000 ad1939_adc_abclk  " "   60.779               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594658597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.523 " "Worst-case minimum pulse width slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.345               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.345               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.821               0.000 fpga_clk1_50  " "    8.821               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.278               0.000 altera_reserved_tck  " "   18.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.867               0.000 ad1939_adc_abclk  " "   39.867               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.420               0.000 ad1939_mclk  " "   40.420               0.000 ad1939_mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.730               0.000 hps_i2c1_sclk  " " 1249.730               0.000 hps_i2c1_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.613               0.000 ad1939_adc_alrclk  " " 2603.613               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594658602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594658602 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 186 synchronizer chains. " "Report Metastability: Found 186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1648594658687 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594658687 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1648594658802 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1648594659148 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594660538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594660625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660662 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660662 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594660662 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594660696 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594660696 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1648594660757 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1648594660757 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" 0 0 "Timing Analyzer" 0 0 1648594660757 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" 0 0 "Timing Analyzer" 0 0 1648594660757 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" 0 0 "Timing Analyzer" 0 0 1648594660757 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" 0 0 "Timing Analyzer" 0 0 1648594660757 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" 0 0 "Timing Analyzer" 0 0 1648594660757 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" 0 0 "Timing Analyzer" 0 0 1648594660757 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" 0 0 "Timing Analyzer" 0 0 1648594660757 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" 0 0 "Timing Analyzer" 0 0 1648594660757 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1648594660907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1648594660955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1648594668758 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb_clkout " "Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb_clkout " "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb_clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1648594669391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1648594669391 "|de10nano_audiomini_system|hps_usb_clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594669405 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1648594669405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594673370 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1648594673370 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1648594673380 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1648594673380 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594673383 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1648594673383 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594673494 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594673494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648594673497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648594673497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.679 " "Worst-case setup slack is -6.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.679           -1828.122 fpga_clk1_50  " "   -6.679           -1828.122 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.731             -25.801 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.731             -25.801 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.131              -3.131 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "   -3.131              -3.131 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.298               0.000 ad1939_adc_abclk  " "    1.298               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.349               0.000 ad1939_adc_alrclk  " "    1.349               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.573               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.954               0.000 n/a  " "    5.954               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 altera_reserved_tck  " "    9.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594673520 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594673533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.285 " "Worst-case hold slack is -0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -0.423 fpga_clk1_50  " "   -0.285              -0.423 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.216               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.332               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 ad1939_adc_abclk  " "    0.362               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 altera_reserved_tck  " "    0.532               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.565               0.000 n/a  " "    5.565               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.603               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    6.603               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.983               0.000 ad1939_adc_alrclk  " "   10.983               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594673559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.130 " "Worst-case recovery slack is 3.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.130               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.613               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.613               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.592               0.000 ad1939_adc_abclk  " "   16.592               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.816               0.000 fpga_clk1_50  " "   17.816               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.422               0.000 altera_reserved_tck  " "   34.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594673589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.590               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 altera_reserved_tck  " "    0.866               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.937               0.000 fpga_clk1_50  " "    0.937               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.953               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.583               0.000 ad1939_adc_abclk  " "   60.583               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594673619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.525 " "Worst-case minimum pulse width slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.525               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.546               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.270               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.270               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.794               0.000 fpga_clk1_50  " "    8.794               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.287               0.000 altera_reserved_tck  " "   18.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.969               0.000 ad1939_adc_abclk  " "   39.969               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.444               0.000 ad1939_mclk  " "   40.444               0.000 ad1939_mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.754               0.000 hps_i2c1_sclk  " " 1249.754               0.000 hps_i2c1_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.547               0.000 ad1939_adc_alrclk  " " 2603.547               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594673645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594673645 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 186 synchronizer chains. " "Report Metastability: Found 186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1648594673724 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594673724 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1648594673844 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1648594674189 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675482 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594675482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594675585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675643 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594675643 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594675707 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594675707 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1648594675789 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1648594675789 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" 0 0 "Timing Analyzer" 0 0 1648594675789 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" 0 0 "Timing Analyzer" 0 0 1648594675789 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" 0 0 "Timing Analyzer" 0 0 1648594675790 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" 0 0 "Timing Analyzer" 0 0 1648594675790 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" 0 0 "Timing Analyzer" 0 0 1648594675790 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" 0 0 "Timing Analyzer" 0 0 1648594675790 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" 0 0 "Timing Analyzer" 0 0 1648594675790 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" 0 0 "Timing Analyzer" 0 0 1648594675790 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1648594675991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1648594676447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1648594680961 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb_clkout " "Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb_clkout " "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb_clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1648594681506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1648594681506 "|de10nano_audiomini_system|hps_usb_clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594681520 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1648594681520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594685615 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1648594685615 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1648594685625 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1648594685625 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594685627 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1648594685627 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594685641 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594685641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648594685645 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648594685645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.413 " "Worst-case setup slack is -3.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.413            -946.120 fpga_clk1_50  " "   -3.413            -946.120 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.208             -17.272 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.208             -17.272 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    0.261               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.230               0.000 ad1939_adc_abclk  " "    5.230               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.386               0.000 ad1939_adc_alrclk  " "    5.386               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.861               0.000 n/a  " "    9.861               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295               0.000 altera_reserved_tck  " "   12.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594685731 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594685743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.131 " "Worst-case hold slack is -0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131              -0.226 fpga_clk1_50  " "   -0.131              -0.226 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.083               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.191               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 ad1939_adc_abclk  " "    0.209               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 altera_reserved_tck  " "    0.211               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.192               0.000 n/a  " "    2.192               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.997               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    3.997               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.919               0.000 ad1939_adc_alrclk  " "    9.919               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594685792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.731 " "Worst-case recovery slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.731               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.338               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.338               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.796               0.000 ad1939_adc_abclk  " "   17.796               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.572               0.000 fpga_clk1_50  " "   18.572               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.157               0.000 altera_reserved_tck  " "   36.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594685847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.324 " "Worst-case removal slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.497               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 fpga_clk1_50  " "    0.503               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.684               0.000 ad1939_adc_abclk  " "   60.684               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594685898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.634               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.634               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.489               0.000 fpga_clk1_50  " "    8.489               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.034               0.000 altera_reserved_tck  " "   18.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.802               0.000 ad1939_adc_abclk  " "   39.802               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.037               0.000 ad1939_mclk  " "   40.037               0.000 ad1939_mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.347               0.000 hps_i2c1_sclk  " " 1249.347               0.000 hps_i2c1_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.238               0.000 ad1939_adc_alrclk  " " 2603.238               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594685945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594685945 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 186 synchronizer chains. " "Report Metastability: Found 186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1648594686026 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594686026 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1648594686257 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1648594686606 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688079 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594688079 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688174 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594688174 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594688260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594688341 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594688341 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1648594688443 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1648594688443 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" 0 0 "Timing Analyzer" 0 0 1648594688443 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" 0 0 "Timing Analyzer" 0 0 1648594688443 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" 0 0 "Timing Analyzer" 0 0 1648594688443 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" 0 0 "Timing Analyzer" 0 0 1648594688443 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" 0 0 "Timing Analyzer" 0 0 1648594688443 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" 0 0 "Timing Analyzer" 0 0 1648594688443 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1648594688443 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" 0 0 "Timing Analyzer" 0 0 1648594688444 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1648594688724 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb_clkout " "Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb_clkout " "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb_clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1648594689320 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1648594689320 "|de10nano_audiomini_system|hps_usb_clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1648594689333 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1648594689333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594693293 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1648594693293 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1648594693303 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1648594693303 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1648594693306 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1648594693306 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594693320 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594693321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1648594693324 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1648594693324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.192 " "Worst-case setup slack is -3.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.192            -895.275 fpga_clk1_50  " "   -3.192            -895.275 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.471             -13.316 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.471             -13.316 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    0.705               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.699               0.000 ad1939_adc_abclk  " "    5.699               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.845               0.000 ad1939_adc_alrclk  " "    5.845               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.847               0.000 n/a  " "   11.847               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.676               0.000 altera_reserved_tck  " "   12.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594693434 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "ad1939_adc_alrclk fpga_clk1_50 " "The launch and latch times for the relationship between source clock: ad1939_adc_alrclk and destination clock: fpga_clk1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Timing Analyzer" 0 -1 1648594693446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.207 " "Worst-case hold slack is -0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -0.395 fpga_clk1_50  " "   -0.207              -0.395 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.076               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.158               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 ad1939_adc_abclk  " "    0.183               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 n/a  " "    1.063               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.602               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out  " "    3.602               0.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.848               0.000 ad1939_adc_alrclk  " "    9.848               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594693516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.843               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.435               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.904               0.000 ad1939_adc_abclk  " "   17.904               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.820               0.000 fpga_clk1_50  " "   18.820               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.847               0.000 altera_reserved_tck  " "   36.847               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594693588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.264 " "Worst-case removal slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 altera_reserved_tck  " "    0.264               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.429               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 fpga_clk1_50  " "    0.433               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.463               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.670               0.000 ad1939_adc_abclk  " "   60.670               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594693661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.895               0.000 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.271               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.629               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.629               0.000 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.418               0.000 fpga_clk1_50  " "    8.418               0.000 fpga_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.048               0.000 altera_reserved_tck  " "   18.048               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.736               0.000 ad1939_adc_abclk  " "   39.736               0.000 ad1939_adc_abclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.964               0.000 ad1939_mclk  " "   39.964               0.000 ad1939_mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.274               0.000 hps_i2c1_sclk  " " 1249.274               0.000 hps_i2c1_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.208               0.000 ad1939_adc_alrclk  " " 2603.208               0.000 ad1939_adc_alrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1648594693733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648594693733 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 186 synchronizer chains. " "Report Metastability: Found 186 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1648594693816 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594693816 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1648594694149 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1648594694498 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696432 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594696432 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594696569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696663 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696663 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594696663 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1648594696769 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1648594696769 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1648594696907 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1648594696907 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" 0 0 "Timing Analyzer" 0 0 1648594696908 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" 0 0 "Timing Analyzer" 0 0 1648594696908 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" 0 0 "Timing Analyzer" 0 0 1648594696908 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" 0 0 "Timing Analyzer" 0 0 1648594696908 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" 0 0 "Timing Analyzer" 0 0 1648594696908 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" 0 0 "Timing Analyzer" 0 0 1648594696908 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1648594696908 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" 0 0 "Timing Analyzer" 0 0 1648594696908 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648594700932 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648594700933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 244 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 244 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6008 " "Peak virtual memory: 6008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648594701878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 16:58:21 2022 " "Processing ended: Tue Mar 29 16:58:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648594701878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648594701878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648594701878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1648594701878 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 635 s " "Quartus Prime Full Compilation was successful. 0 errors, 635 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1648594703797 ""}
