* c:\fossee\esim\library\subcircuitlibrary\74ls90\74ls90.cir

* u7  ? ? net-_u5-pad2_ net-_u10-pad4_ net-_u10-pad5_ net-_u7-pad6_ ? d_jkff
* u12  ? ? net-_u10-pad6_ net-_u10-pad4_ net-_u10-pad5_ net-_u12-pad6_ ? d_jkff
* u10  net-_u10-pad1_ ? net-_u10-pad3_ net-_u10-pad4_ net-_u10-pad5_ net-_u10-pad6_ ? d_jkff
* u3  net-_u3-pad1_ net-_u3-pad2_ net-_u10-pad5_ d_nand
* u6  net-_u2-pad3_ net-_u2-pad4_ net-_u10-pad4_ d_nand
* u15  net-_u14-pad3_ net-_u15-pad2_ net-_u10-pad3_ net-_u10-pad4_ net-_u10-pad5_ net-_u15-pad2_ net-_u10-pad1_ d_srff
* u5  net-_u1-pad1_ net-_u5-pad2_ adc_bridge_1
* u8  net-_u1-pad6_ net-_u10-pad3_ adc_bridge_1
* u14  net-_u10-pad6_ net-_u12-pad6_ net-_u14-pad3_ d_and
* u2  net-_u1-pad2_ net-_u1-pad4_ net-_u2-pad3_ net-_u2-pad4_ adc_bridge_2
* u4  net-_u1-pad3_ net-_u1-pad5_ net-_u3-pad1_ net-_u3-pad2_ adc_bridge_2
* u9  net-_u7-pad6_ net-_u1-pad7_ dac_bridge_1
* u11  net-_u10-pad6_ net-_u1-pad8_ dac_bridge_1
* u16  net-_u15-pad2_ net-_u1-pad10_ dac_bridge_1
* u13  net-_u12-pad6_ net-_u1-pad9_ dac_bridge_1
* u1  net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ port
a1 ? ? net-_u5-pad2_ net-_u10-pad4_ net-_u10-pad5_ net-_u7-pad6_ ? u7
a2 ? ? net-_u10-pad6_ net-_u10-pad4_ net-_u10-pad5_ net-_u12-pad6_ ? u12
a3 net-_u10-pad1_ ? net-_u10-pad3_ net-_u10-pad4_ net-_u10-pad5_ net-_u10-pad6_ ? u10
a4 [net-_u3-pad1_ net-_u3-pad2_ ] net-_u10-pad5_ u3
a5 [net-_u2-pad3_ net-_u2-pad4_ ] net-_u10-pad4_ u6
a6 net-_u14-pad3_ net-_u15-pad2_ net-_u10-pad3_ net-_u10-pad4_ net-_u10-pad5_ net-_u15-pad2_ net-_u10-pad1_ u15
a7 [net-_u1-pad1_ ] [net-_u5-pad2_ ] u5
a8 [net-_u1-pad6_ ] [net-_u10-pad3_ ] u8
a9 [net-_u10-pad6_ net-_u12-pad6_ ] net-_u14-pad3_ u14
a10 [net-_u1-pad2_ net-_u1-pad4_ ] [net-_u2-pad3_ net-_u2-pad4_ ] u2
a11 [net-_u1-pad3_ net-_u1-pad5_ ] [net-_u3-pad1_ net-_u3-pad2_ ] u4
a12 [net-_u7-pad6_ ] [net-_u1-pad7_ ] u9
a13 [net-_u10-pad6_ ] [net-_u1-pad8_ ] u11
a14 [net-_u15-pad2_ ] [net-_u1-pad10_ ] u16
a15 [net-_u12-pad6_ ] [net-_u1-pad9_ ] u13
* Schematic Name:                             d_jkff, NgSpice Name: d_jkff
.model u7 d_jkff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 jk_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_jkff, NgSpice Name: d_jkff
.model u12 d_jkff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 jk_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_jkff, NgSpice Name: d_jkff
.model u10 d_jkff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 jk_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u3 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, NgSpice Name: d_nand
.model u6 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_srff, NgSpice Name: d_srff
.model u15 d_srff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 sr_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u5 adc_bridge(in_low=1.0 in_high=5 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u8 adc_bridge(in_low=1.0 in_high=5 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u14 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             adc_bridge_2, NgSpice Name: adc_bridge
.model u2 adc_bridge(in_low=1.0 in_high=5 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             adc_bridge_2, NgSpice Name: adc_bridge
.model u4 adc_bridge(in_low=1.0 in_high=5 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u9 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u11 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u16 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u13 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
