//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33567101
// Cuda compilation tools, release 12.3, V12.3.107
// Based on NVVM 7.0.1
//

.version 8.3
.target sm_52
.address_size 64

	// .globl	update_weights

.visible .entry update_weights(
	.param .u64 update_weights_param_0,
	.param .f64 update_weights_param_1,
	.param .u64 update_weights_param_2,
	.param .f64 update_weights_param_3,
	.param .u32 update_weights_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<8>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [update_weights_param_0];
	ld.param.f64 	%fd1, [update_weights_param_1];
	ld.param.u64 	%rd2, [update_weights_param_2];
	ld.param.f64 	%fd2, [update_weights_param_3];
	ld.param.u32 	%r2, [update_weights_param_4];
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r1, %r5, %r4, %r3;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd3, [%rd5];
	mul.f64 	%fd4, %fd3, %fd1;
	mul.f64 	%fd5, %fd4, %fd2;
	cvta.to.global.u64 	%rd6, %rd1;
	add.s64 	%rd7, %rd6, %rd4;
	ld.global.f64 	%fd6, [%rd7];
	sub.f64 	%fd7, %fd6, %fd5;
	st.global.f64 	[%rd7], %fd7;

$L__BB0_2:
	ret;

}
	// .globl	learn_output
.visible .entry learn_output(
	.param .u64 learn_output_param_0,
	.param .u64 learn_output_param_1,
	.param .u64 learn_output_param_2,
	.param .u64 learn_output_param_3,
	.param .u64 learn_output_param_4,
	.param .u64 learn_output_param_5,
	.param .f64 learn_output_param_6,
	.param .u32 learn_output_param_7,
	.param .u32 learn_output_param_8,
	.param .u32 learn_output_param_9
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<24>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<61>;


	ld.param.u64 	%rd10, [learn_output_param_0];
	ld.param.u64 	%rd11, [learn_output_param_1];
	ld.param.u64 	%rd12, [learn_output_param_2];
	ld.param.u64 	%rd13, [learn_output_param_3];
	ld.param.u64 	%rd14, [learn_output_param_4];
	ld.param.u64 	%rd15, [learn_output_param_5];
	ld.param.f64 	%fd9, [learn_output_param_6];
	ld.param.u32 	%r11, [learn_output_param_7];
	ld.param.u32 	%r13, [learn_output_param_8];
	ld.param.u32 	%r12, [learn_output_param_9];
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r15, %r14, %r16;
	setp.ge.s32 	%p1, %r1, %r13;
	@%p1 bra 	$L__BB1_9;

	cvta.to.global.u64 	%rd16, %rd13;
	setp.eq.s32 	%p2, %r1, %r12;
	selp.f64 	%fd10, 0d3FF0000000000000, 0d0000000000000000, %p2;
	mov.f64 	%fd11, 0d3FF0000000000000;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd17, %r1, 8;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f64 	%fd12, [%rd18];
	sub.f64 	%fd13, %fd11, %fd12;
	mul.f64 	%fd14, %fd12, %fd13;
	cvta.to.global.u64 	%rd19, %rd14;
	add.s64 	%rd20, %rd19, %rd17;
	ld.global.f64 	%fd15, [%rd20];
	sub.f64 	%fd16, %fd15, %fd10;
	add.f64 	%fd17, %fd16, %fd16;
	mul.f64 	%fd54, %fd14, %fd17;
	cvta.to.global.u64 	%rd21, %rd11;
	add.s64 	%rd2, %rd21, %rd17;
	st.global.f64 	[%rd2], %fd54;
	setp.lt.s32 	%p3, %r11, 1;
	@%p3 bra 	$L__BB1_8;

	cvta.to.global.u64 	%rd22, %rd12;
	shl.b64 	%rd23, %rd1, 3;
	add.s64 	%rd3, %rd22, %rd23;
	cvta.to.global.u64 	%rd24, %rd10;
	add.s64 	%rd4, %rd24, %rd23;
	and.b32  	%r23, %r11, 3;
	add.s32 	%r18, %r11, -1;
	setp.lt.u32 	%p4, %r18, 3;
	mov.u32 	%r22, 0;
	@%p4 bra 	$L__BB1_5;

	sub.s32 	%r21, %r11, %r23;
	mov.u32 	%r22, 0;
	mov.u64 	%rd59, 16;

$L__BB1_4:
	ld.global.u64 	%rd26, [%rd3];
	cvta.to.global.u64 	%rd27, %rd26;
	add.s64 	%rd28, %rd27, %rd59;
	ld.global.f64 	%fd19, [%rd28+-16];
	mul.f64 	%fd20, %fd54, %fd19;
	mul.f64 	%fd21, %fd20, %fd9;
	ld.global.u64 	%rd29, [%rd4];
	cvta.to.global.u64 	%rd30, %rd29;
	add.s64 	%rd31, %rd30, %rd59;
	ld.global.f64 	%fd22, [%rd31+-16];
	sub.f64 	%fd23, %fd22, %fd21;
	st.global.f64 	[%rd31+-16], %fd23;
	ld.global.u64 	%rd32, [%rd3];
	cvta.to.global.u64 	%rd33, %rd32;
	add.s64 	%rd34, %rd33, %rd59;
	ld.global.f64 	%fd24, [%rd34+-8];
	ld.global.f64 	%fd25, [%rd2];
	mul.f64 	%fd26, %fd25, %fd24;
	mul.f64 	%fd27, %fd26, %fd9;
	ld.global.u64 	%rd35, [%rd4];
	cvta.to.global.u64 	%rd36, %rd35;
	add.s64 	%rd37, %rd36, %rd59;
	ld.global.f64 	%fd28, [%rd37+-8];
	sub.f64 	%fd29, %fd28, %fd27;
	st.global.f64 	[%rd37+-8], %fd29;
	ld.global.u64 	%rd38, [%rd3];
	cvta.to.global.u64 	%rd39, %rd38;
	add.s64 	%rd40, %rd39, %rd59;
	ld.global.f64 	%fd30, [%rd40];
	ld.global.f64 	%fd31, [%rd2];
	mul.f64 	%fd32, %fd31, %fd30;
	mul.f64 	%fd33, %fd32, %fd9;
	ld.global.u64 	%rd41, [%rd4];
	cvta.to.global.u64 	%rd42, %rd41;
	add.s64 	%rd43, %rd42, %rd59;
	ld.global.f64 	%fd34, [%rd43];
	sub.f64 	%fd35, %fd34, %fd33;
	st.global.f64 	[%rd43], %fd35;
	ld.global.u64 	%rd44, [%rd3];
	cvta.to.global.u64 	%rd45, %rd44;
	add.s64 	%rd46, %rd45, %rd59;
	ld.global.f64 	%fd36, [%rd46+8];
	ld.global.f64 	%fd37, [%rd2];
	mul.f64 	%fd38, %fd37, %fd36;
	mul.f64 	%fd39, %fd38, %fd9;
	ld.global.u64 	%rd47, [%rd4];
	cvta.to.global.u64 	%rd48, %rd47;
	add.s64 	%rd49, %rd48, %rd59;
	ld.global.f64 	%fd40, [%rd49+8];
	sub.f64 	%fd41, %fd40, %fd39;
	st.global.f64 	[%rd49+8], %fd41;
	add.s32 	%r22, %r22, 4;
	ld.global.f64 	%fd54, [%rd2];
	add.s64 	%rd59, %rd59, 32;
	add.s32 	%r21, %r21, -4;
	setp.ne.s32 	%p5, %r21, 0;
	@%p5 bra 	$L__BB1_4;

$L__BB1_5:
	setp.eq.s32 	%p6, %r23, 0;
	@%p6 bra 	$L__BB1_8;

	mul.wide.s32 	%rd60, %r22, 8;

$L__BB1_7:
	.pragma "nounroll";
	ld.global.u64 	%rd50, [%rd3];
	cvta.to.global.u64 	%rd51, %rd50;
	add.s64 	%rd52, %rd51, %rd60;
	ld.global.f64 	%fd42, [%rd52];
	mul.f64 	%fd43, %fd54, %fd42;
	mul.f64 	%fd44, %fd43, %fd9;
	ld.global.u64 	%rd53, [%rd4];
	cvta.to.global.u64 	%rd54, %rd53;
	add.s64 	%rd55, %rd54, %rd60;
	ld.global.f64 	%fd45, [%rd55];
	sub.f64 	%fd46, %fd45, %fd44;
	st.global.f64 	[%rd55], %fd46;
	ld.global.f64 	%fd54, [%rd2];
	add.s64 	%rd60, %rd60, 8;
	add.s32 	%r23, %r23, -1;
	setp.ne.s32 	%p7, %r23, 0;
	@%p7 bra 	$L__BB1_7;

$L__BB1_8:
	cvta.to.global.u64 	%rd56, %rd15;
	shl.b64 	%rd57, %rd1, 3;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.f64 	%fd47, [%rd58];
	mul.f64 	%fd48, %fd54, %fd9;
	sub.f64 	%fd49, %fd47, %fd48;
	st.global.f64 	[%rd58], %fd49;

$L__BB1_9:
	ret;

}

