// Seed: 482126673
module module_0 (
    input wire id_0
);
  always assign id_2 = 1;
  assign id_2 = id_2;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  tri  id_3
);
  wire id_5;
  tri1 id_6;
  module_0 modCall_1 (id_3);
  assign modCall_1.type_3 = 0;
  xor primCall (id_2, id_3, id_1, id_5, id_6, id_0);
  assign id_6 = 1;
  wire id_8;
  assign id_7 = 1'b0;
endmodule
module module_2 (
    input tri id_0,
    input tri id_1,
    output tri0 id_2,
    output wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wire id_7,
    input supply0 id_8,
    output uwire id_9,
    output tri1 id_10
    , id_15,
    input tri1 id_11,
    output supply1 id_12,
    input wor id_13
);
  wire id_16;
  module_0 modCall_1 (id_6);
endmodule
