[options]
size 10
tags COVERED UNCOVERED NOCHANGE FMGAP

[script]
verific -work fpnew_pkg -sv ../../../core-v-cores/cv32e40p/rtl/fpnew/src/fpnew_pkg.sv
verific -sv ../../../core-v-cores/cv32e40p/rtl/cv32e40p_sim_clock_gate.sv
verific -work riscv_defines -L fpnew_pkg -sv ../../../core-v-cores/cv32e40p/rtl/include/apu_core_package.sv
verific -work riscv_defines -L fpnew_pkg -sv ../../../core-v-cores/cv32e40p/rtl/include/riscv_defines.sv
verific -work riscv_defines -L fpnew_pkg -sv ../../../core-v-cores/cv32e40p/rtl/include/riscv_tracer_defines.sv
verific -L riscv_defines -L fpnew_pkg -sv ../../../core-v-cores/cv32e40p/rtl/riscv_alu_div.sv
prep -top riscv_alu_div


[files]
../../../core-v-cores/cv32e40p/rtl/fpnew/src/fpnew_pkg.sv
../../../core-v-cores/cv32e40p/rtl/cv32e40p_sim_clock_gate.sv
../../../core-v-cores/cv32e40p/rtl/include/apu_core_package.sv
../../../core-v-cores/cv32e40p/rtl/include/riscv_defines.sv
../../../core-v-cores/cv32e40p/rtl/include/riscv_tracer_defines.sv
../../../core-v-cores/cv32e40p/rtl/riscv_alu_div.sv

[logic]
sim_okay = result("test_sim") == "PASS"
eq_okay = result("test_eq") == "PASS"

if sim_okay and not eq_okay:
    tag("UNCOVERED")
elif not sim_okay and not eq_okay:
    tag("COVERED")
elif sim_okay and eq_okay:
    tag("NOCHANGE")
else:
    tag("FMGAP")

[report]
if tags("FMGAP"):
    print("Found %d mutations exposing a formal gap!")
if tags("COVERED")+tags("UNCOVERED"):
    print("Coverage: %.2f%%" % (100.0*tags("COVERED")/(tags("COVERED")+tags("UNCOVERED"))))

[test test_sim]
expect PASS FAIL
run bash $PRJDIR/test_sim.sh

[test test_eq]
expect PASS FAIL
run bash $PRJDIR/test_eq.sh
