Running: D:\DesktopApps\Xilinx_ISE\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/DesktopApps/Xilinx_ISE/Workspace/BinaryCounterSB/test_isim_beh.exe -prj D:/DesktopApps/Xilinx_ISE/Workspace/BinaryCounterSB/test_beh.prj work.test work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/DesktopApps/Xilinx_ISE/Workspace/BinaryCounterSB/BinaryCounterSB.v" into library work
Analyzing Verilog file "D:/DesktopApps/Xilinx_ISE/Workspace/BinaryCounterSB/test.v" into library work
Analyzing Verilog file "D:/DesktopApps/Xilinx_ISE/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/DesktopApps/Xilinx_ISE/Workspace/BinaryCounterSB/test.v" Line 36: Size mismatch in connection of port <y>. Formal port size is 4-bit while actual signal size is 3-bit.
Completed static elaboration
Fuse Memory Usage: 156544 KB
Fuse CPU Usage: 405 ms
Compiling module BinaryCounterSB
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/DesktopApps/Xilinx_ISE/Workspace/BinaryCounterSB/test_isim_beh.exe
Fuse Memory Usage: 164020 KB
Fuse CPU Usage: 484 ms
