

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_67_6'
================================================================
* Date:           Wed May 25 23:55:14 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  20.045 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  1.500 us|  1.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_6  |       48|       48|        21|          4|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 4, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %codeRepl"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [src/Rayleigh.cpp:67]   --->   Operation 27 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.72ns)   --->   "%icmp_ln67 = icmp_eq  i4 %i_3, i4 8" [src/Rayleigh.cpp:67]   --->   Operation 29 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%add_ln67 = add i4 %i_3, i4 1" [src/Rayleigh.cpp:67]   --->   Operation 31 'add' 'add_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split32, void %.exitStub" [src/Rayleigh.cpp:67]   --->   Operation 32 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_3, i3 0" [src/Rayleigh.cpp:71]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %tmp_s" [src/Rayleigh.cpp:71]   --->   Operation 34 'zext' 'zext_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln71" [src/Rayleigh.cpp:71]   --->   Operation 35 'getelementptr' 'H_rvd_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln71 = or i7 %tmp_s, i7 1" [src/Rayleigh.cpp:71]   --->   Operation 36 'or' 'or_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71" [src/Rayleigh.cpp:71]   --->   Operation 37 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%H_rvd_addr_1 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_3" [src/Rayleigh.cpp:71]   --->   Operation 38 'getelementptr' 'H_rvd_addr_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%H_rvd_load = load i6 %H_rvd_addr" [src/Rayleigh.cpp:71]   --->   Operation 39 'load' 'H_rvd_load' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%H_rvd_load_1 = load i6 %H_rvd_addr_1" [src/Rayleigh.cpp:71]   --->   Operation 40 'load' 'H_rvd_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln67 = store i4 %add_ln67, i4 %i" [src/Rayleigh.cpp:67]   --->   Operation 41 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 20.0>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln71_1 = or i7 %tmp_s, i7 2" [src/Rayleigh.cpp:71]   --->   Operation 42 'or' 'or_ln71_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_1" [src/Rayleigh.cpp:71]   --->   Operation 43 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%H_rvd_addr_2 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_4" [src/Rayleigh.cpp:71]   --->   Operation 44 'getelementptr' 'H_rvd_addr_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln71_2 = or i7 %tmp_s, i7 3" [src/Rayleigh.cpp:71]   --->   Operation 45 'or' 'or_ln71_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_2" [src/Rayleigh.cpp:71]   --->   Operation 46 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%H_rvd_addr_3 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_5" [src/Rayleigh.cpp:71]   --->   Operation 47 'getelementptr' 'H_rvd_addr_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%H_rvd_load = load i6 %H_rvd_addr" [src/Rayleigh.cpp:71]   --->   Operation 48 'load' 'H_rvd_load' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 49 [3/3] (18.8ns)   --->   "%mul = dmul i64 %H_rvd_load, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 49 'dmul' 'mul' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%H_rvd_load_1 = load i6 %H_rvd_addr_1" [src/Rayleigh.cpp:71]   --->   Operation 50 'load' 'H_rvd_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 51 [3/3] (18.8ns)   --->   "%mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 51 'dmul' 'mul_1' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%H_rvd_load_2 = load i6 %H_rvd_addr_2" [src/Rayleigh.cpp:71]   --->   Operation 52 'load' 'H_rvd_load_2' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%H_rvd_load_3 = load i6 %H_rvd_addr_3" [src/Rayleigh.cpp:71]   --->   Operation 53 'load' 'H_rvd_load_3' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 20.0>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln71_3 = or i7 %tmp_s, i7 4" [src/Rayleigh.cpp:71]   --->   Operation 54 'or' 'or_ln71_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_3" [src/Rayleigh.cpp:71]   --->   Operation 55 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%H_rvd_addr_4 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_6" [src/Rayleigh.cpp:71]   --->   Operation 56 'getelementptr' 'H_rvd_addr_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln71_4 = or i7 %tmp_s, i7 5" [src/Rayleigh.cpp:71]   --->   Operation 57 'or' 'or_ln71_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_4" [src/Rayleigh.cpp:71]   --->   Operation 58 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%H_rvd_addr_5 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_7" [src/Rayleigh.cpp:71]   --->   Operation 59 'getelementptr' 'H_rvd_addr_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 60 [2/3] (18.8ns)   --->   "%mul = dmul i64 %H_rvd_load, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 60 'dmul' 'mul' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [2/3] (18.8ns)   --->   "%mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 61 'dmul' 'mul_1' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (1.23ns)   --->   "%H_rvd_load_2 = load i6 %H_rvd_addr_2" [src/Rayleigh.cpp:71]   --->   Operation 62 'load' 'H_rvd_load_2' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 63 [3/3] (18.8ns)   --->   "%mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 63 'dmul' 'mul_2' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (1.23ns)   --->   "%H_rvd_load_3 = load i6 %H_rvd_addr_3" [src/Rayleigh.cpp:71]   --->   Operation 64 'load' 'H_rvd_load_3' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 65 [3/3] (18.8ns)   --->   "%mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 65 'dmul' 'mul_3' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (1.23ns)   --->   "%H_rvd_load_4 = load i6 %H_rvd_addr_4" [src/Rayleigh.cpp:71]   --->   Operation 66 'load' 'H_rvd_load_4' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 67 [2/2] (1.23ns)   --->   "%H_rvd_load_5 = load i6 %H_rvd_addr_5" [src/Rayleigh.cpp:71]   --->   Operation 67 'load' 'H_rvd_load_5' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 20.0>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln71_5 = or i7 %tmp_s, i7 6" [src/Rayleigh.cpp:71]   --->   Operation 68 'or' 'or_ln71_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_5" [src/Rayleigh.cpp:71]   --->   Operation 69 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%H_rvd_addr_6 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_8" [src/Rayleigh.cpp:71]   --->   Operation 70 'getelementptr' 'H_rvd_addr_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln71_6 = or i7 %tmp_s, i7 7" [src/Rayleigh.cpp:71]   --->   Operation 71 'or' 'or_ln71_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_6" [src/Rayleigh.cpp:71]   --->   Operation 72 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%H_rvd_addr_7 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_9" [src/Rayleigh.cpp:71]   --->   Operation 73 'getelementptr' 'H_rvd_addr_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 74 [1/3] (18.8ns)   --->   "%mul = dmul i64 %H_rvd_load, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 74 'dmul' 'mul' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/3] (18.8ns)   --->   "%mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 75 'dmul' 'mul_1' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/3] (18.8ns)   --->   "%mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 76 'dmul' 'mul_2' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/3] (18.8ns)   --->   "%mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 77 'dmul' 'mul_3' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/2] (1.23ns)   --->   "%H_rvd_load_4 = load i6 %H_rvd_addr_4" [src/Rayleigh.cpp:71]   --->   Operation 78 'load' 'H_rvd_load_4' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 79 [3/3] (18.8ns)   --->   "%mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 79 'dmul' 'mul_4' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (1.23ns)   --->   "%H_rvd_load_5 = load i6 %H_rvd_addr_5" [src/Rayleigh.cpp:71]   --->   Operation 80 'load' 'H_rvd_load_5' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 81 [3/3] (18.8ns)   --->   "%mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 81 'dmul' 'mul_5' <Predicate = (!icmp_ln67)> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/2] (1.23ns)   --->   "%H_rvd_load_6 = load i6 %H_rvd_addr_6" [src/Rayleigh.cpp:71]   --->   Operation 82 'load' 'H_rvd_load_6' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 83 [2/2] (1.23ns)   --->   "%H_rvd_load_7 = load i6 %H_rvd_addr_7" [src/Rayleigh.cpp:71]   --->   Operation 83 'load' 'H_rvd_load_7' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 20.0>
ST_5 : Operation 84 [2/2] (18.7ns)   --->   "%add = dadd i64 %mul, i64 0" [src/Rayleigh.cpp:71]   --->   Operation 84 'dadd' 'add' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/3] (18.8ns)   --->   "%mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 85 'dmul' 'mul_2' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/3] (18.8ns)   --->   "%mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 86 'dmul' 'mul_3' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/3] (18.8ns)   --->   "%mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 87 'dmul' 'mul_4' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [2/3] (18.8ns)   --->   "%mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 88 'dmul' 'mul_5' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (1.23ns)   --->   "%H_rvd_load_6 = load i6 %H_rvd_addr_6" [src/Rayleigh.cpp:71]   --->   Operation 89 'load' 'H_rvd_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 90 [3/3] (18.8ns)   --->   "%mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 90 'dmul' 'mul_6' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (1.23ns)   --->   "%H_rvd_load_7 = load i6 %H_rvd_addr_7" [src/Rayleigh.cpp:71]   --->   Operation 91 'load' 'H_rvd_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 92 [3/3] (18.8ns)   --->   "%mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 92 'dmul' 'mul_7' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.8>
ST_6 : Operation 93 [1/2] (18.7ns)   --->   "%add = dadd i64 %mul, i64 0" [src/Rayleigh.cpp:71]   --->   Operation 93 'dadd' 'add' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/3] (18.8ns)   --->   "%mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 94 'dmul' 'mul_4' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/3] (18.8ns)   --->   "%mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 95 'dmul' 'mul_5' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [2/3] (18.8ns)   --->   "%mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 96 'dmul' 'mul_6' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [2/3] (18.8ns)   --->   "%mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 97 'dmul' 'mul_7' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.8>
ST_7 : Operation 98 [2/2] (18.7ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [src/Rayleigh.cpp:71]   --->   Operation 98 'dadd' 'add_1' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/3] (18.8ns)   --->   "%mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031" [src/Rayleigh.cpp:71]   --->   Operation 99 'dmul' 'mul_6' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/3] (18.8ns)   --->   "%mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938" [src/Rayleigh.cpp:71]   --->   Operation 100 'dmul' 'mul_7' <Predicate = true> <Delay = 18.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 18.7>
ST_8 : Operation 101 [1/2] (18.7ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [src/Rayleigh.cpp:71]   --->   Operation 101 'dadd' 'add_1' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 18.7>
ST_9 : Operation 102 [2/2] (18.7ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [src/Rayleigh.cpp:71]   --->   Operation 102 'dadd' 'add_2' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 18.7>
ST_10 : Operation 103 [1/2] (18.7ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [src/Rayleigh.cpp:71]   --->   Operation 103 'dadd' 'add_2' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 18.7>
ST_11 : Operation 104 [2/2] (18.7ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [src/Rayleigh.cpp:71]   --->   Operation 104 'dadd' 'add_3' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 18.7>
ST_12 : Operation 105 [1/2] (18.7ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [src/Rayleigh.cpp:71]   --->   Operation 105 'dadd' 'add_3' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.00>

State 14 <SV = 13> <Delay = 18.7>
ST_14 : Operation 106 [2/2] (18.7ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [src/Rayleigh.cpp:71]   --->   Operation 106 'dadd' 'add_4' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 18.7>
ST_15 : Operation 107 [1/2] (18.7ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [src/Rayleigh.cpp:71]   --->   Operation 107 'dadd' 'add_4' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 18.7>
ST_16 : Operation 108 [2/2] (18.7ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [src/Rayleigh.cpp:71]   --->   Operation 108 'dadd' 'add_5' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 18.7>
ST_17 : Operation 109 [1/2] (18.7ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [src/Rayleigh.cpp:71]   --->   Operation 109 'dadd' 'add_5' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 18.7>
ST_18 : Operation 110 [2/2] (18.7ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [src/Rayleigh.cpp:71]   --->   Operation 110 'dadd' 'add_6' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 18.7>
ST_19 : Operation 111 [1/2] (18.7ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [src/Rayleigh.cpp:71]   --->   Operation 111 'dadd' 'add_6' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 18.7>
ST_20 : Operation 112 [2/2] (18.7ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [src/Rayleigh.cpp:71]   --->   Operation 112 'dadd' 'add_7' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 19.4>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%i_5_cast = zext i4 %i_3" [src/Rayleigh.cpp:67]   --->   Operation 113 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/Rayleigh.cpp:23]   --->   Operation 114 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%H_mul_x_addr = getelementptr i64 %H_mul_x, i64 0, i64 %i_5_cast" [src/Rayleigh.cpp:68]   --->   Operation 115 'getelementptr' 'H_mul_x_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 116 [1/2] (18.7ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [src/Rayleigh.cpp:71]   --->   Operation 116 'dadd' 'add_7' <Predicate = true> <Delay = 18.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 18.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln71 = store i64 %add_7, i3 %H_mul_x_addr" [src/Rayleigh.cpp:71]   --->   Operation 117 'store' 'store_ln71' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %codeRepl"   --->   Operation 118 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', src/Rayleigh.cpp:67) on local variable 'i' [7]  (0 ns)
	'getelementptr' operation ('H_rvd_addr', src/Rayleigh.cpp:71) [17]  (0 ns)
	'load' operation ('H_rvd_load', src/Rayleigh.cpp:71) on array 'H_rvd' [41]  (1.24 ns)

 <State 2>: 20ns
The critical path consists of the following:
	'load' operation ('H_rvd_load', src/Rayleigh.cpp:71) on array 'H_rvd' [41]  (1.24 ns)
	'dmul' operation ('mul', src/Rayleigh.cpp:71) [42]  (18.8 ns)

 <State 3>: 20ns
The critical path consists of the following:
	'load' operation ('H_rvd_load_2', src/Rayleigh.cpp:71) on array 'H_rvd' [47]  (1.24 ns)
	'dmul' operation ('mul_2', src/Rayleigh.cpp:71) [48]  (18.8 ns)

 <State 4>: 20ns
The critical path consists of the following:
	'load' operation ('H_rvd_load_4', src/Rayleigh.cpp:71) on array 'H_rvd' [53]  (1.24 ns)
	'dmul' operation ('mul_4', src/Rayleigh.cpp:71) [54]  (18.8 ns)

 <State 5>: 20ns
The critical path consists of the following:
	'load' operation ('H_rvd_load_6', src/Rayleigh.cpp:71) on array 'H_rvd' [59]  (1.24 ns)
	'dmul' operation ('mul_6', src/Rayleigh.cpp:71) [60]  (18.8 ns)

 <State 6>: 18.8ns
The critical path consists of the following:
	'dmul' operation ('mul_4', src/Rayleigh.cpp:71) [54]  (18.8 ns)

 <State 7>: 18.8ns
The critical path consists of the following:
	'dmul' operation ('mul_6', src/Rayleigh.cpp:71) [60]  (18.8 ns)

 <State 8>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_1', src/Rayleigh.cpp:71) [46]  (18.8 ns)

 <State 9>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_2', src/Rayleigh.cpp:71) [49]  (18.8 ns)

 <State 10>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_2', src/Rayleigh.cpp:71) [49]  (18.8 ns)

 <State 11>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_3', src/Rayleigh.cpp:71) [52]  (18.8 ns)

 <State 12>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_3', src/Rayleigh.cpp:71) [52]  (18.8 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_4', src/Rayleigh.cpp:71) [55]  (18.8 ns)

 <State 15>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_4', src/Rayleigh.cpp:71) [55]  (18.8 ns)

 <State 16>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_5', src/Rayleigh.cpp:71) [58]  (18.8 ns)

 <State 17>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_5', src/Rayleigh.cpp:71) [58]  (18.8 ns)

 <State 18>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_6', src/Rayleigh.cpp:71) [61]  (18.8 ns)

 <State 19>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_6', src/Rayleigh.cpp:71) [61]  (18.8 ns)

 <State 20>: 18.8ns
The critical path consists of the following:
	'dadd' operation ('add_7', src/Rayleigh.cpp:71) [64]  (18.8 ns)

 <State 21>: 19.5ns
The critical path consists of the following:
	'dadd' operation ('add_7', src/Rayleigh.cpp:71) [64]  (18.8 ns)
	'store' operation ('store_ln71', src/Rayleigh.cpp:71) of variable 'add_7', src/Rayleigh.cpp:71 on array 'H_mul_x' [65]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
