#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x594c782306a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x594c78209ee0 .scope module, "tb_viterbi_level0" "tb_viterbi_level0" 3 6;
 .timescale -9 -12;
P_0x594c781a5a60 .param/l "CLOCK_PERIOD" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x594c781a5aa0 .param/l "D" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x594c781a5ae0 .param/l "G0_OCT" 0 3 14, C4<00000111>;
P_0x594c781a5b20 .param/l "G1_OCT" 0 3 15, C4<00000101>;
P_0x594c781a5b60 .param/l "K" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x594c781a5ba0 .param/l "L_FRAME" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x594c781a5be0 .param/l "M" 0 3 10, +C4<000000000000000000000000000000010>;
P_0x594c781a5c20 .param/l "S" 0 3 11, +C4<0000000000000000000000000000000100>;
P_0x594c781a5c60 .param/l "WM" 0 3 13, +C4<00000000000000000000000000000110>;
v0x594c78252f80_0 .var/i "bit_count", 31 0;
v0x594c78253080_0 .var "clk", 0 0;
v0x594c78253140_0 .net "dec_bit", 0 0, L_0x594c78266580;  1 drivers
v0x594c782531e0_0 .net "dec_bit_valid", 0 0, L_0x594c78265980;  1 drivers
v0x594c78253280 .array "decoded_bits", 255 0, 0 0;
v0x594c78253320_0 .var/i "errors", 31 0;
v0x594c782533c0 .array "expected_bits", 255 0, 0 0;
v0x594c78253460_0 .var/i "file", 31 0;
v0x594c78253500_0 .var "force_state0", 0 0;
v0x594c78253630_0 .var/i "frame_num", 31 0;
v0x594c78253710_0 .var "info_bits", 255 0;
v0x594c782537f0_0 .var "rst", 0 0;
v0x594c78253920_0 .var "rx_sym", 1 0;
v0x594c782539e0_0 .net "rx_sym_ready", 0 0, L_0x594c78253da0;  1 drivers
v0x594c78253a80_0 .var "rx_sym_valid", 0 0;
v0x594c78253b50_0 .var/i "sym_count", 31 0;
v0x594c78253bf0 .array "symbols", 258 0, 1 0;
v0x594c78253c90_0 .var/i "total_bits", 31 0;
S_0x594c781eff10 .scope module, "dut" "tt_um_viterbi_core" 3 43, 4 3 0, S_0x594c78209ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_sym_valid";
    .port_info 3 /OUTPUT 1 "rx_sym_ready";
    .port_info 4 /INPUT 2 "rx_sym";
    .port_info 5 /OUTPUT 1 "dec_bit_valid";
    .port_info 6 /OUTPUT 1 "dec_bit";
    .port_info 7 /INPUT 1 "force_state0";
P_0x594c781d0280 .param/l "D" 0 4 5, +C4<00000000000000000000000000000110>;
P_0x594c781d02c0 .param/l "G0_OCT" 0 4 7, +C4<00000000000000000000000000000111>;
P_0x594c781d0300 .param/l "G1_OCT" 0 4 8, +C4<00000000000000000000000000000101>;
P_0x594c781d0340 .param/l "K" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x594c781d0380 .param/l "M" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x594c781d03c0 .param/l "MSB_MASK" 1 4 183, C4<10>;
P_0x594c781d0400 .param/l "S" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x594c781d0440 .param/l "Wb" 1 4 28, +C4<00000000000000000000000000000010>;
P_0x594c781d0480 .param/l "Wm" 0 4 6, +C4<00000000000000000000000000000110>;
enum0x594c78174280 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SWEEP" 2'b01,
   "ST_COMMIT" 2'b10
 ;
L_0x594c78226d50 .functor AND 1, v0x594c78253a80_0, L_0x594c78253da0, C4<1>, C4<1>;
L_0x594c78221d60 .functor BUFZ 2, L_0x594c78264760, C4<00>, C4<00>, C4<00>;
L_0x7c27879b7210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0x594c78219e60 .functor OR 2, L_0x594c78264760, L_0x7c27879b7210, C4<00>, C4<00>;
L_0x594c78265980 .functor BUFZ 1, v0x594c7824f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x594c78266580 .functor BUFZ 1, v0x594c7824f050_0, C4<0>, C4<0>, C4<0>;
L_0x7c27879b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594c7824fc30_0 .net/2u *"_ivl_0", 1 0, L_0x7c27879b7018;  1 drivers
L_0x7c27879b70a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x594c7824fd30_0 .net/2u *"_ivl_10", 31 0, L_0x7c27879b70a8;  1 drivers
L_0x7c27879b70f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x594c7824fe10_0 .net/2u *"_ivl_14", 1 0, L_0x7c27879b70f0;  1 drivers
L_0x7c27879b7138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x594c7824ff00_0 .net/2u *"_ivl_18", 1 0, L_0x7c27879b7138;  1 drivers
L_0x7c27879b7180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x594c7824ffe0_0 .net/2u *"_ivl_22", 1 0, L_0x7c27879b7180;  1 drivers
v0x594c782500c0_0 .net *"_ivl_28", 0 0, L_0x594c782646c0;  1 drivers
L_0x7c27879b71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x594c782501a0_0 .net *"_ivl_30", 0 0, L_0x7c27879b71c8;  1 drivers
v0x594c78250280_0 .net/2u *"_ivl_34", 1 0, L_0x7c27879b7210;  1 drivers
L_0x7c27879b7570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594c78250360_0 .net/2u *"_ivl_42", 1 0, L_0x7c27879b7570;  1 drivers
v0x594c782504d0_0 .net *"_ivl_6", 31 0, L_0x594c78253f00;  1 drivers
L_0x7c27879b7060 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594c782505b0_0 .net *"_ivl_9", 29 0, L_0x7c27879b7060;  1 drivers
v0x594c78250690_0 .net "accept_sym", 0 0, L_0x594c78226d50;  1 drivers
v0x594c78250750_0 .net "base_pred", 1 0, L_0x594c78264760;  1 drivers
v0x594c78250830_0 .var "best_metric", 5 0;
v0x594c78250910_0 .var "best_state", 1 0;
v0x594c782509f0_0 .net "bm0", 1 0, L_0x594c781b3600;  1 drivers
v0x594c78250ab0_0 .net "bm1", 1 0, L_0x594c78265600;  1 drivers
v0x594c78250bc0_0 .net "clk", 0 0, v0x594c78253080_0;  1 drivers
v0x594c78250c60_0 .net "dec_bit", 0 0, L_0x594c78266580;  alias, 1 drivers
v0x594c78250d20_0 .net "dec_bit_valid", 0 0, L_0x594c78265980;  alias, 1 drivers
v0x594c78250de0_0 .net "exp0", 1 0, v0x594c7824b260_0;  1 drivers
v0x594c78250ea0_0 .net "exp1", 1 0, v0x594c7824bd50_0;  1 drivers
v0x594c78250f60_0 .net "force_state0", 0 0, v0x594c78253500_0;  1 drivers
v0x594c78251000_0 .var "init_frame_pulse", 0 0;
v0x594c782510a0_0 .var "init_pending", 0 0;
v0x594c78251140_0 .net "last_idx", 0 0, L_0x594c782640d0;  1 drivers
v0x594c782511e0_0 .net "p0", 1 0, L_0x594c78221d60;  1 drivers
v0x594c782512f0_0 .net "p1", 1 0, L_0x594c78219e60;  1 drivers
v0x594c78251400_0 .net "pm0", 5 0, v0x594c7824ce20_0;  1 drivers
v0x594c78251510_0 .net "pm1", 5 0, v0x594c7824cef0_0;  1 drivers
v0x594c78251620_0 .net "pm_out", 5 0, L_0x594c78265fe0;  1 drivers
v0x594c78251730_0 .net "pm_wr_en", 0 0, L_0x594c78264240;  1 drivers
v0x594c782517d0_0 .net "prev_bank_sel", 0 0, v0x594c7824cbd0_0;  1 drivers
v0x594c78251870_0 .net "rst", 0 0, v0x594c782537f0_0;  1 drivers
v0x594c78251910_0 .net "rx_sym", 1 0, v0x594c78253920_0;  1 drivers
v0x594c782519b0_0 .var "rx_sym_q", 1 0;
v0x594c78251a70_0 .net "rx_sym_ready", 0 0, L_0x594c78253da0;  alias, 1 drivers
v0x594c78251b30_0 .net "rx_sym_valid", 0 0, v0x594c78253a80_0;  1 drivers
v0x594c78251bf0_0 .net "s_end_mux", 1 0, L_0x594c782663a0;  1 drivers
v0x594c78251cb0_0 .var "s_end_state", 1 0;
v0x594c78251d70_0 .var "state", 1 0;
v0x594c78251e50_0 .var "state_next", 1 0;
v0x594c78251f30_0 .var "surv_row", 3 0;
v0x594c78251ff0_0 .net "surv_sel", 0 0, L_0x594c78265e50;  1 drivers
v0x594c78252090_0 .net "surv_wr_en", 0 0, L_0x594c78264450;  1 drivers
v0x594c78252130_0 .net "surv_wr_ptr", 2 0, v0x594c7824e3f0_0;  1 drivers
v0x594c78252220_0 .net "swap_banks", 0 0, L_0x594c78264590;  1 drivers
v0x594c782522c0_0 .var "sweep_idx", 1 0;
v0x594c78252390_0 .net "tb_dec_bit", 0 0, v0x594c7824f050_0;  1 drivers
v0x594c78252460_0 .net "tb_dec_valid", 0 0, v0x594c7824f0f0_0;  1 drivers
v0x594c78252530_0 .net "tb_state", 1 0, v0x594c7824f710_0;  1 drivers
v0x594c78252620_0 .net "tb_time", 2 0, v0x594c7824f870_0;  1 drivers
v0x594c78252710_0 .net "trace_surv_bit", 0 0, L_0x594c782662b0;  1 drivers
E_0x594c781ad440 .event posedge, v0x594c7824cfc0_0, v0x594c7824c910_0;
E_0x594c781ad780 .event anyedge, v0x594c78251d70_0, v0x594c78250690_0, v0x594c78251140_0;
L_0x594c78253da0 .cmp/eq 2, v0x594c78251d70_0, L_0x7c27879b7018;
L_0x594c78253f00 .concat [ 2 30 0 0], v0x594c782522c0_0, L_0x7c27879b7060;
L_0x594c782640d0 .cmp/eq 32, L_0x594c78253f00, L_0x7c27879b70a8;
L_0x594c78264240 .cmp/eq 2, v0x594c78251d70_0, L_0x7c27879b70f0;
L_0x594c78264450 .cmp/eq 2, v0x594c78251d70_0, L_0x7c27879b7138;
L_0x594c78264590 .cmp/eq 2, v0x594c78251d70_0, L_0x7c27879b7180;
L_0x594c782646c0 .part v0x594c782522c0_0, 1, 1;
L_0x594c78264760 .concat [ 1 1 0 0], L_0x594c782646c0, L_0x7c27879b71c8;
L_0x594c782663a0 .functor MUXZ 2, v0x594c78251cb0_0, L_0x7c27879b7570, v0x594c78253500_0, C4<>;
S_0x594c782108a0 .scope module, "acs" "acs_core" 4 223, 5 1 0, S_0x594c781eff10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "pm0";
    .port_info 1 /INPUT 6 "pm1";
    .port_info 2 /INPUT 2 "bm0";
    .port_info 3 /INPUT 2 "bm1";
    .port_info 4 /OUTPUT 6 "pm_out";
    .port_info 5 /OUTPUT 1 "surv";
P_0x594c7822f1c0 .param/l "Wb" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x594c7822f200 .param/l "Wm" 0 5 2, +C4<00000000000000000000000000000110>;
L_0x7c27879b7408 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x594c78226e70_0 .net/2u *"_ivl_0", 2 0, L_0x7c27879b7408;  1 drivers
L_0x7c27879b7498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x594c78226f10_0 .net/2u *"_ivl_10", 2 0, L_0x7c27879b7498;  1 drivers
v0x594c782276f0_0 .net *"_ivl_12", 4 0, L_0x594c78265b50;  1 drivers
v0x594c782277c0_0 .net *"_ivl_14", 5 0, L_0x594c78265c20;  1 drivers
L_0x7c27879b74e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x594c78221e80_0 .net *"_ivl_17", 0 0, L_0x7c27879b74e0;  1 drivers
v0x594c7821ce60_0 .net *"_ivl_2", 4 0, L_0x594c78265670;  1 drivers
v0x594c78248180_0 .net *"_ivl_4", 5 0, L_0x594c782657a0;  1 drivers
L_0x7c27879b7450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x594c78248260_0 .net *"_ivl_7", 0 0, L_0x7c27879b7450;  1 drivers
v0x594c78248340_0 .net "bm0", 1 0, L_0x594c781b3600;  alias, 1 drivers
v0x594c78248420_0 .net "bm1", 1 0, L_0x594c78265600;  alias, 1 drivers
v0x594c78248500_0 .net "metric0", 5 0, L_0x594c782658e0;  1 drivers
v0x594c782485e0_0 .net "metric1", 5 0, L_0x594c78265d60;  1 drivers
v0x594c782486c0_0 .net "pm0", 5 0, v0x594c7824ce20_0;  alias, 1 drivers
v0x594c782487a0_0 .net "pm1", 5 0, v0x594c7824cef0_0;  alias, 1 drivers
v0x594c78248880_0 .net "pm_out", 5 0, L_0x594c78265fe0;  alias, 1 drivers
v0x594c78248960_0 .net "surv", 0 0, L_0x594c78265e50;  alias, 1 drivers
L_0x594c78265670 .concat [ 2 3 0 0], L_0x594c781b3600, L_0x7c27879b7408;
L_0x594c782657a0 .concat [ 5 1 0 0], L_0x594c78265670, L_0x7c27879b7450;
L_0x594c782658e0 .arith/sum 6, v0x594c7824ce20_0, L_0x594c782657a0;
L_0x594c78265b50 .concat [ 2 3 0 0], L_0x594c78265600, L_0x7c27879b7498;
L_0x594c78265c20 .concat [ 5 1 0 0], L_0x594c78265b50, L_0x7c27879b74e0;
L_0x594c78265d60 .arith/sum 6, v0x594c7824cef0_0, L_0x594c78265c20;
L_0x594c78265e50 .cmp/gt 6, L_0x594c782658e0, L_0x594c78265d60;
L_0x594c78265fe0 .functor MUXZ 6, L_0x594c782658e0, L_0x594c78265d60, L_0x594c78265e50, C4<>;
S_0x594c78248ae0 .scope module, "branch_metric_hd" "branch_metric" 4 212, 6 3 0, S_0x594c781eff10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "rx_sym";
    .port_info 1 /INPUT 2 "exp_sym0";
    .port_info 2 /INPUT 2 "exp_sym1";
    .port_info 3 /OUTPUT 2 "bm0";
    .port_info 4 /OUTPUT 2 "bm1";
P_0x594c78248c90 .param/l "Wb" 0 6 4, +C4<00000000000000000000000000000010>;
L_0x594c781b3600 .functor BUFZ 2, L_0x594c78264e60, C4<00>, C4<00>, C4<00>;
L_0x594c78265600 .functor BUFZ 2, L_0x594c78265470, C4<00>, C4<00>, C4<00>;
v0x594c7824a4c0_0 .net "bm0", 1 0, L_0x594c781b3600;  alias, 1 drivers
v0x594c7824a580_0 .net "bm0_raw", 1 0, L_0x594c78264e60;  1 drivers
v0x594c7824a620_0 .net "bm1", 1 0, L_0x594c78265600;  alias, 1 drivers
v0x594c7824a6f0_0 .net "bm1_raw", 1 0, L_0x594c78265470;  1 drivers
v0x594c7824a7c0_0 .net "exp_sym0", 1 0, v0x594c7824b260_0;  alias, 1 drivers
v0x594c7824a860_0 .net "exp_sym1", 1 0, v0x594c7824bd50_0;  alias, 1 drivers
v0x594c7824a930_0 .net "rx_sym", 1 0, v0x594c782519b0_0;  1 drivers
S_0x594c78248db0 .scope module, "ham0" "ham2" 6 16, 7 1 0, S_0x594c78248ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x594c7818a370 .functor XOR 2, v0x594c782519b0_0, v0x594c7824b260_0, C4<00>, C4<00>;
v0x594c78249000_0 .net *"_ivl_11", 0 0, L_0x594c78264c80;  1 drivers
v0x594c78249100_0 .net *"_ivl_12", 1 0, L_0x594c78264d20;  1 drivers
L_0x7c27879b72e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x594c782491e0_0 .net/2u *"_ivl_2", 0 0, L_0x7c27879b72e8;  1 drivers
v0x594c782492a0_0 .net *"_ivl_5", 0 0, L_0x594c78264b40;  1 drivers
v0x594c78249380_0 .net *"_ivl_6", 1 0, L_0x594c78264be0;  1 drivers
L_0x7c27879b7330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x594c782494b0_0 .net/2u *"_ivl_8", 0 0, L_0x7c27879b7330;  1 drivers
v0x594c78249590_0 .net "a", 1 0, v0x594c782519b0_0;  alias, 1 drivers
v0x594c78249670_0 .net "b", 1 0, v0x594c7824b260_0;  alias, 1 drivers
v0x594c78249750_0 .net "c", 1 0, L_0x594c78264e60;  alias, 1 drivers
v0x594c78249830_0 .net "x", 1 0, L_0x594c7818a370;  1 drivers
L_0x594c78264b40 .part L_0x594c7818a370, 1, 1;
L_0x594c78264be0 .concat [ 1 1 0 0], L_0x594c78264b40, L_0x7c27879b72e8;
L_0x594c78264c80 .part L_0x594c7818a370, 0, 1;
L_0x594c78264d20 .concat [ 1 1 0 0], L_0x594c78264c80, L_0x7c27879b7330;
L_0x594c78264e60 .arith/sum 2, L_0x594c78264be0, L_0x594c78264d20;
S_0x594c78249990 .scope module, "ham1" "ham2" 6 22, 7 1 0, S_0x594c78248ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x594c7818a230 .functor XOR 2, v0x594c782519b0_0, v0x594c7824bd50_0, C4<00>, C4<00>;
v0x594c78249b70_0 .net *"_ivl_11", 0 0, L_0x594c78265260;  1 drivers
v0x594c78249c70_0 .net *"_ivl_12", 1 0, L_0x594c78265300;  1 drivers
L_0x7c27879b7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x594c78249d50_0 .net/2u *"_ivl_2", 0 0, L_0x7c27879b7378;  1 drivers
v0x594c78249e10_0 .net *"_ivl_5", 0 0, L_0x594c78265080;  1 drivers
v0x594c78249ef0_0 .net *"_ivl_6", 1 0, L_0x594c78265120;  1 drivers
L_0x7c27879b73c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x594c7824a020_0 .net/2u *"_ivl_8", 0 0, L_0x7c27879b73c0;  1 drivers
v0x594c7824a100_0 .net "a", 1 0, v0x594c782519b0_0;  alias, 1 drivers
v0x594c7824a1c0_0 .net "b", 1 0, v0x594c7824bd50_0;  alias, 1 drivers
v0x594c7824a280_0 .net "c", 1 0, L_0x594c78265470;  alias, 1 drivers
v0x594c7824a360_0 .net "x", 1 0, L_0x594c7818a230;  1 drivers
L_0x594c78265080 .part L_0x594c7818a230, 1, 1;
L_0x594c78265120 .concat [ 1 1 0 0], L_0x594c78265080, L_0x7c27879b7378;
L_0x594c78265260 .part L_0x594c7818a230, 0, 1;
L_0x594c78265300 .concat [ 1 1 0 0], L_0x594c78265260, L_0x7c27879b73c0;
L_0x594c78265470 .arith/sum 2, L_0x594c78265120, L_0x594c78265300;
S_0x594c7824aaa0 .scope module, "expect0" "expected_bits" 4 194, 8 16 0, S_0x594c781eff10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x594c7824ac80 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x594c7824acc0 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x594c7824ad00 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x594c7824ad40 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x594c7824ad80 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x594c7824adc0 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
L_0x7c27879b7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x594c7824b180_0 .net "b", 0 0, L_0x7c27879b7258;  1 drivers
v0x594c7824b260_0 .var "expected", 1 0;
v0x594c7824b370_0 .net "pred", 1 0, L_0x594c78221d60;  alias, 1 drivers
v0x594c7824b430_0 .var "reg_vec", 2 0;
E_0x594c781ad7c0 .event anyedge, v0x594c7824b370_0, v0x594c7824b180_0, v0x594c7824b430_0;
S_0x594c7824b590 .scope module, "expect1" "expected_bits" 4 204, 8 16 0, S_0x594c781eff10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x594c7824b770 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x594c7824b7b0 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x594c7824b7f0 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x594c7824b830 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x594c7824b870 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x594c7824b8b0 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
L_0x7c27879b72a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x594c7824bc70_0 .net "b", 0 0, L_0x7c27879b72a0;  1 drivers
v0x594c7824bd50_0 .var "expected", 1 0;
v0x594c7824be60_0 .net "pred", 1 0, L_0x594c78219e60;  alias, 1 drivers
v0x594c7824bf20_0 .var "reg_vec", 2 0;
E_0x594c782312b0 .event anyedge, v0x594c7824be60_0, v0x594c7824bc70_0, v0x594c7824bf20_0;
S_0x594c7824c080 .scope module, "pm_buffer" "pm_bank" 4 235, 9 1 0, S_0x594c781eff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init_frame";
    .port_info 3 /INPUT 2 "rd_idx0";
    .port_info 4 /INPUT 2 "rd_idx1";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 2 "wr_idx";
    .port_info 7 /INPUT 6 "wr_pm";
    .port_info 8 /INPUT 1 "swap_banks";
    .port_info 9 /OUTPUT 6 "rd_pm0";
    .port_info 10 /OUTPUT 6 "rd_pm1";
    .port_info 11 /OUTPUT 1 "prev_A";
P_0x594c78228b40 .param/l "K" 0 9 2, +C4<00000000000000000000000000000011>;
P_0x594c78228b80 .param/l "M" 0 9 3, +C4<000000000000000000000000000000010>;
P_0x594c78228bc0 .param/l "S" 0 9 4, +C4<0000000000000000000000000000000100>;
P_0x594c78228c00 .param/l "Wm" 0 9 5, +C4<00000000000000000000000000000110>;
v0x594c7824c610 .array "bank0", 3 0, 5 0;
v0x594c7824c7a0 .array "bank1", 3 0, 5 0;
v0x594c7824c910_0 .net "clk", 0 0, v0x594c78253080_0;  alias, 1 drivers
v0x594c7824c9e0_0 .var/i "i", 31 0;
v0x594c7824cac0_0 .net "init_frame", 0 0, v0x594c78251000_0;  1 drivers
v0x594c7824cbd0_0 .var "prev_A", 0 0;
v0x594c7824cc90_0 .net "rd_idx0", 1 0, L_0x594c78221d60;  alias, 1 drivers
v0x594c7824cd50_0 .net "rd_idx1", 1 0, L_0x594c78219e60;  alias, 1 drivers
v0x594c7824ce20_0 .var "rd_pm0", 5 0;
v0x594c7824cef0_0 .var "rd_pm1", 5 0;
v0x594c7824cfc0_0 .net "rst", 0 0, v0x594c782537f0_0;  alias, 1 drivers
v0x594c7824d060_0 .net "swap_banks", 0 0, L_0x594c78264590;  alias, 1 drivers
v0x594c7824d120_0 .net "wr_en", 0 0, L_0x594c78264240;  alias, 1 drivers
v0x594c7824d1e0_0 .net "wr_idx", 1 0, v0x594c782522c0_0;  1 drivers
v0x594c7824d2c0_0 .net "wr_pm", 5 0, L_0x594c78265fe0;  alias, 1 drivers
E_0x594c78231270 .event posedge, v0x594c7824c910_0;
v0x594c7824c610_0 .array/port v0x594c7824c610, 0;
v0x594c7824c610_1 .array/port v0x594c7824c610, 1;
E_0x594c7824c5d0/0 .event anyedge, v0x594c7824cbd0_0, v0x594c7824b370_0, v0x594c7824c610_0, v0x594c7824c610_1;
v0x594c7824c610_2 .array/port v0x594c7824c610, 2;
v0x594c7824c610_3 .array/port v0x594c7824c610, 3;
v0x594c7824c7a0_0 .array/port v0x594c7824c7a0, 0;
E_0x594c7824c5d0/1 .event anyedge, v0x594c7824c610_2, v0x594c7824c610_3, v0x594c7824be60_0, v0x594c7824c7a0_0;
v0x594c7824c7a0_1 .array/port v0x594c7824c7a0, 1;
v0x594c7824c7a0_2 .array/port v0x594c7824c7a0, 2;
v0x594c7824c7a0_3 .array/port v0x594c7824c7a0, 3;
E_0x594c7824c5d0/2 .event anyedge, v0x594c7824c7a0_1, v0x594c7824c7a0_2, v0x594c7824c7a0_3;
E_0x594c7824c5d0 .event/or E_0x594c7824c5d0/0, E_0x594c7824c5d0/1, E_0x594c7824c5d0/2;
S_0x594c7824d510 .scope module, "surv_mem" "survivor_mem" 4 254, 10 1 0, S_0x594c781eff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "surv_row";
    .port_info 4 /OUTPUT 3 "wr_ptr";
    .port_info 5 /INPUT 2 "rd_state";
    .port_info 6 /INPUT 3 "rd_time";
    .port_info 7 /OUTPUT 1 "surv_bit";
P_0x594c7824d6a0 .param/l "D" 0 10 6, +C4<00000000000000000000000000000110>;
P_0x594c7824d6e0 .param/l "K" 0 10 2, +C4<00000000000000000000000000000011>;
P_0x594c7824d720 .param/l "M" 0 10 3, +C4<000000000000000000000000000000010>;
P_0x594c7824d760 .param/l "S" 0 10 4, +C4<0000000000000000000000000000000100>;
P_0x594c7824d7a0 .param/l "Wm" 0 10 5, +C4<00000000000000000000000000000110>;
v0x594c7824dac0_0 .net *"_ivl_0", 3 0, L_0x594c782660d0;  1 drivers
v0x594c7824dbc0_0 .net *"_ivl_2", 3 0, L_0x594c78266170;  1 drivers
L_0x7c27879b7528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x594c7824dca0_0 .net *"_ivl_5", 0 0, L_0x7c27879b7528;  1 drivers
v0x594c7824dd90_0 .net "clk", 0 0, v0x594c78253080_0;  alias, 1 drivers
v0x594c7824de60 .array "mem", 5 0, 3 0;
v0x594c7824df50_0 .net "rd_state", 1 0, v0x594c7824f710_0;  alias, 1 drivers
v0x594c7824e030_0 .net "rd_time", 2 0, v0x594c7824f870_0;  alias, 1 drivers
v0x594c7824e110_0 .net "rst", 0 0, v0x594c782537f0_0;  alias, 1 drivers
v0x594c7824e1b0_0 .net "surv_bit", 0 0, L_0x594c782662b0;  alias, 1 drivers
v0x594c7824e250_0 .net "surv_row", 3 0, v0x594c78251f30_0;  1 drivers
v0x594c7824e330_0 .net "wr_en", 0 0, L_0x594c78264450;  alias, 1 drivers
v0x594c7824e3f0_0 .var "wr_ptr", 2 0;
L_0x594c782660d0 .array/port v0x594c7824de60, L_0x594c78266170;
L_0x594c78266170 .concat [ 3 1 0 0], v0x594c7824f870_0, L_0x7c27879b7528;
L_0x594c782662b0 .part/v L_0x594c782660d0, v0x594c7824f710_0, 1;
S_0x594c7824e5d0 .scope module, "tb_core" "traceback" 4 270, 11 1 0, S_0x594c781eff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "wr_ptr";
    .port_info 3 /INPUT 2 "s_end";
    .port_info 4 /INPUT 1 "force_state0";
    .port_info 5 /OUTPUT 3 "tb_time";
    .port_info 6 /OUTPUT 2 "tb_state";
    .port_info 7 /INPUT 1 "tb_surv_bit";
    .port_info 8 /OUTPUT 1 "dec_bit_valid";
    .port_info 9 /OUTPUT 1 "dec_bit";
P_0x594c7824e760 .param/l "D" 0 11 4, +C4<00000000000000000000000000000110>;
P_0x594c7824e7a0 .param/l "IDLE" 1 11 27, C4<00>;
P_0x594c7824e7e0 .param/l "INIT" 1 11 28, C4<01>;
P_0x594c7824e820 .param/l "K" 0 11 2, +C4<00000000000000000000000000000111>;
P_0x594c7824e860 .param/l "M" 0 11 3, +C4<00000000000000000000000000000010>;
P_0x594c7824e8a0 .param/l "OUTPUT" 1 11 30, C4<11>;
P_0x594c7824e8e0 .param/l "TRACEBACK" 1 11 29, C4<10>;
v0x594c7824ee80_0 .net "clk", 0 0, v0x594c78253080_0;  alias, 1 drivers
v0x594c7824ef70_0 .var "current_state", 1 0;
v0x594c7824f050_0 .var "dec_bit", 0 0;
v0x594c7824f0f0_0 .var "dec_bit_valid", 0 0;
v0x594c7824f1b0_0 .var "decoded_bit_reg", 0 0;
v0x594c7824f2c0_0 .net "force_state0", 0 0, v0x594c78253500_0;  alias, 1 drivers
v0x594c7824f380_0 .net "rst", 0 0, v0x594c782537f0_0;  alias, 1 drivers
v0x594c7824f470_0 .net "s_end", 1 0, L_0x594c782663a0;  alias, 1 drivers
v0x594c7824f550_0 .var "state", 1 0;
v0x594c7824f630_0 .var "tb_count", 2 0;
v0x594c7824f710_0 .var "tb_state", 1 0;
v0x594c7824f7d0_0 .net "tb_surv_bit", 0 0, L_0x594c782662b0;  alias, 1 drivers
v0x594c7824f870_0 .var "tb_time", 2 0;
v0x594c7824f940_0 .var "traceback_active", 0 0;
v0x594c7824f9e0_0 .net "wr_ptr", 2 0, v0x594c7824e3f0_0;  alias, 1 drivers
S_0x594c782528f0 .scope task, "run_frame_test" "run_frame_test" 3 76, 3 76 0, S_0x594c78209ee0;
 .timescale -9 -12;
v0x594c78252af0_0 .var/i "dec_idx", 31 0;
v0x594c78252bd0_0 .var/i "frame_errors", 31 0;
v0x594c78252cb0_0 .var/i "frame_id", 31 0;
v0x594c78252d70_0 .var/i "i", 31 0;
v0x594c78252e50_0 .var/i "sym_idx", 31 0;
TD_tb_viterbi_level0.run_frame_test ;
    %vpi_call/w 3 84 "$display", "Testing Frame %0d...", v0x594c78252cb0_0 {0 0 0};
    %wait E_0x594c78231270;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c782537f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78253500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78253a80_0, 0, 1;
    %wait E_0x594c78231270;
    %wait E_0x594c78231270;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c782537f0_0, 0, 1;
    %wait E_0x594c78231270;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c78252e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c78252af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c78252d70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x594c78252d70_0;
    %pad/s 33;
    %cmpi/s 258, 0, 33;
    %jmp/0xz T_0.1, 5;
T_0.2 ;
    %load/vec4 v0x594c782539e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_0x594c78231270;
    %jmp T_0.2;
T_0.3 ;
    %ix/getv/s 4, v0x594c78252d70_0;
    %load/vec4a v0x594c78253bf0, 4;
    %store/vec4 v0x594c78253920_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78253a80_0, 0, 1;
    %wait E_0x594c78231270;
    %load/vec4 v0x594c782531e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x594c78253140_0;
    %ix/getv/s 4, v0x594c78252af0_0;
    %store/vec4a v0x594c78253280, 4, 0;
    %load/vec4 v0x594c78252af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594c78252af0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x594c78252e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594c78252e50_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x594c78252d70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x594c78252d70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78253a80_0, 0, 1;
T_0.6 ;
    %load/vec4 v0x594c78252af0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.7, 5;
    %wait E_0x594c78231270;
    %load/vec4 v0x594c782531e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x594c78252af0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v0x594c78253140_0;
    %ix/getv/s 4, v0x594c78252af0_0;
    %store/vec4a v0x594c78253280, 4, 0;
    %load/vec4 v0x594c78252af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594c78252af0_0, 0, 32;
T_0.10 ;
T_0.8 ;
    %load/vec4 v0x594c78252af0_0;
    %cmpi/s 512, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.12, 5;
    %vpi_call/w 3 133 "$display", "ERROR: Timeout waiting for decoded bits!" {0 0 0};
    %vpi_call/w 3 134 "$finish" {0 0 0};
T_0.12 ;
    %jmp T_0.6;
T_0.7 ;
    %pushi/vec4 10, 0, 32;
T_0.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.15, 5;
    %jmp/1 T_0.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x594c78231270;
    %jmp T_0.14;
T_0.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c78252bd0_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x594c78252d70_0, 0, 32;
T_0.16 ;
    %load/vec4 v0x594c78252d70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.17, 5;
    %load/vec4 v0x594c78252d70_0;
    %subi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x594c78253280, 4;
    %load/vec4 v0x594c78252d70_0;
    %subi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x594c782533c0, 4;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %load/vec4 v0x594c78252bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594c78252bd0_0, 0, 32;
    %load/vec4 v0x594c78252bd0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.20, 5;
    %load/vec4 v0x594c78252d70_0;
    %subi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x594c78253280, 4;
    %load/vec4 v0x594c78252d70_0;
    %subi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x594c782533c0, 4;
    %vpi_call/w 3 147 "$display", "  Error at bit %0d: decoded=%b expected=%b", v0x594c78252d70_0, S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
T_0.20 ;
T_0.18 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x594c78252d70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x594c78252d70_0, 0, 32;
    %jmp T_0.16;
T_0.17 ;
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x594c78252bd0_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 250, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 153 "$display", "  Frame %0d: %0d errors / %0d bits (%.2f%%)", v0x594c78252cb0_0, v0x594c78252bd0_0, 32'sb00000000000000000000000011111010, W<0,r> {0 1 0};
    %load/vec4 v0x594c78253320_0;
    %load/vec4 v0x594c78252bd0_0;
    %add;
    %store/vec4 v0x594c78253320_0, 0, 32;
    %load/vec4 v0x594c78253c90_0;
    %addi 250, 0, 32;
    %store/vec4 v0x594c78253c90_0, 0, 32;
    %end;
    .scope S_0x594c7824aaa0;
T_1 ;
    %wait E_0x594c781ad7c0;
    %load/vec4 v0x594c7824b370_0;
    %load/vec4 v0x594c7824b180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x594c7824b430_0, 0, 3;
    %load/vec4 v0x594c7824b430_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x594c7824b260_0, 4, 1;
    %load/vec4 v0x594c7824b430_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x594c7824b260_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x594c7824b590;
T_2 ;
    %wait E_0x594c782312b0;
    %load/vec4 v0x594c7824be60_0;
    %load/vec4 v0x594c7824bc70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x594c7824bf20_0, 0, 3;
    %load/vec4 v0x594c7824bf20_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x594c7824bd50_0, 4, 1;
    %load/vec4 v0x594c7824bf20_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x594c7824bd50_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x594c7824c080;
T_3 ;
    %wait E_0x594c7824c5d0;
    %load/vec4 v0x594c7824cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x594c7824cc90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x594c7824c610, 4;
    %store/vec4 v0x594c7824ce20_0, 0, 6;
    %load/vec4 v0x594c7824cd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x594c7824c610, 4;
    %store/vec4 v0x594c7824cef0_0, 0, 6;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x594c7824cc90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x594c7824c7a0, 4;
    %store/vec4 v0x594c7824ce20_0, 0, 6;
    %load/vec4 v0x594c7824cd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x594c7824c7a0, 4;
    %store/vec4 v0x594c7824cef0_0, 0, 6;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x594c7824c080;
T_4 ;
    %wait E_0x594c78231270;
    %load/vec4 v0x594c7824cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c7824c9e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x594c7824c9e0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x594c7824c9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824c610, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x594c7824c9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824c7a0, 0, 4;
    %load/vec4 v0x594c7824c9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594c7824c9e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594c7824cbd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x594c7824cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x594c7824cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824c7a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594c7824c9e0_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x594c7824c9e0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0x594c7824c9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824c7a0, 0, 4;
    %load/vec4 v0x594c7824c9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594c7824c9e0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824c610, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594c7824c9e0_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x594c7824c9e0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_4.11, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0x594c7824c9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824c610, 0, 4;
    %load/vec4 v0x594c7824c9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594c7824c9e0_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
T_4.7 ;
T_4.4 ;
    %load/vec4 v0x594c7824d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x594c7824cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x594c7824d2c0_0;
    %load/vec4 v0x594c7824d1e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824c7a0, 0, 4;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x594c7824d2c0_0;
    %load/vec4 v0x594c7824d1e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824c610, 0, 4;
T_4.15 ;
T_4.12 ;
    %load/vec4 v0x594c7824d060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x594c7824cbd0_0;
    %inv;
    %assign/vec4 v0x594c7824cbd0_0, 0;
T_4.16 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x594c7824d510;
T_5 ;
    %wait E_0x594c78231270;
    %load/vec4 v0x594c7824e110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594c7824e3f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 1;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 1;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 1;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 1;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x594c7824e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x594c7824e250_0;
    %load/vec4 v0x594c7824e3f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594c7824de60, 0, 4;
    %load/vec4 v0x594c7824e3f0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594c7824e3f0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x594c7824e3f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x594c7824e3f0_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x594c7824e5d0;
T_6 ;
    %wait E_0x594c78231270;
    %load/vec4 v0x594c7824f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c7824f550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594c7824f630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c7824ef70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594c7824f870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c7824f710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594c7824f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594c7824f050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594c7824f940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594c7824f1b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x594c7824f550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c7824f550_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594c7824f0f0_0, 0;
    %load/vec4 v0x594c7824f2c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %load/vec4 v0x594c7824f940_0;
    %nor/r;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x594c7824f550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594c7824f630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594c7824f940_0, 0;
    %load/vec4 v0x594c7824f470_0;
    %assign/vec4 v0x594c7824ef70_0, 0;
    %load/vec4 v0x594c7824f9e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %load/vec4 v0x594c7824f9e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %pad/u 3;
    %assign/vec4 v0x594c7824f870_0, 0;
    %load/vec4 v0x594c7824f470_0;
    %assign/vec4 v0x594c7824f710_0, 0;
T_6.8 ;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x594c7824f550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594c7824f0f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594c7824f630_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x594c7824f630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.13, 4;
    %load/vec4 v0x594c7824f7d0_0;
    %assign/vec4 v0x594c7824f1b0_0, 0;
T_6.13 ;
    %load/vec4 v0x594c7824f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x594c7824ef70_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2, 0, 32;
    %or;
    %pad/u 2;
    %assign/vec4 v0x594c7824ef70_0, 0;
    %load/vec4 v0x594c7824ef70_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2, 0, 32;
    %or;
    %pad/u 2;
    %assign/vec4 v0x594c7824f710_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x594c7824ef70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x594c7824ef70_0, 0;
    %load/vec4 v0x594c7824ef70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x594c7824f710_0, 0;
T_6.16 ;
    %load/vec4 v0x594c7824f630_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.17, 5;
    %load/vec4 v0x594c7824f870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %load/vec4 v0x594c7824f870_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %pad/u 3;
    %assign/vec4 v0x594c7824f870_0, 0;
T_6.17 ;
    %load/vec4 v0x594c7824f630_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x594c7824f630_0, 0;
    %load/vec4 v0x594c7824f630_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_6.21, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x594c7824f550_0, 0;
T_6.21 ;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x594c7824f1b0_0;
    %assign/vec4 v0x594c7824f050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594c7824f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594c7824f940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c7824f550_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x594c781eff10;
T_7 ;
    %end;
    .thread T_7;
    .scope S_0x594c781eff10;
T_8 ;
    %wait E_0x594c781ad440;
    %load/vec4 v0x594c78251870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c78251d70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x594c78251e50_0;
    %assign/vec4 v0x594c78251d70_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x594c781eff10;
T_9 ;
Ewait_0 .event/or E_0x594c781ad780, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x594c78251d70_0;
    %store/vec4 v0x594c78251e50_0, 0, 2;
    %load/vec4 v0x594c78251d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c78251e50_0, 0, 2;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x594c78250690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x594c78251e50_0, 0, 2;
T_9.5 ;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x594c78251140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x594c78251e50_0, 0, 2;
T_9.7 ;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x594c78251e50_0, 0, 2;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x594c781eff10;
T_10 ;
    %wait E_0x594c781ad440;
    %load/vec4 v0x594c78251870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c782519b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x594c78250690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x594c78251910_0;
    %assign/vec4 v0x594c782519b0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x594c781eff10;
T_11 ;
    %wait E_0x594c781ad440;
    %load/vec4 v0x594c78251870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c782522c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x594c78250690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c782522c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x594c78251d70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x594c78251140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x594c782522c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x594c782522c0_0, 0;
T_11.6 ;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x594c781eff10;
T_12 ;
    %wait E_0x594c781ad440;
    %load/vec4 v0x594c78251870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x594c78251f30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x594c78250690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x594c78251f30_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x594c78251d70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x594c78251ff0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x594c782522c0_0;
    %assign/vec4/off/d v0x594c78251f30_0, 4, 5;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x594c781eff10;
T_13 ;
    %wait E_0x594c781ad440;
    %load/vec4 v0x594c78251870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x594c78250830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c78250910_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x594c78250690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x594c78250830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c78250910_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x594c78251d70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x594c78251620_0;
    %load/vec4 v0x594c78250830_0;
    %cmp/u;
    %jmp/0xz  T_13.6, 5;
    %load/vec4 v0x594c78251620_0;
    %assign/vec4 v0x594c78250830_0, 0;
    %load/vec4 v0x594c782522c0_0;
    %assign/vec4 v0x594c78250910_0, 0;
T_13.6 ;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x594c781eff10;
T_14 ;
    %wait E_0x594c781ad440;
    %load/vec4 v0x594c78251870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594c78251cb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x594c78251d70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x594c78250910_0;
    %assign/vec4 v0x594c78251cb0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x594c781eff10;
T_15 ;
    %wait E_0x594c781ad440;
    %load/vec4 v0x594c78251870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594c782510a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594c78251000_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594c78251000_0, 0;
    %load/vec4 v0x594c78250690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x594c782510a0_0;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594c78251000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594c782510a0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x594c78209ee0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78253080_0, 0, 1;
T_16.0 ;
    %delay 5000, 0;
    %load/vec4 v0x594c78253080_0;
    %inv;
    %store/vec4 v0x594c78253080_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x594c78209ee0;
T_17 ;
    %vpi_call/w 3 164 "$display", "=================================================" {0 0 0};
    %vpi_call/w 3 165 "$display", "Viterbi Decoder Test - Level 0: Noiseless" {0 0 0};
    %vpi_call/w 3 166 "$display", "K=%0d, M=%0d, S=%0d, D=%0d", P_0x594c781a5b60, P_0x594c781a5be0, P_0x594c781a5c20, P_0x594c781a5aa0 {0 0 0};
    %vpi_call/w 3 167 "$display", "G0=%03o, G1=%03o (octal)", P_0x594c781a5ae0, P_0x594c781a5b20 {0 0 0};
    %vpi_call/w 3 168 "$display", "=================================================" {0 0 0};
    %vpi_func 3 171 "$fopen" 32, "test_vectors_k3.txt", "r" {0 0 0};
    %store/vec4 v0x594c78253460_0, 0, 32;
    %load/vec4 v0x594c78253460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call/w 3 173 "$display", "ERROR: Cannot open test_vectors_k3.txt" {0 0 0};
    %vpi_call/w 3 174 "$finish" {0 0 0};
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78253080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c782537f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594c78253a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x594c78253500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c78253320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c78253c90_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_17.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.3, 5;
    %jmp/1 T_17.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x594c78231270;
    %jmp T_17.2;
T_17.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c78253630_0, 0, 32;
    %vpi_call/w 3 193 "$display", "\012Skipping file parsing - running simple pattern test instead" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c78253630_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x594c78253630_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_17.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c78252f80_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x594c78252f80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.7, 5;
    %load/vec4 v0x594c78252f80_0;
    %parti/s 1, 0, 2;
    %ix/getv/s 4, v0x594c78252f80_0;
    %store/vec4 v0x594c78253710_0, 4, 1;
    %load/vec4 v0x594c78252f80_0;
    %parti/s 1, 0, 2;
    %ix/getv/s 4, v0x594c78252f80_0;
    %store/vec4a v0x594c782533c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x594c78252f80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x594c78252f80_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594c78253b50_0, 0, 32;
T_17.8 ;
    %load/vec4 v0x594c78253b50_0;
    %pad/s 33;
    %cmpi/s 258, 0, 33;
    %jmp/0xz T_17.9, 5;
    %load/vec4 v0x594c78253b50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz  T_17.10, 5;
    %load/vec4 v0x594c78253710_0;
    %load/vec4 v0x594c78253b50_0;
    %part/s 1;
    %load/vec4 v0x594c78253710_0;
    %load/vec4 v0x594c78253b50_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x594c78253b50_0;
    %store/vec4a v0x594c78253bf0, 4, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x594c78253b50_0;
    %store/vec4a v0x594c78253bf0, 4, 0;
T_17.11 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x594c78253b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x594c78253b50_0, 0, 32;
    %jmp T_17.8;
T_17.9 ;
    %load/vec4 v0x594c78253630_0;
    %store/vec4 v0x594c78252cb0_0, 0, 32;
    %fork TD_tb_viterbi_level0.run_frame_test, S_0x594c782528f0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x594c78253630_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x594c78253630_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %vpi_call/w 3 216 "$display", "\012=================================================" {0 0 0};
    %vpi_call/w 3 217 "$display", "LEVEL 0 Complete" {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x594c78253320_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x594c78253c90_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 218 "$display", "Total errors: %0d / %0d bits (%.4f%%)", v0x594c78253320_0, v0x594c78253c90_0, W<0,r> {0 1 0};
    %load/vec4 v0x594c78253320_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.12, 4;
    %vpi_call/w 3 222 "$display", "*** PASS ***" {0 0 0};
    %jmp T_17.13;
T_17.12 ;
    %vpi_call/w 3 224 "$display", "*** FAIL ***" {0 0 0};
T_17.13 ;
    %vpi_call/w 3 226 "$display", "=================================================" {0 0 0};
    %vpi_call/w 3 228 "$fclose", v0x594c78253460_0 {0 0 0};
    %vpi_call/w 3 229 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x594c78209ee0;
T_18 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 235 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 236 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./tb_viterbi_level0.v";
    "../src/viterbi_core.v";
    "../src/acs_core.v";
    "../src/branch_metric.v";
    "../src/ham2.v";
    "../src/expected_bits.v";
    "../src/pm_bank.v";
    "../src/survivor_mem.v";
    "../src/traceback.v";
