
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.40

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency error_count[1]$_SDFFE_PN0P_/CK ^
  -0.08 target latency error_count[26]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: bist_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bist_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.53    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.68    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    15   19.89    0.02    0.04    0.08 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.08 ^ bist_done$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.51    0.01    0.09    0.17 v bist_done$_SDFFE_PN0P_/Q (DFF_X1)
                                         net33 (net)
                  0.01    0.00    0.17 v _0643_/A1 (NAND2_X1)
     1    1.78    0.01    0.01    0.18 ^ _0643_/ZN (NAND2_X1)
                                         _0152_ (net)
                  0.01    0.00    0.18 ^ _0644_/B2 (AOI21_X1)
     1    1.23    0.01    0.01    0.19 v _0644_/ZN (AOI21_X1)
                                         _0008_ (net)
                  0.01    0.00    0.19 v bist_done$_SDFFE_PN0P_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.53    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.68    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    15   19.89    0.02    0.04    0.08 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.08 ^ bist_done$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.08   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: mem_rdata[10] (input port clocked by core_clock)
Endpoint: error_count[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.27    0.00    0.00    0.20 v mem_rdata[10] (in)
                                         mem_rdata[10] (net)
                  0.00    0.00    0.20 v input2/A (BUF_X1)
     2    3.23    0.01    0.03    0.23 v input2/Z (BUF_X1)
                                         net2 (net)
                  0.01    0.00    0.23 v _0713_/A4 (NOR4_X1)
     1    1.91    0.04    0.08    0.31 ^ _0713_/ZN (NOR4_X1)
                                         _0220_ (net)
                  0.04    0.00    0.31 ^ _0714_/A2 (NAND2_X1)
     1    1.04    0.01    0.02    0.32 v _0714_/ZN (NAND2_X1)
                                         _0221_ (net)
                  0.01    0.00    0.32 v _0715_/A4 (OR4_X1)
     2    5.87    0.02    0.13    0.45 v _0715_/ZN (OR4_X1)
                                         _0222_ (net)
                  0.02    0.00    0.45 v _0739_/C2 (OAI221_X2)
     3    4.94    0.04    0.04    0.50 ^ _0739_/ZN (OAI221_X2)
                                         _0241_ (net)
                  0.04    0.00    0.50 ^ _0740_/A (CLKBUF_X3)
    10   20.14    0.02    0.06    0.55 ^ _0740_/Z (CLKBUF_X3)
                                         _0242_ (net)
                  0.02    0.00    0.55 ^ _0743_/A (BUF_X4)
    10   20.07    0.01    0.03    0.59 ^ _0743_/Z (BUF_X4)
                                         _0245_ (net)
                  0.01    0.00    0.59 ^ _0777_/A2 (NOR3_X1)
     1    1.94    0.01    0.01    0.60 v _0777_/ZN (NOR3_X1)
                                         _0277_ (net)
                  0.01    0.00    0.60 v _0778_/S (MUX2_X1)
     1    1.27    0.01    0.04    0.64 v _0778_/Z (MUX2_X1)
                                         _0017_ (net)
                  0.01    0.00    0.64 v error_count[11]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.64   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.53    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.68    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    14   18.32    0.02    0.04    1.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    1.08 ^ error_count[11]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    1.08   clock reconvergence pessimism
                         -0.04    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: mem_rdata[10] (input port clocked by core_clock)
Endpoint: error_count[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.27    0.00    0.00    0.20 v mem_rdata[10] (in)
                                         mem_rdata[10] (net)
                  0.00    0.00    0.20 v input2/A (BUF_X1)
     2    3.23    0.01    0.03    0.23 v input2/Z (BUF_X1)
                                         net2 (net)
                  0.01    0.00    0.23 v _0713_/A4 (NOR4_X1)
     1    1.91    0.04    0.08    0.31 ^ _0713_/ZN (NOR4_X1)
                                         _0220_ (net)
                  0.04    0.00    0.31 ^ _0714_/A2 (NAND2_X1)
     1    1.04    0.01    0.02    0.32 v _0714_/ZN (NAND2_X1)
                                         _0221_ (net)
                  0.01    0.00    0.32 v _0715_/A4 (OR4_X1)
     2    5.87    0.02    0.13    0.45 v _0715_/ZN (OR4_X1)
                                         _0222_ (net)
                  0.02    0.00    0.45 v _0739_/C2 (OAI221_X2)
     3    4.94    0.04    0.04    0.50 ^ _0739_/ZN (OAI221_X2)
                                         _0241_ (net)
                  0.04    0.00    0.50 ^ _0740_/A (CLKBUF_X3)
    10   20.14    0.02    0.06    0.55 ^ _0740_/Z (CLKBUF_X3)
                                         _0242_ (net)
                  0.02    0.00    0.55 ^ _0743_/A (BUF_X4)
    10   20.07    0.01    0.03    0.59 ^ _0743_/Z (BUF_X4)
                                         _0245_ (net)
                  0.01    0.00    0.59 ^ _0777_/A2 (NOR3_X1)
     1    1.94    0.01    0.01    0.60 v _0777_/ZN (NOR3_X1)
                                         _0277_ (net)
                  0.01    0.00    0.60 v _0778_/S (MUX2_X1)
     1    1.27    0.01    0.04    0.64 v _0778_/Z (MUX2_X1)
                                         _0017_ (net)
                  0.01    0.00    0.64 v error_count[11]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.64   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.53    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.68    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    14   18.32    0.02    0.04    1.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    1.08 ^ error_count[11]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    1.08   clock reconvergence pessimism
                         -0.04    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.12663330137729645

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6378

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
7.989349365234375

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7630

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: error_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error_count[18]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ error_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.20 ^ error_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.05    0.25 ^ _1016_/CO (HA_X1)
   0.03    0.28 v _0750_/ZN (NAND3_X2)
   0.08    0.37 v _0781_/ZN (OR4_X4)
   0.10    0.47 ^ _0832_/ZN (NOR4_X4)
   0.03    0.50 v _0833_/ZN (NAND4_X1)
   0.12    0.62 v _0834_/ZN (OR4_X1)
   0.02    0.65 ^ _0838_/ZN (OAI21_X1)
   0.00    0.65 ^ error_count[18]$_SDFFE_PN0P_/D (DFF_X2)
           0.65   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    1.08 ^ error_count[18]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    1.08   clock reconvergence pessimism
  -0.03    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.65   data arrival time
---------------------------------------------------------
           0.40   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bist_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bist_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ bist_done$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.17 v bist_done$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.18 ^ _0643_/ZN (NAND2_X1)
   0.01    0.19 v _0644_/ZN (AOI21_X1)
   0.00    0.19 v bist_done$_SDFFE_PN0P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ bist_done$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.08   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0753

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0765

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6427

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.3957

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
61.568383

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.49e-04   4.52e-05   4.20e-06   4.99e-04  23.5%
Combinational          7.64e-04   6.70e-04   1.73e-05   1.45e-03  68.5%
Clock                  6.46e-05   1.05e-04   2.36e-07   1.70e-04   8.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.28e-03   8.20e-04   2.18e-05   2.12e-03 100.0%
                          60.3%      38.7%       1.0%
