TimeQuest Timing Analyzer report for ARM_System
Thu Oct 13 18:44:17 2011
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'
 15. Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 16. Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 18. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 19. Slow Model Minimum Pulse Width: 'CLOCK_27'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'
 30. Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'
 31. Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'
 33. Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 34. Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 36. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 37. Fast Model Minimum Pulse Width: 'CLOCK_27'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Recovery Transfers
 50. Removal Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ARM_System                                                      ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; CLOCK_27                         ; Base      ; 37.037 ; 27.0 MHz  ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_27 }                         ;
; pll0|altpll_component|pll|clk[0] ; Generated ; 37.037 ; 27.0 MHz  ; 0.000 ; 18.518 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_27 ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[0] } ;
; pll0|altpll_component|pll|clk[1] ; Generated ; 37.037 ; 27.0 MHz  ; 9.259 ; 27.777 ; 50.00      ; 1         ; 1           ; 90.0  ;        ;           ;            ; false    ; CLOCK_27 ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[1] } ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 57.05 MHz  ; 57.05 MHz       ; pll0|altpll_component|pll|clk[0] ;                                                       ;
; 343.05 MHz ; 235.02 MHz      ; pll0|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 2.344  ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 18.509 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.645 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 34.313 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 1.049 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 16.391 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 17.518 ; 0.000         ;
; CLOCK_27                         ; 18.518 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.344 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 6.977      ;
; 2.379 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 6.951      ;
; 2.648 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.108      ; 6.684      ;
; 2.751 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 6.570      ;
; 2.786 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 6.544      ;
; 3.033 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.091      ; 6.282      ;
; 3.055 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.108      ; 6.277      ;
; 3.059 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 6.264      ;
; 3.081 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.105      ; 6.248      ;
; 3.106 ; armreduced:arm_cpu|register:InstructionRegister|regout[20]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 6.215      ;
; 3.141 ; armreduced:arm_cpu|register:InstructionRegister|regout[20]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 6.189      ;
; 3.267 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 6.054      ;
; 3.302 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 6.028      ;
; 3.360 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.111      ; 5.975      ;
; 3.361 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.115      ; 5.978      ;
; 3.393 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.120      ; 5.951      ;
; 3.394 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.118      ; 5.948      ;
; 3.405 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.120      ; 5.939      ;
; 3.408 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.122      ; 5.938      ;
; 3.410 ; armreduced:arm_cpu|register:InstructionRegister|regout[20]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.108      ; 5.922      ;
; 3.440 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.091      ; 5.875      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 5.814      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.830      ;
; 3.451 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 5.814      ;
; 3.466 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.857      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 5.791      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.807      ;
; 3.485 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 5.791      ;
; 3.488 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.105      ; 5.841      ;
; 3.571 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.108      ; 5.761      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.072      ; 5.674      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.088      ; 5.690      ;
; 3.622 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.072      ; 5.674      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 5.639      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.057      ; 5.655      ;
; 3.626 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 5.639      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.083      ; 5.651      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 5.667      ;
; 3.656 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.083      ; 5.651      ;
; 3.660 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.632      ;
; 3.660 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 5.616      ;
; 3.660 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.632      ;
; 3.660 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.632      ;
; 3.660 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.632      ;
; 3.660 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 5.632      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.509 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[2]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.194      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.622 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[1]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.081      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 18.623 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[3]                                   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.111     ; 9.080      ;
; 19.509 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.001     ; 17.563     ;
; 19.522 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.003      ; 17.554     ;
; 19.645 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.004     ; 17.424     ;
; 19.646 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.004     ; 17.423     ;
; 19.866 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.027      ; 17.234     ;
; 19.866 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.027      ; 17.234     ;
; 19.892 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 17.173     ;
; 19.929 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.015      ; 17.159     ;
; 19.942 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.019      ; 17.150     ;
; 19.964 ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.001     ; 17.108     ;
; 19.977 ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.003      ; 17.099     ;
; 20.059 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.001      ; 17.015     ;
; 20.062 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.001      ; 17.012     ;
; 20.065 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.012      ; 17.020     ;
; 20.066 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.012      ; 17.019     ;
; 20.081 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.001      ; 16.993     ;
; 20.100 ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.004     ; 16.969     ;
; 20.101 ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.004     ; 16.968     ;
; 20.137 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.003     ; 16.933     ;
; 20.137 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.003     ; 16.933     ;
; 20.162 ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.001     ; 16.910     ;
; 20.175 ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.003      ; 16.901     ;
; 20.298 ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.004     ; 16.771     ;
; 20.299 ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.004     ; 16.770     ;
; 20.300 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.010      ; 16.783     ;
; 20.312 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.008      ; 16.769     ;
; 20.313 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.014      ; 16.774     ;
; 20.347 ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 16.718     ;
; 20.367 ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.007      ; 16.713     ;
; 20.368 ; armreduced:arm_cpu|register:B_Register|regout[15]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.007      ; 16.712     ;
; 20.376 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.001     ; 16.696     ;
; 20.376 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.001     ; 16.696     ;
; 20.436 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|register_1bit:Z|regout                                   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.016     ; 16.621     ;
; 20.436 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.007      ; 16.644     ;
; 20.437 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.007      ; 16.643     ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.439 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[11]                                  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.037     ; 7.338      ;
; 20.453 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.010      ; 16.630     ;
; 20.466 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.014      ; 16.621     ;
; 20.479 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.017      ; 16.611     ;
; 20.482 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.017      ; 16.608     ;
; 20.501 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.017      ; 16.589     ;
; 20.514 ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.001      ; 16.560     ;
; 20.517 ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.001      ; 16.557     ;
; 20.536 ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.001      ; 16.538     ;
; 20.545 ; armreduced:arm_cpu|register:B_Register|regout[8]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 16.520     ;
; 20.557 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.013      ; 16.529     ;
; 20.557 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]                                                               ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.013      ; 16.529     ;
; 20.572 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.022      ; 16.523     ;
; 20.575 ; armreduced:arm_cpu|register:B_Register|regout[5]                                                                                  ; armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.022      ; 16.520     ;
; 20.589 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.007      ; 16.491     ;
; 20.590 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]                                                                        ; armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.007      ; 16.490     ;
; 20.592 ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.003     ; 16.478     ;
; 20.592 ; armreduced:arm_cpu|register:B_Register|regout[10]                                                                                 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.003     ; 16.478     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; miniUART:UART|TxUnit:TxDev|TxD                                      ; miniUART:UART|TxUnit:TxDev|TxD                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                 ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; armreduced:arm_cpu|register_1bit:Z|regout                           ; armreduced:arm_cpu|register_1bit:Z|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[4]                                            ; GPIO:uGPIO|SW_StatusR[4]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[5]                                            ; GPIO:uGPIO|SW_StatusR[5]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[6]                                            ; GPIO:uGPIO|SW_StatusR[6]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[7]                                            ; GPIO:uGPIO|SW_StatusR[7]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; TimerCounter:Timer|StatusR[0]                                       ; TimerCounter:Timer|StatusR[0]                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[8]                                            ; GPIO:uGPIO|SW_StatusR[8]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[9]                                            ; GPIO:uGPIO|SW_StatusR[9]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[10]                                           ; GPIO:uGPIO|SW_StatusR[10]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[11]                                           ; GPIO:uGPIO|SW_StatusR[11]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[12]                                           ; GPIO:uGPIO|SW_StatusR[12]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|Start                                    ; miniUART:UART|RxUnit:RxDev|Start                                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; armreduced:arm_cpu|register_1bit:C|regout                           ; armreduced:arm_cpu|register_1bit:C|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[13]                                           ; GPIO:uGPIO|SW_StatusR[13]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|TReg[7]                                  ; miniUART:UART|TxUnit:TxDev|TReg[7]                                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[2]                                           ; GPIO:uGPIO|KEY_StatusR[2]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[2]                                            ; GPIO:uGPIO|SW_StatusR[2]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[3]                                           ; GPIO:uGPIO|KEY_StatusR[3]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[3]                                            ; GPIO:uGPIO|SW_StatusR[3]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                   ; miniUART:UART|RxUnit:RxDev|tmpRxD                                   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[0]                                              ; miniUART:UART|CSReg[0]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[0]                                            ; GPIO:uGPIO|SW_StatusR[0]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[14]                                           ; GPIO:uGPIO|SW_StatusR[14]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[3]                                              ; miniUART:UART|CSReg[3]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[16]                                           ; GPIO:uGPIO|SW_StatusR[16]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[17]                                           ; GPIO:uGPIO|SW_StatusR[17]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[15]                                           ; GPIO:uGPIO|SW_StatusR[15]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                  ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[1]                                           ; GPIO:uGPIO|KEY_StatusR[1]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[1]                                            ; GPIO:uGPIO|SW_StatusR[1]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[1]                                              ; miniUART:UART|CSReg[1]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw14|c_state.S10                              ; GPIO:uGPIO|key_detect:sw14|c_state.S11                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw10|c_state.S2                               ; GPIO:uGPIO|key_detect:sw10|c_state.S3                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw7|c_state.S10                               ; GPIO:uGPIO|key_detect:sw7|c_state.S11                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw8|c_state.S10                               ; GPIO:uGPIO|key_detect:sw8|c_state.S11                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw0|c_state.S10                               ; GPIO:uGPIO|key_detect:sw0|c_state.S11                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:key1|c_state.S10                              ; GPIO:uGPIO|key_detect:key1|c_state.S11                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; miniUART:UART|TxUnit:TxDev|TBuff[7]                                 ; miniUART:UART|TxUnit:TxDev|TReg[7]                                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw15|c_state.S12                              ; GPIO:uGPIO|key_detect:sw15|c_state.S13                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw14|c_state.S5                               ; GPIO:uGPIO|key_detect:sw14|c_state.S6                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw15|c_state.S13                              ; GPIO:uGPIO|key_detect:sw15|c_state.S14                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key1|c_state.S12                              ; GPIO:uGPIO|key_detect:key1|c_state.S13                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw17|c_state.S8                               ; GPIO:uGPIO|key_detect:sw17|c_state.S9                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw9|c_state.S5                                ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw0|c_state.S5                                ; GPIO:uGPIO|key_detect:sw0|c_state.S6                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key1|c_state.S5                               ; GPIO:uGPIO|key_detect:key1|c_state.S6                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw17|c_state.S1                               ; GPIO:uGPIO|key_detect:sw17|c_state.S2                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw9|c_state.S12                               ; GPIO:uGPIO|key_detect:sw9|c_state.S13                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw0|c_state.S8                                ; GPIO:uGPIO|key_detect:sw0|c_state.S9                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw14|c_state.S0                               ; GPIO:uGPIO|key_detect:sw14|c_state.S1                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw7|c_state.S13                               ; GPIO:uGPIO|key_detect:sw7|c_state.S14                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw3|c_state.S13                               ; GPIO:uGPIO|key_detect:sw3|c_state.S14                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                ; GPIO:uGPIO|key_detect:sw3|c_state.S10                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw7|c_state.S3                                ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                ; GPIO:uGPIO|key_detect:sw8|c_state.S4                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                ; GPIO:uGPIO|key_detect:sw1|c_state.S6                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw0|c_state.S13                               ; GPIO:uGPIO|key_detect:sw0|c_state.S14                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key1|c_state.S13                              ; GPIO:uGPIO|key_detect:key1|c_state.S14                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw7|c_state.S9                                ; GPIO:uGPIO|key_detect:sw7|c_state.S10                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw8|c_state.S9                                ; GPIO:uGPIO|key_detect:sw8|c_state.S10                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw10|c_state.S9                               ; GPIO:uGPIO|key_detect:sw10|c_state.S10                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key1|c_state.S11                              ; GPIO:uGPIO|key_detect:key1|c_state.S12                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw7|c_state.S7                                ; GPIO:uGPIO|key_detect:sw7|c_state.S8                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                ; GPIO:uGPIO|key_detect:sw8|c_state.S8                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw7|c_state.S5                                ; GPIO:uGPIO|key_detect:sw7|c_state.S6                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw3|c_state.S1                                ; GPIO:uGPIO|key_detect:sw3|c_state.S2                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw10|c_state.S13                              ; GPIO:uGPIO|key_detect:sw10|c_state.S14                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw10|c_state.S12                              ; GPIO:uGPIO|key_detect:sw10|c_state.S13                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw14|c_state.S13                              ; GPIO:uGPIO|key_detect:sw14|c_state.S14                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw3|c_state.S12                               ; GPIO:uGPIO|key_detect:sw3|c_state.S13                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw3|c_state.S11                               ; GPIO:uGPIO|key_detect:sw3|c_state.S12                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 28.436 ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.083      ; 0.975      ;
; 28.446 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.083      ; 0.985      ;
; 28.670 ; armreduced:arm_cpu|register:B_Register|regout[20]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.067      ; 1.193      ;
; 28.685 ; armreduced:arm_cpu|register:B_Register|regout[29]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.067      ; 1.208      ;
; 28.716 ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.083      ; 1.255      ;
; 28.729 ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.097      ; 1.282      ;
; 28.732 ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.091      ; 1.279      ;
; 28.744 ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.097      ; 1.297      ;
; 28.760 ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.107      ; 1.323      ;
; 28.763 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.091      ; 1.310      ;
; 28.768 ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.103      ; 1.327      ;
; 28.783 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.107      ; 1.346      ;
; 28.784 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.097      ; 1.337      ;
; 28.790 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.103      ; 1.349      ;
; 28.966 ; armreduced:arm_cpu|register:B_Register|regout[26]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.063      ; 1.485      ;
; 28.968 ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.110      ; 1.534      ;
; 28.978 ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.103      ; 1.537      ;
; 28.996 ; armreduced:arm_cpu|register:B_Register|regout[27]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.073      ; 1.525      ;
; 29.009 ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.087      ; 1.552      ;
; 29.014 ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.074      ; 1.544      ;
; 29.015 ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.090      ; 1.561      ;
; 29.016 ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.043      ; 1.515      ;
; 29.048 ; armreduced:arm_cpu|register:B_Register|regout[30]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.071      ; 1.575      ;
; 29.060 ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.102      ; 1.618      ;
; 29.070 ; armreduced:arm_cpu|register:B_Register|regout[28]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.073      ; 1.599      ;
; 29.095 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.112      ; 1.663      ;
; 29.097 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.110      ; 1.663      ;
; 29.186 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.083      ; 1.725      ;
; 29.221 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.083      ; 1.760      ;
; 29.239 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.083      ; 1.778      ;
; 29.240 ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.077      ; 1.773      ;
; 29.247 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.075      ; 1.778      ;
; 29.253 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.089      ; 1.798      ;
; 29.256 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.095      ; 1.807      ;
; 29.263 ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.100      ; 1.819      ;
; 29.267 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.095      ; 1.818      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                 ;
+--------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 34.313 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.005      ; 2.765      ;
; 35.758 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.000      ; 1.315      ;
; 35.758 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.000      ; 1.315      ;
; 35.758 ; reset_ff  ; armreduced:arm_cpu|register_1bit:Z|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.000      ; 1.315      ;
; 35.758 ; reset_ff  ; armreduced:arm_cpu|register_1bit:C|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.000      ; 1.315      ;
+--------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                 ;
+-------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.049 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.315      ;
; 1.049 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.315      ;
; 1.049 ; reset_ff  ; armreduced:arm_cpu|register_1bit:Z|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.315      ;
; 1.049 ; reset_ff  ; armreduced:arm_cpu|register_1bit:C|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.315      ;
; 2.494 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.765      ;
+-------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[1] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[2] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[3] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[10]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[11]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[12]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[13]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[14]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[15]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[16]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[17]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[9]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[0]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[10] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[11] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[12] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[13] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[14] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[15] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[16] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[17] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[1]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[2]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[3]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[4]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[5]  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 6.821 ; 6.821 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 6.602 ; 6.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 6.329 ; 6.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 6.625 ; 6.625 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 6.821 ; 6.821 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 7.098 ; 7.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 2.575 ; 2.575 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 2.623 ; 2.623 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 2.537 ; 2.537 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 2.440 ; 2.440 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 2.324 ; 2.324 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 2.311 ; 2.311 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 3.208 ; 3.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 3.101 ; 3.101 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 2.496 ; 2.496 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 2.348 ; 2.348 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 2.195 ; 2.195 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 2.651 ; 2.651 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 6.993 ; 6.993 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 6.860 ; 6.860 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 6.706 ; 6.706 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 6.668 ; 6.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 7.098 ; 7.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 8.775 ; 8.775 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -5.955 ; -5.955 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -6.372 ; -6.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -5.955 ; -5.955 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -6.386 ; -6.386 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -6.571 ; -6.571 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.945 ; -1.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -2.053 ; -2.053 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -2.373 ; -2.373 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -2.295 ; -2.295 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -1.946 ; -1.946 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -2.339 ; -2.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -2.081 ; -2.081 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -2.061 ; -2.061 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -2.821 ; -2.821 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -2.597 ; -2.597 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -2.248 ; -2.248 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -2.070 ; -2.070 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -1.945 ; -1.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -2.398 ; -2.398 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -6.748 ; -6.748 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -6.587 ; -6.587 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -6.428 ; -6.428 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -6.430 ; -6.430 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -6.854 ; -6.854 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -6.657 ; -6.657 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.536 ; 4.536 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 4.532 ; 4.532 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.535 ; 4.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 4.536 ; 4.536 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.281 ; 4.281 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.279 ; 4.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.274 ; 4.274 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.299 ; 4.299 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 4.284 ; 4.284 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 4.283 ; 4.283 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 4.284 ; 4.284 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.099 ; 4.099 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 4.139 ; 4.139 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 4.169 ; 4.169 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 4.155 ; 4.155 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 4.120 ; 4.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 4.159 ; 4.159 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 4.116 ; 4.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 4.159 ; 4.159 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 4.156 ; 4.156 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 4.126 ; 4.126 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 3.863 ; 3.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 4.012 ; 4.012 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 3.822 ; 3.822 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 6.077 ; 6.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 5.523 ; 5.523 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 5.222 ; 5.222 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 5.312 ; 5.312 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 5.869 ; 5.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 5.264 ; 5.264 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 4.954 ; 4.954 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 6.077 ; 6.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 6.176 ; 6.176 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 5.669 ; 5.669 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.157 ; 5.157 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 5.317 ; 5.317 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 5.074 ; 5.074 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 6.176 ; 6.176 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 5.869 ; 5.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 5.805 ; 5.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 6.636 ; 6.636 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 5.715 ; 5.715 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 5.260 ; 5.260 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 4.965 ; 4.965 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 5.245 ; 5.245 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 5.698 ; 5.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 5.040 ; 5.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 6.636 ; 6.636 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 6.356 ; 6.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 4.571 ; 4.571 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 5.438 ; 5.438 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 5.202 ; 5.202 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 5.196 ; 5.196 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 6.356 ; 6.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 5.825 ; 5.825 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 5.396 ; 5.396 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 6.490 ; 6.490 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 5.909 ; 5.909 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 5.846 ; 5.846 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.951 ; 5.951 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 6.280 ; 6.280 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 6.066 ; 6.066 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 5.316 ; 5.316 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 6.490 ; 6.490 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 7.086 ; 7.086 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 6.492 ; 6.492 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 6.552 ; 6.552 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 6.049 ; 6.049 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 7.086 ; 7.086 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 6.593 ; 6.593 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 6.607 ; 6.607 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 5.544 ; 5.544 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 6.275 ; 6.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.218 ; 5.218 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 6.577 ; 6.577 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 6.450 ; 6.450 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 6.555 ; 6.555 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.493 ; 6.493 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 6.266 ; 6.266 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.218 ; 6.218 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 6.535 ; 6.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 6.577 ; 6.577 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 6.235 ; 6.235 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 4.467 ; 4.467 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 5.359 ; 5.359 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 5.389 ; 5.389 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.373 ; 5.373 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 4.496 ; 4.496 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.183 ; 5.183 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.423 ; 5.423 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 5.398 ; 5.398 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.392 ; 5.392 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.434 ; 5.434 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 5.525 ; 5.525 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.274 ; 4.274 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 4.532 ; 4.532 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.535 ; 4.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 4.536 ; 4.536 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.281 ; 4.281 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.279 ; 4.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.274 ; 4.274 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.299 ; 4.299 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 4.099 ; 4.099 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 4.283 ; 4.283 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 4.284 ; 4.284 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.099 ; 4.099 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 4.139 ; 4.139 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 4.169 ; 4.169 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 4.155 ; 4.155 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 4.120 ; 4.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 3.822 ; 3.822 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 4.116 ; 4.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 4.159 ; 4.159 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 4.156 ; 4.156 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 4.126 ; 4.126 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 3.863 ; 3.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 4.012 ; 4.012 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 3.822 ; 3.822 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 4.954 ; 4.954 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 5.523 ; 5.523 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 5.222 ; 5.222 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 5.312 ; 5.312 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 5.869 ; 5.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 5.264 ; 5.264 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 4.954 ; 4.954 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 6.077 ; 6.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 5.074 ; 5.074 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 5.669 ; 5.669 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.157 ; 5.157 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 5.317 ; 5.317 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 5.074 ; 5.074 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 6.176 ; 6.176 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 5.869 ; 5.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 5.805 ; 5.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 4.965 ; 4.965 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 5.715 ; 5.715 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 5.260 ; 5.260 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 4.965 ; 4.965 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 5.245 ; 5.245 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 5.698 ; 5.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 5.040 ; 5.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 6.636 ; 6.636 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 4.571 ; 4.571 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 4.571 ; 4.571 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 5.438 ; 5.438 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 5.202 ; 5.202 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 5.196 ; 5.196 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 6.356 ; 6.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 5.825 ; 5.825 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 5.396 ; 5.396 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 5.316 ; 5.316 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 5.909 ; 5.909 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 5.846 ; 5.846 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.951 ; 5.951 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 6.280 ; 6.280 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 6.066 ; 6.066 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 5.316 ; 5.316 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 6.490 ; 6.490 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 5.218 ; 5.218 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 6.492 ; 6.492 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 6.552 ; 6.552 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 6.049 ; 6.049 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 7.086 ; 7.086 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 6.593 ; 6.593 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 6.607 ; 6.607 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 5.544 ; 5.544 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 6.275 ; 6.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.218 ; 5.218 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 4.467 ; 4.467 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 6.450 ; 6.450 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 6.555 ; 6.555 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.493 ; 6.493 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 6.266 ; 6.266 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.218 ; 6.218 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 6.535 ; 6.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 6.577 ; 6.577 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 6.235 ; 6.235 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 4.467 ; 4.467 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 5.359 ; 5.359 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 5.389 ; 5.389 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.373 ; 5.373 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 4.496 ; 4.496 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.183 ; 5.183 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.423 ; 5.423 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 5.398 ; 5.398 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.392 ; 5.392 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.434 ; 5.434 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 5.525 ; 5.525 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 6.010  ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 23.044 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.318 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 35.634 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.593 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 16.391 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 17.518 ; 0.000         ;
; CLOCK_27                         ; 18.518 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 6.010 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 3.327      ;
; 6.037 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.089      ; 3.310      ;
; 6.150 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.090      ; 3.198      ;
; 6.233 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 3.104      ;
; 6.260 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.089      ; 3.087      ;
; 6.345 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.074      ; 2.987      ;
; 6.365 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.081      ; 2.974      ;
; 6.373 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.090      ; 2.975      ;
; 6.385 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.087      ; 2.960      ;
; 6.405 ; armreduced:arm_cpu|register:InstructionRegister|regout[20]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.932      ;
; 6.432 ; armreduced:arm_cpu|register:InstructionRegister|regout[20]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.089      ; 2.915      ;
; 6.457 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.880      ;
; 6.484 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.089      ; 2.863      ;
; 6.513 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.092      ; 2.837      ;
; 6.519 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.096      ; 2.835      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.039      ; 2.771      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.773      ;
; 6.526 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.039      ; 2.771      ;
; 6.541 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.098      ; 2.815      ;
; 6.541 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.818      ;
; 6.545 ; armreduced:arm_cpu|register:InstructionRegister|regout[20]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.090      ; 2.803      ;
; 6.554 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.103      ; 2.807      ;
; 6.554 ; armreduced:arm_cpu|register:InstructionRegister|regout[27]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 2.804      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.050      ; 2.751      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.753      ;
; 6.557 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.050      ; 2.751      ;
; 6.568 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.074      ; 2.764      ;
; 6.588 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.081      ; 2.751      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.039      ; 2.704      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.041      ; 2.706      ;
; 6.593 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.039      ; 2.704      ;
; 6.597 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.090      ; 2.751      ;
; 6.608 ; armreduced:arm_cpu|register:InstructionRegister|regout[26]          ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.087      ; 2.737      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 2.713      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.070      ; 2.715      ;
; 6.613 ; armreduced:arm_cpu|register:ALUoutRegister|regout[14]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.068      ; 2.713      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.050      ; 2.684      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.052      ; 2.686      ;
; 6.624 ; armreduced:arm_cpu|register:ALUoutRegister|regout[17]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.050      ; 2.684      ;
; 6.638 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.042      ; 2.662      ;
; 6.638 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.040      ; 2.660      ;
; 6.638 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.042      ; 2.662      ;
; 6.638 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.042      ; 2.662      ;
; 6.638 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.042      ; 2.662      ;
; 6.638 ; armreduced:arm_cpu|register:ALUoutRegister|regout[16]               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.042      ; 2.662      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.677      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.046 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.088     ; 4.676      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.089     ; 4.629      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 23.759 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.024     ; 4.027      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.016 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.031     ; 3.763      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.062     ; 3.596      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.288 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; armreduced:arm_cpu|register:MDR|regout[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.043     ; 3.479      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.301 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; armreduced:arm_cpu|register:MDR|regout[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.449      ;
; 24.319 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; armreduced:arm_cpu|register:MDR|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.431      ;
; 24.319 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; armreduced:arm_cpu|register:MDR|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.431      ;
; 24.319 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; armreduced:arm_cpu|register:MDR|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.431      ;
; 24.319 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; armreduced:arm_cpu|register:MDR|regout[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 3.431      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; miniUART:UART|TxUnit:TxDev|TxD                                      ; miniUART:UART|TxUnit:TxDev|TxD                                      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                 ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; armreduced:arm_cpu|register_1bit:Z|regout                           ; armreduced:arm_cpu|register_1bit:Z|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[4]                                            ; GPIO:uGPIO|SW_StatusR[4]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[5]                                            ; GPIO:uGPIO|SW_StatusR[5]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[6]                                            ; GPIO:uGPIO|SW_StatusR[6]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[7]                                            ; GPIO:uGPIO|SW_StatusR[7]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TimerCounter:Timer|StatusR[0]                                       ; TimerCounter:Timer|StatusR[0]                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[8]                                            ; GPIO:uGPIO|SW_StatusR[8]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[9]                                            ; GPIO:uGPIO|SW_StatusR[9]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[10]                                           ; GPIO:uGPIO|SW_StatusR[10]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[11]                                           ; GPIO:uGPIO|SW_StatusR[11]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[12]                                           ; GPIO:uGPIO|SW_StatusR[12]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|Start                                    ; miniUART:UART|RxUnit:RxDev|Start                                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; armreduced:arm_cpu|register_1bit:C|regout                           ; armreduced:arm_cpu|register_1bit:C|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[13]                                           ; GPIO:uGPIO|SW_StatusR[13]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|TReg[7]                                  ; miniUART:UART|TxUnit:TxDev|TReg[7]                                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[2]                                           ; GPIO:uGPIO|KEY_StatusR[2]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[2]                                            ; GPIO:uGPIO|SW_StatusR[2]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[3]                                           ; GPIO:uGPIO|KEY_StatusR[3]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[3]                                            ; GPIO:uGPIO|SW_StatusR[3]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                             ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                   ; miniUART:UART|RxUnit:RxDev|tmpRxD                                   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[0]                                              ; miniUART:UART|CSReg[0]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[0]                                            ; GPIO:uGPIO|SW_StatusR[0]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[14]                                           ; GPIO:uGPIO|SW_StatusR[14]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[3]                                              ; miniUART:UART|CSReg[3]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[16]                                           ; GPIO:uGPIO|SW_StatusR[16]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[17]                                           ; GPIO:uGPIO|SW_StatusR[17]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[15]                                           ; GPIO:uGPIO|SW_StatusR[15]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                  ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[1]                                           ; GPIO:uGPIO|KEY_StatusR[1]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[1]                                            ; GPIO:uGPIO|SW_StatusR[1]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[1]                                              ; miniUART:UART|CSReg[1]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; GPIO:uGPIO|key_detect:sw10|c_state.S2                               ; GPIO:uGPIO|key_detect:sw10|c_state.S3                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; GPIO:uGPIO|key_detect:sw14|c_state.S10                              ; GPIO:uGPIO|key_detect:sw14|c_state.S11                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw9|c_state.S5                                ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw17|c_state.S1                               ; GPIO:uGPIO|key_detect:sw17|c_state.S2                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; miniUART:UART|TxUnit:TxDev|TBuff[7]                                 ; miniUART:UART|TxUnit:TxDev|TReg[7]                                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw15|c_state.S13                              ; GPIO:uGPIO|key_detect:sw15|c_state.S14                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw7|c_state.S10                               ; GPIO:uGPIO|key_detect:sw7|c_state.S11                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw8|c_state.S10                               ; GPIO:uGPIO|key_detect:sw8|c_state.S11                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw15|c_state.S12                              ; GPIO:uGPIO|key_detect:sw15|c_state.S13                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw0|c_state.S10                               ; GPIO:uGPIO|key_detect:sw0|c_state.S11                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key1|c_state.S12                              ; GPIO:uGPIO|key_detect:key1|c_state.S13                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key1|c_state.S10                              ; GPIO:uGPIO|key_detect:key1|c_state.S11                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw0|c_state.S5                                ; GPIO:uGPIO|key_detect:sw0|c_state.S6                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw14|c_state.S5                               ; GPIO:uGPIO|key_detect:sw14|c_state.S6                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key1|c_state.S5                               ; GPIO:uGPIO|key_detect:key1|c_state.S6                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw7|c_state.S13                               ; GPIO:uGPIO|key_detect:sw7|c_state.S14                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw3|c_state.S13                               ; GPIO:uGPIO|key_detect:sw3|c_state.S14                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw9|c_state.S12                               ; GPIO:uGPIO|key_detect:sw9|c_state.S13                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                ; GPIO:uGPIO|key_detect:sw3|c_state.S10                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw0|c_state.S8                                ; GPIO:uGPIO|key_detect:sw0|c_state.S9                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw17|c_state.S8                               ; GPIO:uGPIO|key_detect:sw17|c_state.S9                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw7|c_state.S3                                ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                ; GPIO:uGPIO|key_detect:sw8|c_state.S4                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw14|c_state.S0                               ; GPIO:uGPIO|key_detect:sw14|c_state.S1                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw0|c_state.S13                               ; GPIO:uGPIO|key_detect:sw0|c_state.S14                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key1|c_state.S13                              ; GPIO:uGPIO|key_detect:key1|c_state.S14                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw7|c_state.S9                                ; GPIO:uGPIO|key_detect:sw7|c_state.S10                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw8|c_state.S9                                ; GPIO:uGPIO|key_detect:sw8|c_state.S10                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S9                               ; GPIO:uGPIO|key_detect:sw10|c_state.S10                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key1|c_state.S11                              ; GPIO:uGPIO|key_detect:key1|c_state.S12                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw7|c_state.S7                                ; GPIO:uGPIO|key_detect:sw7|c_state.S8                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                ; GPIO:uGPIO|key_detect:sw8|c_state.S8                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw7|c_state.S5                                ; GPIO:uGPIO|key_detect:sw7|c_state.S6                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw3|c_state.S3                                ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                ; GPIO:uGPIO|key_detect:sw1|c_state.S6                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw3|c_state.S1                                ; GPIO:uGPIO|key_detect:sw3|c_state.S2                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key1|c_state.S1                               ; GPIO:uGPIO|key_detect:key1|c_state.S2                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw10|c_state.S13                              ; GPIO:uGPIO|key_detect:sw10|c_state.S14                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw10|c_state.S12                              ; GPIO:uGPIO|key_detect:sw10|c_state.S13                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw14|c_state.S13                              ; GPIO:uGPIO|key_detect:sw14|c_state.S14                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 28.061 ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.066      ; 0.487      ;
; 28.067 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.066      ; 0.493      ;
; 28.157 ; armreduced:arm_cpu|register:B_Register|regout[20]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.063      ; 0.580      ;
; 28.165 ; armreduced:arm_cpu|register:B_Register|regout[29]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.064      ; 0.589      ;
; 28.190 ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.073      ; 0.623      ;
; 28.191 ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.079      ; 0.630      ;
; 28.199 ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.065      ; 0.624      ;
; 28.199 ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.079      ; 0.638      ;
; 28.210 ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.088      ; 0.658      ;
; 28.211 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.073      ; 0.644      ;
; 28.214 ; armreduced:arm_cpu|register:ALUoutRegister|regout[6]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.084      ; 0.658      ;
; 28.227 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.079      ; 0.666      ;
; 28.229 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.088      ; 0.677      ;
; 28.232 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.084      ; 0.676      ;
; 28.290 ; armreduced:arm_cpu|register:B_Register|regout[26]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.060      ; 0.710      ;
; 28.308 ; armreduced:arm_cpu|register:B_Register|regout[27]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.070      ; 0.738      ;
; 28.308 ; armreduced:arm_cpu|register:ALUoutRegister|regout[10]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.089      ; 0.757      ;
; 28.311 ; armreduced:arm_cpu|register:ALUoutRegister|regout[11]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.084      ; 0.755      ;
; 28.324 ; armreduced:arm_cpu|register:B_Register|regout[6]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.071      ; 0.755      ;
; 28.329 ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.069      ; 0.758      ;
; 28.331 ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.072      ; 0.763      ;
; 28.335 ; armreduced:arm_cpu|register:B_Register|regout[4]                                                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.042      ; 0.737      ;
; 28.338 ; armreduced:arm_cpu|register:B_Register|regout[30]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.067      ; 0.765      ;
; 28.361 ; armreduced:arm_cpu|register:B_Register|regout[28]                                                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.070      ; 0.791      ;
; 28.363 ; armreduced:arm_cpu|register:ALUoutRegister|regout[12]                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.083      ; 0.806      ;
; 28.375 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.090      ; 0.825      ;
; 28.377 ; armreduced:arm_cpu|register:ALUoutRegister|regout[9]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.092      ; 0.829      ;
; 28.395 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.085      ; 0.840      ;
; 28.411 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.085      ; 0.856      ;
; 28.417 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.091      ; 0.868      ;
; 28.420 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.078      ; 0.858      ;
; 28.422 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.085      ; 0.867      ;
; 28.423 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.096      ; 0.879      ;
; 28.427 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.096      ; 0.883      ;
; 28.435 ; armreduced:arm_cpu|register:ALUoutRegister|regout[3]                                                                            ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.060      ; 0.855      ;
; 28.440 ; armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.100      ; 0.900      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                 ;
+--------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 35.634 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.003      ; 1.438      ;
; 36.324 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.000      ; 0.745      ;
; 36.324 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.000      ; 0.745      ;
; 36.324 ; reset_ff  ; armreduced:arm_cpu|register_1bit:Z|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.000      ; 0.745      ;
; 36.324 ; reset_ff  ; armreduced:arm_cpu|register_1bit:C|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.000      ; 0.745      ;
+--------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                 ;
+-------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.593 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.593 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.593 ; reset_ff  ; armreduced:arm_cpu|register_1bit:Z|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 0.593 ; reset_ff  ; armreduced:arm_cpu|register_1bit:C|regout                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.745      ;
; 1.283 ; reset_ff  ; armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.438      ;
+-------+-----------+---------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[1] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[2] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[3] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[10]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[11]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[12]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[13]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[14]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[15]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[16]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[17]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[9]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[0]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[10] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[11] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[12] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[13] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[14] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[15] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[16] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[17] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[1]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[2]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[3]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[4]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[5]  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 4.042 ; 4.042 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 3.947 ; 3.947 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 3.783 ; 3.783 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 3.935 ; 3.935 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 4.042 ; 4.042 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 4.168 ; 4.168 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 1.421 ; 1.421 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 1.483 ; 1.483 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 1.423 ; 1.423 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 1.383 ; 1.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 1.565 ; 1.565 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 1.351 ; 1.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 1.345 ; 1.345 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 1.817 ; 1.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 1.705 ; 1.705 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 1.429 ; 1.429 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 1.309 ; 1.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 1.266 ; 1.266 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 1.492 ; 1.492 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 4.135 ; 4.135 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 4.037 ; 4.037 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 3.941 ; 3.941 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 3.998 ; 3.998 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 4.168 ; 4.168 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 4.915 ; 4.915 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -3.574 ; -3.574 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -3.827 ; -3.827 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -3.574 ; -3.574 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -3.808 ; -3.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -3.902 ; -3.902 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.125 ; -1.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -1.154 ; -1.154 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -1.346 ; -1.346 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -1.293 ; -1.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -1.125 ; -1.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -1.378 ; -1.378 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -1.221 ; -1.221 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -1.206 ; -1.206 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -1.626 ; -1.626 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -1.498 ; -1.498 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -1.295 ; -1.295 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -1.171 ; -1.171 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -1.128 ; -1.128 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -1.351 ; -1.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -4.007 ; -4.007 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -3.902 ; -3.902 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -3.802 ; -3.802 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -3.870 ; -3.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -4.041 ; -4.041 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -3.977 ; -3.977 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.304 ; 2.304 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.304 ; 2.304 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 2.288 ; 2.288 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.292 ; 2.292 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.181 ; 2.181 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.178 ; 2.178 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 2.173 ; 2.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 2.187 ; 2.187 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 2.164 ; 2.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 2.163 ; 2.163 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 2.164 ; 2.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.024 ; 2.024 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.050 ; 2.050 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.075 ; 2.075 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 2.060 ; 2.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 2.046 ; 2.046 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 2.069 ; 2.069 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 2.045 ; 2.045 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 2.057 ; 2.057 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 2.069 ; 2.069 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 2.055 ; 2.055 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 1.934 ; 1.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 1.986 ; 1.986 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 1.900 ; 1.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 2.946 ; 2.946 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 2.619 ; 2.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 2.657 ; 2.657 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 2.895 ; 2.895 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 2.640 ; 2.640 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.474 ; 2.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 2.946 ; 2.946 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 3.138 ; 3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 2.888 ; 2.888 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 2.565 ; 2.565 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 2.620 ; 2.620 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 2.509 ; 2.509 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.138 ; 3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 2.859 ; 2.859 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 2.816 ; 2.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 3.333 ; 3.333 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 2.767 ; 2.767 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 2.580 ; 2.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 2.465 ; 2.465 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 2.583 ; 2.583 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 2.752 ; 2.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 2.494 ; 2.494 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.333 ; 3.333 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 3.219 ; 3.219 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 2.287 ; 2.287 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 2.554 ; 2.554 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.592 ; 2.592 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 3.219 ; 3.219 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 2.854 ; 2.854 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.667 ; 2.667 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 3.234 ; 3.234 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 2.892 ; 2.892 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 2.878 ; 2.878 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.904 ; 2.904 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 3.118 ; 3.118 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 3.052 ; 3.052 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 2.691 ; 2.691 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 3.234 ; 3.234 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 3.619 ; 3.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 3.194 ; 3.194 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 3.228 ; 3.228 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 3.035 ; 3.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 3.619 ; 3.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.263 ; 3.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 3.268 ; 3.268 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 2.813 ; 2.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 3.079 ; 3.079 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.605 ; 2.605 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 3.244 ; 3.244 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.202 ; 3.202 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.238 ; 3.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.186 ; 3.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.105 ; 3.105 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 3.095 ; 3.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.220 ; 3.220 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 3.244 ; 3.244 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 3.102 ; 3.102 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.272 ; 2.272 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 2.671 ; 2.671 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 2.684 ; 2.684 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.676 ; 2.676 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.308 ; 2.308 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.594 ; 2.594 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.717 ; 2.717 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.700 ; 2.700 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.721 ; 2.721 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 2.799 ; 2.799 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.173 ; 2.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.304 ; 2.304 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 2.288 ; 2.288 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.292 ; 2.292 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.181 ; 2.181 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.178 ; 2.178 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 2.173 ; 2.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 2.187 ; 2.187 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 2.024 ; 2.024 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 2.163 ; 2.163 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 2.164 ; 2.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.024 ; 2.024 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.050 ; 2.050 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.075 ; 2.075 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 2.060 ; 2.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 2.046 ; 2.046 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 1.900 ; 1.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 2.045 ; 2.045 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 2.057 ; 2.057 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 2.069 ; 2.069 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 2.055 ; 2.055 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 1.934 ; 1.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 1.986 ; 1.986 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 1.900 ; 1.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 2.474 ; 2.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 2.619 ; 2.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 2.657 ; 2.657 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 2.895 ; 2.895 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 2.640 ; 2.640 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.474 ; 2.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 2.946 ; 2.946 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 2.509 ; 2.509 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 2.888 ; 2.888 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 2.565 ; 2.565 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 2.620 ; 2.620 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 2.509 ; 2.509 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.138 ; 3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 2.859 ; 2.859 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 2.816 ; 2.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 2.465 ; 2.465 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 2.767 ; 2.767 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 2.580 ; 2.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 2.465 ; 2.465 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 2.583 ; 2.583 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 2.752 ; 2.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 2.494 ; 2.494 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.333 ; 3.333 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 2.287 ; 2.287 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 2.287 ; 2.287 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 2.554 ; 2.554 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.592 ; 2.592 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 3.219 ; 3.219 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 2.854 ; 2.854 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.667 ; 2.667 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 2.691 ; 2.691 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 2.892 ; 2.892 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 2.878 ; 2.878 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.904 ; 2.904 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 3.118 ; 3.118 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 3.052 ; 3.052 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 2.691 ; 2.691 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 3.234 ; 3.234 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 2.605 ; 2.605 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 3.194 ; 3.194 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 3.228 ; 3.228 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 3.035 ; 3.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 3.619 ; 3.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.263 ; 3.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 3.268 ; 3.268 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 2.813 ; 2.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 3.079 ; 3.079 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.605 ; 2.605 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 2.272 ; 2.272 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.202 ; 3.202 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.238 ; 3.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.186 ; 3.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.105 ; 3.105 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 3.095 ; 3.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.220 ; 3.220 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 3.244 ; 3.244 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 3.102 ; 3.102 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.272 ; 2.272 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 2.671 ; 2.671 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 2.684 ; 2.684 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.676 ; 2.676 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.308 ; 2.308 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.594 ; 2.594 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.717 ; 2.717 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.700 ; 2.700 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.721 ; 2.721 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 2.799 ; 2.799 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 2.344  ; 0.215 ; 34.313   ; 0.593   ; 16.391              ;
;  CLOCK_27                         ; N/A    ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  pll0|altpll_component|pll|clk[0] ; 18.509 ; 0.215 ; 34.313   ; 0.593   ; 17.518              ;
;  pll0|altpll_component|pll|clk[1] ; 2.344  ; 2.318 ; N/A      ; N/A     ; 16.391              ;
; Design-wide TNS                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 6.821 ; 6.821 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 6.602 ; 6.602 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 6.329 ; 6.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 6.625 ; 6.625 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 6.821 ; 6.821 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 7.098 ; 7.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 2.575 ; 2.575 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 2.623 ; 2.623 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 2.537 ; 2.537 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 2.440 ; 2.440 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 2.324 ; 2.324 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 2.311 ; 2.311 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 3.208 ; 3.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 3.101 ; 3.101 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 2.496 ; 2.496 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 2.348 ; 2.348 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 2.195 ; 2.195 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 2.651 ; 2.651 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 6.993 ; 6.993 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 6.860 ; 6.860 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 6.706 ; 6.706 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 6.668 ; 6.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 7.098 ; 7.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 8.775 ; 8.775 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -3.574 ; -3.574 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -3.827 ; -3.827 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -3.574 ; -3.574 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -3.808 ; -3.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -3.902 ; -3.902 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.125 ; -1.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -1.154 ; -1.154 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -1.346 ; -1.346 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -1.293 ; -1.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -1.125 ; -1.125 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -1.378 ; -1.378 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -1.221 ; -1.221 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -1.206 ; -1.206 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -1.626 ; -1.626 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -1.498 ; -1.498 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -1.295 ; -1.295 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -1.171 ; -1.171 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -1.128 ; -1.128 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -1.351 ; -1.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -4.007 ; -4.007 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -3.902 ; -3.902 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -3.802 ; -3.802 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -3.870 ; -3.870 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -4.041 ; -4.041 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -3.977 ; -3.977 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.536 ; 4.536 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 4.532 ; 4.532 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.535 ; 4.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 4.536 ; 4.536 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.281 ; 4.281 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.279 ; 4.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.274 ; 4.274 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.299 ; 4.299 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 4.284 ; 4.284 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 4.283 ; 4.283 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 4.284 ; 4.284 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.099 ; 4.099 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 4.139 ; 4.139 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 4.169 ; 4.169 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 4.155 ; 4.155 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 4.120 ; 4.120 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 4.159 ; 4.159 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 4.116 ; 4.116 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 4.159 ; 4.159 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 4.156 ; 4.156 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 4.126 ; 4.126 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 3.863 ; 3.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 4.012 ; 4.012 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 3.822 ; 3.822 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 6.077 ; 6.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 5.523 ; 5.523 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 5.222 ; 5.222 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 5.312 ; 5.312 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 5.869 ; 5.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 5.264 ; 5.264 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 4.954 ; 4.954 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 6.077 ; 6.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 6.176 ; 6.176 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 5.669 ; 5.669 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.157 ; 5.157 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 5.317 ; 5.317 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 5.074 ; 5.074 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 6.176 ; 6.176 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 5.869 ; 5.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 5.805 ; 5.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 6.636 ; 6.636 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 5.715 ; 5.715 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 5.260 ; 5.260 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 4.965 ; 4.965 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 5.245 ; 5.245 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 5.698 ; 5.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 5.040 ; 5.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 6.636 ; 6.636 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 6.356 ; 6.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 4.571 ; 4.571 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 5.438 ; 5.438 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 5.202 ; 5.202 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 5.196 ; 5.196 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 6.356 ; 6.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 5.825 ; 5.825 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 5.396 ; 5.396 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 6.490 ; 6.490 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 5.909 ; 5.909 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 5.846 ; 5.846 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.951 ; 5.951 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 6.280 ; 6.280 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 6.066 ; 6.066 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 5.316 ; 5.316 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 6.490 ; 6.490 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 7.086 ; 7.086 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 6.492 ; 6.492 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 6.552 ; 6.552 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 6.049 ; 6.049 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 7.086 ; 7.086 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 6.593 ; 6.593 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 6.607 ; 6.607 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 5.544 ; 5.544 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 6.275 ; 6.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.218 ; 5.218 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 6.577 ; 6.577 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 6.450 ; 6.450 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 6.555 ; 6.555 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.493 ; 6.493 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 6.266 ; 6.266 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.218 ; 6.218 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 6.535 ; 6.535 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 6.577 ; 6.577 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 6.235 ; 6.235 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 4.467 ; 4.467 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 5.359 ; 5.359 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 5.389 ; 5.389 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.373 ; 5.373 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 4.496 ; 4.496 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.183 ; 5.183 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.423 ; 5.423 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 5.398 ; 5.398 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.392 ; 5.392 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.434 ; 5.434 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 5.525 ; 5.525 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.173 ; 2.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.304 ; 2.304 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 2.288 ; 2.288 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.292 ; 2.292 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.181 ; 2.181 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.178 ; 2.178 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 2.173 ; 2.173 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 2.187 ; 2.187 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 2.024 ; 2.024 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 2.163 ; 2.163 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 2.164 ; 2.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.024 ; 2.024 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.050 ; 2.050 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.075 ; 2.075 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 2.060 ; 2.060 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 2.046 ; 2.046 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 1.900 ; 1.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 2.045 ; 2.045 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 2.057 ; 2.057 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 2.069 ; 2.069 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 2.055 ; 2.055 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 1.934 ; 1.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 1.986 ; 1.986 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 1.900 ; 1.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 2.474 ; 2.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 2.619 ; 2.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 2.657 ; 2.657 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 2.895 ; 2.895 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 2.640 ; 2.640 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.474 ; 2.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 2.946 ; 2.946 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 2.509 ; 2.509 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 2.888 ; 2.888 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 2.565 ; 2.565 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 2.620 ; 2.620 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 2.509 ; 2.509 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.138 ; 3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 2.859 ; 2.859 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 2.816 ; 2.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 2.465 ; 2.465 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 2.767 ; 2.767 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 2.580 ; 2.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 2.465 ; 2.465 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 2.583 ; 2.583 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 2.752 ; 2.752 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 2.494 ; 2.494 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.333 ; 3.333 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 2.287 ; 2.287 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 2.287 ; 2.287 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 2.554 ; 2.554 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.592 ; 2.592 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 3.219 ; 3.219 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 2.854 ; 2.854 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.667 ; 2.667 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 2.691 ; 2.691 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 2.892 ; 2.892 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 2.878 ; 2.878 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.904 ; 2.904 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 3.118 ; 3.118 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 3.052 ; 3.052 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 2.691 ; 2.691 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 3.234 ; 3.234 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 2.605 ; 2.605 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 3.194 ; 3.194 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 3.228 ; 3.228 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 3.035 ; 3.035 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 3.619 ; 3.619 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.263 ; 3.263 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 3.268 ; 3.268 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 2.813 ; 2.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 3.079 ; 3.079 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.605 ; 2.605 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 2.272 ; 2.272 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.202 ; 3.202 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.238 ; 3.238 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.186 ; 3.186 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.105 ; 3.105 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 3.095 ; 3.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.220 ; 3.220 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 3.244 ; 3.244 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 3.102 ; 3.102 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.272 ; 2.272 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 2.671 ; 2.671 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 2.684 ; 2.684 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.676 ; 2.676 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.308 ; 2.308 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.594 ; 2.594 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.717 ; 2.717 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 2.703 ; 2.703 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.700 ; 2.700 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.721 ; 2.721 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 2.799 ; 2.799 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 1135339  ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 736      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 4736     ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 64       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 1135339  ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 736      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 4736     ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 64       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 5        ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 5        ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 322   ; 322  ;
; Unconstrained Output Ports      ; 84    ; 84   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 13 18:44:09 2011
Info: Command: quartus_sta ARM_System -c ARM_System
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'ARM_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27 CLOCK_27
    Info: create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[0]} {pll0|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[1]} {pll0|altpll_component|pll|clk[1]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 2.344
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.344         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    18.509         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 pll0|altpll_component|pll|clk[0] 
    Info:     2.645         0.000 pll0|altpll_component|pll|clk[1] 
Info: Worst-case recovery slack is 34.313
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    34.313         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 1.049
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.049         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case minimum pulse width slack is 16.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    16.391         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    17.518         0.000 pll0|altpll_component|pll|clk[0] 
    Info:    18.518         0.000 CLOCK_27 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 84 output pins without output pin load capacitance assignment
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Worst-case setup slack is 6.010
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.010         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    23.044         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 pll0|altpll_component|pll|clk[0] 
    Info:     2.318         0.000 pll0|altpll_component|pll|clk[1] 
Info: Worst-case recovery slack is 35.634
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    35.634         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 0.593
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.593         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case minimum pulse width slack is 16.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    16.391         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    17.518         0.000 pll0|altpll_component|pll|clk[0] 
    Info:    18.518         0.000 CLOCK_27 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 265 megabytes
    Info: Processing ended: Thu Oct 13 18:44:17 2011
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


