=====
SETUP
1.137
16.572
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.692
8.262
u_v9958/u_command/u_cache/n6_s0
8.262
8.297
u_v9958/u_command/u_cache/n7_s0
8.297
8.332
u_v9958/u_command/u_cache/n8_s0
8.332
8.367
u_v9958/u_command/u_cache/n9_s0
8.367
8.402
u_v9958/u_command/u_cache/n10_s0
8.402
8.438
u_v9958/u_command/u_cache/n11_s0
8.438
8.473
u_v9958/u_command/u_cache/n12_s0
8.473
8.508
u_v9958/u_command/u_cache/n13_s0
8.508
8.543
u_v9958/u_command/u_cache/n14_s0
8.543
8.578
u_v9958/u_command/u_cache/n15_s0
8.578
8.614
u_v9958/u_command/u_cache/n16_s0
8.614
8.649
u_v9958/u_command/u_cache/n17_s0
8.649
8.684
u_v9958/u_command/u_cache/n18_s0
8.684
8.719
u_v9958/u_command/u_cache/n6693_s9
10.167
10.722
u_v9958/u_command/u_cache/ff_cache0_address_15_s8
11.506
12.061
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.500
12.871
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11
13.682
14.231
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s8
14.232
14.749
u_v9958/u_command/u_cache/ff_cache1_data_mask_0_s6
15.479
16.028
u_v9958/u_command/u_cache/ff_cache1_data_mask_0_s0
16.572
=====
SETUP
1.226
16.483
17.709
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s0
6.103
6.335
u_v9958/u_command/u_cache/n5867_s13
7.437
7.992
u_v9958/u_command/u_cache/ff_cache2_address_16_s7
10.905
11.276
u_v9958/u_command/u_cache/n5850_s10
11.947
12.496
u_v9958/u_command/u_cache/n5851_s9
12.499
13.054
u_v9958/u_command/u_cache/n5851_s17
14.333
14.786
u_v9958/u_command/u_cache/n5859_s6
15.934
16.483
u_v9958/u_command/u_cache/ff_vram_address_8_s0
16.483
=====
SETUP
1.238
16.471
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n668_s2
13.808
14.179
u_v9958/u_command/n668_s1
14.183
14.554
u_v9958/u_command/n668_s0
15.199
15.748
u_v9958/u_command/ff_dy_8_s1
16.471
=====
SETUP
1.238
16.471
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n668_s2
13.808
14.179
u_v9958/u_command/n668_s1
14.183
14.554
u_v9958/u_command/n668_s0
15.199
15.748
u_v9958/u_command/ff_dy_9_s1
16.471
=====
SETUP
1.265
16.444
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n307_s3
13.811
14.381
u_v9958/u_command/n307_s2
14.387
14.942
u_v9958/u_command/n314_s0
15.895
16.444
u_v9958/u_command/ff_sx_1_s1
16.444
=====
SETUP
1.295
16.414
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n307_s3
13.811
14.381
u_v9958/u_command/n307_s2
14.387
14.942
u_v9958/u_command/n315_s0
16.043
16.414
u_v9958/u_command/ff_sx_0_s1
16.414
=====
SETUP
1.295
16.414
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n307_s3
13.811
14.381
u_v9958/u_command/n307_s2
14.387
14.942
u_v9958/u_command/n312_s0
16.043
16.414
u_v9958/u_command/ff_sx_3_s1
16.414
=====
SETUP
1.295
16.414
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n307_s3
13.811
14.381
u_v9958/u_command/n307_s2
14.387
14.942
u_v9958/u_command/n310_s0
16.043
16.414
u_v9958/u_command/ff_sx_5_s1
16.414
=====
SETUP
1.346
16.363
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n307_s3
13.811
14.381
u_v9958/u_command/n307_s2
14.387
14.942
u_v9958/u_command/n309_s0
15.901
16.363
u_v9958/u_command/ff_sx_6_s1
16.363
=====
SETUP
1.346
16.363
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n307_s3
13.811
14.381
u_v9958/u_command/n307_s2
14.387
14.942
u_v9958/u_command/n308_s0
15.901
16.363
u_v9958/u_command/ff_sx_7_s1
16.363
=====
SETUP
1.460
16.248
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.985
u_v9958/u_command/w_next_dx[1]_1_s
10.407
10.977
u_v9958/u_command/w_next_dx[2]_1_s
10.977
11.012
u_v9958/u_command/w_next_dx[3]_1_s
11.012
11.047
u_v9958/u_command/w_next_dx[4]_1_s
11.047
11.082
u_v9958/u_command/w_next_dx[5]_1_s
11.082
11.117
u_v9958/u_command/w_next_dx[6]_1_s
11.117
11.153
u_v9958/u_command/w_next_dx[7]_1_s
11.153
11.188
u_v9958/u_command/w_next_dx[8]_1_s
11.188
11.223
u_v9958/u_command/n307_s9
11.697
12.252
u_v9958/u_command/n1887_s19
12.877
13.426
u_v9958/u_command/n1887_s11
13.429
13.984
u_v9958/u_command/n1887_s6
14.672
15.043
u_v9958/u_command/n1887_s5
15.699
16.248
u_v9958/u_command/ff_state_3_s1
16.248
=====
SETUP
1.467
16.242
17.709
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s0
6.103
6.335
u_v9958/u_command/u_cache/n5867_s13
7.437
7.992
u_v9958/u_command/u_cache/ff_cache2_address_16_s7
10.905
11.276
u_v9958/u_command/u_cache/n5850_s10
11.947
12.496
u_v9958/u_command/u_cache/n5851_s9
12.499
13.054
u_v9958/u_command/u_cache/n5851_s17
14.333
14.786
u_v9958/u_command/u_cache/n5863_s6
15.672
16.242
u_v9958/u_command/u_cache/ff_vram_address_4_s0
16.242
=====
SETUP
1.467
16.242
17.709
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s0
6.103
6.335
u_v9958/u_command/u_cache/n5867_s13
7.437
7.992
u_v9958/u_command/u_cache/ff_cache2_address_16_s7
10.905
11.276
u_v9958/u_command/u_cache/n5850_s10
11.947
12.496
u_v9958/u_command/u_cache/n5851_s9
12.499
13.054
u_v9958/u_command/u_cache/n5851_s17
14.333
14.786
u_v9958/u_command/u_cache/n5861_s6
15.672
16.242
u_v9958/u_command/u_cache/ff_vram_address_6_s0
16.242
=====
SETUP
1.499
16.210
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n307_s3
13.811
14.381
u_v9958/u_command/n307_s2
14.387
14.942
u_v9958/u_command/n313_s0
15.640
16.210
u_v9958/u_command/ff_sx_2_s1
16.210
=====
SETUP
1.499
16.210
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n307_s3
13.811
14.381
u_v9958/u_command/n307_s2
14.387
14.942
u_v9958/u_command/n311_s0
15.640
16.210
u_v9958/u_command/ff_sx_4_s1
16.210
=====
SETUP
1.511
16.197
17.709
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s0
6.103
6.335
u_v9958/u_command/u_cache/n5867_s13
7.437
7.992
u_v9958/u_command/u_cache/ff_cache2_address_16_s7
10.905
11.276
u_v9958/u_command/u_cache/n5850_s10
11.947
12.496
u_v9958/u_command/u_cache/n5851_s9
12.499
13.054
u_v9958/u_command/u_cache/n5851_s17
14.333
14.786
u_v9958/u_command/u_cache/n5865_s6
15.735
16.197
u_v9958/u_command/u_cache/ff_vram_address_2_s0
16.197
=====
SETUP
1.514
16.194
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.632
u_v9958/u_command/n307_s3
13.811
14.381
u_v9958/u_command/n307_s2
14.387
14.942
u_v9958/u_command/n307_s0
15.624
16.194
u_v9958/u_command/ff_sx_8_s1
16.194
=====
SETUP
1.524
16.185
17.709
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s0
6.103
6.335
u_v9958/u_command/u_cache/n5867_s13
7.437
7.992
u_v9958/u_command/u_cache/ff_cache2_address_16_s7
10.905
11.276
u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s12
11.720
12.290
u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s10
12.292
12.745
u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s9
13.401
13.956
u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s7
14.992
15.319
u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s0
16.185
=====
SETUP
1.541
16.167
17.709
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s0
6.103
6.335
u_v9958/u_command/u_cache/n5867_s13
7.437
7.992
u_v9958/u_command/u_cache/ff_cache2_address_16_s7
10.905
11.276
u_v9958/u_command/u_cache/n5850_s10
11.947
12.496
u_v9958/u_command/u_cache/n5851_s9
12.499
13.054
u_v9958/u_command/u_cache/n5851_s17
14.333
14.786
u_v9958/u_command/u_cache/n5854_s6
15.597
16.167
u_v9958/u_command/u_cache/ff_vram_address_13_s0
16.167
=====
SETUP
1.582
16.126
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.692
8.262
u_v9958/u_command/u_cache/n6_s0
8.262
8.297
u_v9958/u_command/u_cache/n7_s0
8.297
8.332
u_v9958/u_command/u_cache/n8_s0
8.332
8.367
u_v9958/u_command/u_cache/n9_s0
8.367
8.402
u_v9958/u_command/u_cache/n10_s0
8.402
8.438
u_v9958/u_command/u_cache/n11_s0
8.438
8.473
u_v9958/u_command/u_cache/n12_s0
8.473
8.508
u_v9958/u_command/u_cache/n13_s0
8.508
8.543
u_v9958/u_command/u_cache/n14_s0
8.543
8.578
u_v9958/u_command/u_cache/n15_s0
8.578
8.614
u_v9958/u_command/u_cache/n16_s0
8.614
8.649
u_v9958/u_command/u_cache/n17_s0
8.649
8.684
u_v9958/u_command/u_cache/n18_s0
8.684
8.719
u_v9958/u_command/u_cache/n6693_s9
10.167
10.722
u_v9958/u_command/u_cache/ff_cache0_address_15_s8
11.506
12.061
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.500
12.871
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11
13.682
14.231
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s8
14.232
14.749
u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s6
15.479
15.941
u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s0
16.126
=====
SETUP
1.623
16.086
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
7.171
7.624
u_v9958/u_command/w_next_0_s4
8.968
9.339
u_v9958/u_command/w_next_1_s3
9.532
9.994
u_v9958/u_command/w_next_sx[1]_1_s
10.169
10.739
u_v9958/u_command/w_next_sx[2]_1_s
10.739
10.774
u_v9958/u_command/w_next_sx[3]_1_s
10.774
10.809
u_v9958/u_command/w_next_sx[4]_1_s
10.809
10.844
u_v9958/u_command/w_next_sx[5]_1_s
10.844
10.880
u_v9958/u_command/w_next_sx[6]_1_s
10.880
10.915
u_v9958/u_command/w_next_sx[7]_1_s
10.915
10.950
u_v9958/u_command/w_next_sx[8]_1_s
10.950
10.985
u_v9958/u_command/w_next_sx[9]_1_s
10.985
11.455
u_v9958/u_command/n307_s7
11.978
12.431
u_v9958/u_command/n307_s5
13.083
13.600
u_v9958/u_command/n1020_s3
14.278
14.848
u_v9958/u_command/n1020_s1
14.849
15.302
u_v9958/u_command/n1020_s0
15.715
16.086
u_v9958/u_command/ff_nx_1_s1
16.086
=====
SETUP
1.691
16.018
17.709
u_v9958/u_command/ff_cache_vram_address_3_s0
6.103
6.335
u_v9958/u_command/u_cache/n5_s0
7.692
8.262
u_v9958/u_command/u_cache/n6_s0
8.262
8.297
u_v9958/u_command/u_cache/n7_s0
8.297
8.332
u_v9958/u_command/u_cache/n8_s0
8.332
8.367
u_v9958/u_command/u_cache/n9_s0
8.367
8.402
u_v9958/u_command/u_cache/n10_s0
8.402
8.438
u_v9958/u_command/u_cache/n11_s0
8.438
8.473
u_v9958/u_command/u_cache/n12_s0
8.473
8.508
u_v9958/u_command/u_cache/n13_s0
8.508
8.543
u_v9958/u_command/u_cache/n14_s0
8.543
8.578
u_v9958/u_command/u_cache/n15_s0
8.578
8.614
u_v9958/u_command/u_cache/n16_s0
8.614
8.649
u_v9958/u_command/u_cache/n17_s0
8.649
8.684
u_v9958/u_command/u_cache/n18_s0
8.684
8.719
u_v9958/u_command/u_cache/n6693_s9
10.167
10.722
u_v9958/u_command/u_cache/ff_cache0_address_15_s8
11.506
12.061
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.500
12.871
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11
13.682
14.231
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s8
14.232
14.749
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s7
15.547
15.874
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0
16.018
=====
SETUP
1.723
15.986
17.709
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s0
6.103
6.335
u_v9958/u_command/u_cache/n5867_s13
7.437
7.992
u_v9958/u_command/u_cache/ff_cache2_address_16_s7
10.905
11.276
u_v9958/u_command/u_cache/n5850_s10
11.947
12.496
u_v9958/u_command/u_cache/n5851_s9
12.499
13.054
u_v9958/u_command/u_cache/n5851_s17
14.333
14.786
u_v9958/u_command/u_cache/n5864_s6
15.416
15.986
u_v9958/u_command/u_cache/ff_vram_address_3_s0
15.986
=====
SETUP
1.740
15.968
17.709
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s0
6.103
6.335
u_v9958/u_command/u_cache/n5867_s13
7.437
7.992
u_v9958/u_command/u_cache/ff_cache2_address_16_s7
10.905
11.276
u_v9958/u_command/u_cache/n5850_s10
11.947
12.496
u_v9958/u_command/u_cache/n5851_s9
12.499
13.054
u_v9958/u_command/u_cache/n5851_s17
14.333
14.786
u_v9958/u_command/u_cache/n5851_s6
15.597
15.968
u_v9958/u_command/u_cache/ff_vram_address_16_s0
15.968
=====
SETUP
1.773
15.935
17.709
u_v9958/u_command/u_cache/ff_cache2_data_mask_1_s0
6.103
6.335
u_v9958/u_command/u_cache/n5867_s13
7.437
7.992
u_v9958/u_command/u_cache/ff_cache2_address_16_s7
10.905
11.276
u_v9958/u_command/u_cache/n5850_s10
11.947
12.496
u_v9958/u_command/u_cache/n5851_s9
12.499
13.054
u_v9958/u_command/u_cache/n5851_s17
14.333
14.786
u_v9958/u_command/u_cache/n5855_s6
15.564
15.935
u_v9958/u_command/u_cache/ff_vram_address_12_s0
15.935
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_tap0_r_1_s0
5.343
5.544
u_v9958/u_video_out/ff_tap1_r_0_s4
5.669
=====
HOLD
0.327
5.681
5.354
u_v9958/u_color_palette/ff_rgb_load_s0
5.343
5.545
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.681
=====
HOLD
0.327
5.681
5.354
u_v9958/u_color_palette/ff_rgb_load_s0
5.343
5.545
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.681
=====
HOLD
0.327
5.681
5.354
u_v9958/u_color_palette/ff_rgb_load_s0
5.343
5.545
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.681
=====
HOLD
0.328
5.682
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.682
=====
HOLD
0.328
5.682
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.682
=====
HOLD
0.328
5.682
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.682
=====
HOLD
0.338
5.692
5.353
u_v9958/u_video_out/ff_tap1_b_0_s2
5.343
5.544
u_v9958/u_video_out/ff_tap1_r_0_s6
5.692
=====
HOLD
0.350
5.942
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.942
=====
HOLD
0.358
5.819
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.368
5.960
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.960
=====
HOLD
0.368
5.960
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.960
=====
HOLD
0.368
5.960
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.960
=====
HOLD
0.368
5.960
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.960
=====
HOLD
0.368
5.960
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.960
=====
HOLD
0.368
5.960
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.960
=====
HOLD
0.376
5.968
5.592
u_v9958/u_color_palette/ff_vdp_g_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.968
=====
HOLD
0.376
5.968
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.968
=====
HOLD
0.378
5.971
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_21_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.971
=====
HOLD
0.425
5.780
5.354
u_debugger/ff_counter_9_s1
5.343
5.545
u_debugger/n58_s1
5.548
5.780
u_debugger/ff_counter_9_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_debugger/ff_counter_19_s1
5.343
5.545
u_debugger/n48_s1
5.548
5.780
u_debugger/ff_counter_19_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_led/ff_count_10_s1
5.343
5.545
u_led/n128_s2
5.548
5.780
u_led/ff_count_10_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_led/ff_count_9_s1
5.343
5.545
u_led/n114_s80
5.548
5.780
u_led/ff_count_9_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_sdram/ff_main_timer_1_s5
5.343
5.545
u_sdram/n354_s3
5.548
5.780
u_sdram/ff_main_timer_1_s5
5.780
