#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Apr  5 14:01:30 2024
# Process ID: 45628
# Current directory: /home/stud2021/1kolanko/JOS
# Command line: vivado
# Log file: /home/stud2021/1kolanko/JOS/vivado.log
# Journal file: /home/stud2021/1kolanko/JOS/vivado.jou
# Running On: stud209-4, OS: Linux, CPU Frequency: 1892.520 MHz, CPU Physical cores: 6, Host memory: 16552 MB
#-----------------------------------------------------------
start_gui
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/stud2021/1kolanko/JOS/lab3/ftdi/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_project
create_project uart /home/stud2021/1kolanko/JOS/lab3/uart -part xc7z020clg484-1
set_property board_part avnet.com:zedboard:part0:1.4 [current_project]
file mkdir /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new
close [ open /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv w ]
add_files /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv
update_compile_order -fileset sources_1
create_ip -name axi_uartlite -vendor xilinx.com -library ip -version 2.0 -module_name axi_uartlite_0
set_property CONFIG.C_BAUDRATE {230400} [get_ips axi_uartlite_0]
generate_target {instantiation_template} [get_files /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci]
catch { config_ip_cache -export [get_ips -all axi_uartlite_0] }
export_ip_user_files -of_objects [get_files /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/ip/axi_uartlite_0/axi_uartlite_0.xci] -directory /home/stud2021/1kolanko/JOS/lab3/uart/uart.ip_user_files/sim_scripts -ip_user_files_dir /home/stud2021/1kolanko/JOS/lab3/uart/uart.ip_user_files -ipstatic_source_dir /home/stud2021/1kolanko/JOS/lab3/uart/uart.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/stud2021/1kolanko/JOS/lab3/uart/uart.cache/compile_simlib/modelsim} {questa=/home/stud2021/1kolanko/JOS/lab3/uart/uart.cache/compile_simlib/questa} {xcelium=/home/stud2021/1kolanko/JOS/lab3/uart/uart.cache/compile_simlib/xcelium} {vcs=/home/stud2021/1kolanko/JOS/lab3/uart/uart.cache/compile_simlib/vcs} {riviera=/home/stud2021/1kolanko/JOS/lab3/uart/uart.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/axi_master.sv w ]
add_files /home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/axi_master.sv
update_compile_order -fileset sources_1
