#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 18 14:11:26 2022
# Process ID: 16600
# Current directory: C:/Users/yigit/Desktop/distance
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7020 C:\Users\yigit\Desktop\distance\project_3.xpr
# Log file: C:/Users/yigit/Desktop/distance/vivado.log
# Journal file: C:/Users/yigit/Desktop/distance\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yigit/Desktop/distance/project_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yigit/Desktop/project_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 698.559 ; gain = 87.582
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: sistema_maxsonar
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 807.605 ; gain = 20.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_maxsonar' [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/sistema_maxsonar.vhd:34]
INFO: [Synth 8-3491] module 'control_maxsonar' declared at 'C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/control_maxsonar.vhd:34' bound to instance 'Inst_control_maxsonar' of component 'control_maxsonar' [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/sistema_maxsonar.vhd:90]
INFO: [Synth 8-638] synthesizing module 'control_maxsonar' [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/control_maxsonar.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'control_maxsonar' (1#1) [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/control_maxsonar.vhd:44]
INFO: [Synth 8-3491] module 'bin2bcd' declared at 'C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/bin2bcd.vhd:8' bound to instance 'Inst_bin2bcd' of component 'bin2bcd' [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/sistema_maxsonar.vhd:100]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/bin2bcd.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (2#1) [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/bin2bcd.vhd:18]
INFO: [Synth 8-3491] module 'visu7seg' declared at 'C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/visu7seg.vhd:13' bound to instance 'Inst_visu7seg' of component 'visu7seg' [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/sistema_maxsonar.vhd:110]
INFO: [Synth 8-638] synthesizing module 'visu7seg' [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/visu7seg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'visu7seg' (3#1) [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/visu7seg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'sistema_maxsonar' (4#1) [C:/Users/yigit/Desktop/distance/project_3.srcs/sources_1/new/sistema_maxsonar.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 850.797 ; gain = 63.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 850.797 ; gain = 63.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 850.797 ; gain = 63.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yigit/Desktop/distance/project_3.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/yigit/Desktop/distance/project_3.srcs/constrs_1/new/pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1192.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 1221.660 ; gain = 434.395
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 1221.660 ; gain = 434.395
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 18 14:13:06 2022...
