

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_S_k_0_k1_l_j2'
================================================================
* Date:           Sat Sep  2 22:24:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      781|      781|  7.810 us|  7.810 us|  781|  781|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k1_l_j2  |      779|      779|        13|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 16 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 17 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten14"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i10 %indvar_flatten14" [kernel.cpp:75]   --->   Operation 24 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln75 = icmp_eq  i10 %indvar_flatten14_load, i10 768" [kernel.cpp:75]   --->   Operation 25 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln75_2 = add i10 %indvar_flatten14_load, i10 1" [kernel.cpp:75]   --->   Operation 26 'add' 'add_ln75_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc46.i, void %for.inc59.i.preheader.exitStub" [kernel.cpp:75]   --->   Operation 27 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j2_load = load i4 %j2" [kernel.cpp:76]   --->   Operation 28 'load' 'j2_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k1_load = load i7 %k1" [kernel.cpp:75]   --->   Operation 29 'load' 'k1_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln75 = add i7 %k1_load, i7 1" [kernel.cpp:75]   --->   Operation 30 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln76 = icmp_eq  i4 %j2_load, i4 12" [kernel.cpp:76]   --->   Operation 31 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i4 0, i4 %j2_load" [kernel.cpp:75]   --->   Operation 32 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i7 %add_ln75, i7 %k1_load" [kernel.cpp:75]   --->   Operation 33 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln76 = add i4 %select_ln75, i4 1" [kernel.cpp:76]   --->   Operation 34 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln76 = store i10 %add_ln75_2, i10 %indvar_flatten14" [kernel.cpp:76]   --->   Operation 35 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln76 = store i7 %select_ln75_1, i7 %k1" [kernel.cpp:76]   --->   Operation 36 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln76 = store i4 %add_ln76, i4 %j2" [kernel.cpp:76]   --->   Operation 37 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %select_ln75_1" [kernel.cpp:75]   --->   Operation 38 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln75_1 = add i10 %tmp, i10 %zext_ln75" [kernel.cpp:75]   --->   Operation 39 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%add_ln75_1_cast = zext i10 %add_ln75_1" [kernel.cpp:75]   --->   Operation 40 'zext' 'add_ln75_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%Q_h_addr = getelementptr i32 %Q_h, i64 0, i64 %add_ln75_1_cast" [kernel.cpp:75]   --->   Operation 41 'getelementptr' 'Q_h_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%Q_h_load = load i10 %Q_h_addr" [kernel.cpp:75]   --->   Operation 42 'load' 'Q_h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln75, i6 0" [kernel.cpp:79]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln79 = add i10 %tmp_s, i10 %zext_ln75" [kernel.cpp:79]   --->   Operation 44 'add' 'add_ln79' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i10 %add_ln79" [kernel.cpp:79]   --->   Operation 45 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%K_h_addr = getelementptr i32 %K_h, i64 0, i64 %zext_ln79" [kernel.cpp:79]   --->   Operation 46 'getelementptr' 'K_h_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%v33 = load i10 %K_h_addr" [kernel.cpp:79]   --->   Operation 47 'load' 'v33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%Q_h_load = load i10 %Q_h_addr" [kernel.cpp:75]   --->   Operation 48 'load' 'Q_h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%v33 = load i10 %K_h_addr" [kernel.cpp:79]   --->   Operation 49 'load' 'v33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 50 [4/4] (5.70ns)   --->   "%v34 = fmul i32 %Q_h_load, i32 %v33" [kernel.cpp:80]   --->   Operation 50 'fmul' 'v34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 51 [3/4] (5.70ns)   --->   "%v34 = fmul i32 %Q_h_load, i32 %v33" [kernel.cpp:80]   --->   Operation 51 'fmul' 'v34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i4 %select_ln75" [kernel.cpp:76]   --->   Operation 52 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [2/4] (5.70ns)   --->   "%v34 = fmul i32 %Q_h_load, i32 %v33" [kernel.cpp:80]   --->   Operation 53 'fmul' 'v34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%v28_addr = getelementptr i32 %v28, i64 0, i64 %zext_ln76" [kernel.cpp:81]   --->   Operation 54 'getelementptr' 'v28_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (2.32ns)   --->   "%v35 = load i4 %v28_addr" [kernel.cpp:81]   --->   Operation 55 'load' 'v35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 56 [1/4] (5.70ns)   --->   "%v34 = fmul i32 %Q_h_load, i32 %v33" [kernel.cpp:80]   --->   Operation 56 'fmul' 'v34' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/2] (2.32ns)   --->   "%v35 = load i4 %v28_addr" [kernel.cpp:81]   --->   Operation 57 'load' 'v35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 58 [5/5] (7.25ns)   --->   "%v36 = fadd i32 %v35, i32 %v34" [kernel.cpp:82]   --->   Operation 58 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 59 [4/5] (7.25ns)   --->   "%v36 = fadd i32 %v35, i32 %v34" [kernel.cpp:82]   --->   Operation 59 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 60 [3/5] (7.25ns)   --->   "%v36 = fadd i32 %v35, i32 %v34" [kernel.cpp:82]   --->   Operation 60 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 61 [2/5] (7.25ns)   --->   "%v36 = fadd i32 %v35, i32 %v34" [kernel.cpp:82]   --->   Operation 61 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 62 [1/5] (7.25ns)   --->   "%v36 = fadd i32 %v35, i32 %v34" [kernel.cpp:82]   --->   Operation 62 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k1_l_j2_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%empty_370 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 64 'speclooptripcount' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:77]   --->   Operation 65 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [kernel.cpp:76]   --->   Operation 66 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln83 = store i32 %v36, i4 %v28_addr" [kernel.cpp:83]   --->   Operation 67 'store' 'store_ln83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc43.i" [kernel.cpp:76]   --->   Operation 68 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Q_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ K_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j2                    (alloca           ) [ 01000000000000]
k1                    (alloca           ) [ 01000000000000]
indvar_flatten14      (alloca           ) [ 01000000000000]
tmp                   (read             ) [ 01100000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
indvar_flatten14_load (load             ) [ 00000000000000]
icmp_ln75             (icmp             ) [ 01111111111110]
add_ln75_2            (add              ) [ 00000000000000]
br_ln75               (br               ) [ 00000000000000]
j2_load               (load             ) [ 00000000000000]
k1_load               (load             ) [ 00000000000000]
add_ln75              (add              ) [ 00000000000000]
icmp_ln76             (icmp             ) [ 00000000000000]
select_ln75           (select           ) [ 01111110000000]
select_ln75_1         (select           ) [ 01100000000000]
add_ln76              (add              ) [ 00000000000000]
store_ln76            (store            ) [ 00000000000000]
store_ln76            (store            ) [ 00000000000000]
store_ln76            (store            ) [ 00000000000000]
zext_ln75             (zext             ) [ 00000000000000]
add_ln75_1            (add              ) [ 00000000000000]
add_ln75_1_cast       (zext             ) [ 00000000000000]
Q_h_addr              (getelementptr    ) [ 01010000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000]
add_ln79              (add              ) [ 00000000000000]
zext_ln79             (zext             ) [ 00000000000000]
K_h_addr              (getelementptr    ) [ 01010000000000]
Q_h_load              (load             ) [ 01001111000000]
v33                   (load             ) [ 01001111000000]
zext_ln76             (zext             ) [ 00000000000000]
v28_addr              (getelementptr    ) [ 01000001111111]
v34                   (fmul             ) [ 01000000111110]
v35                   (load             ) [ 01000000111110]
v36                   (fadd             ) [ 01000000000001]
specloopname_ln0      (specloopname     ) [ 00000000000000]
empty_370             (speclooptripcount) [ 00000000000000]
specpipeline_ln77     (specpipeline     ) [ 00000000000000]
specloopname_ln76     (specloopname     ) [ 00000000000000]
store_ln83            (store            ) [ 00000000000000]
br_ln76               (br               ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Q_h">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_h"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="K_h">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_h"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v28">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v28"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_0_k1_l_j2_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="k1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten14_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="10" slack="0"/>
<pin id="65" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="Q_h_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="10" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_h_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_h_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="K_h_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="10" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_h_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v33/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v28_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v28_addr/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="7"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="109" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v35/6 store_ln83/13 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v36/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v34/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="10" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten14_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln75_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="9" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln75_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_2/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="j2_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="k1_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln75_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln76_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="3" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln75_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln75_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln76_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln76_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="10" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln76_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln76_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln75_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="1"/>
<pin id="206" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln75_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="1"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln75_1_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln75_1_cast/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="1"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln79_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln79_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln76_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="5"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/6 "/>
</bind>
</comp>

<comp id="239" class="1005" name="j2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="k1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="indvar_flatten14_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="1"/>
<pin id="262" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln75_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="11"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="269" class="1005" name="select_ln75_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75 "/>
</bind>
</comp>

<comp id="275" class="1005" name="select_ln75_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="1"/>
<pin id="277" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="Q_h_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="1"/>
<pin id="282" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_h_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="K_h_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="1"/>
<pin id="287" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="K_h_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="Q_h_load_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Q_h_load "/>
</bind>
</comp>

<comp id="295" class="1005" name="v33_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v33 "/>
</bind>
</comp>

<comp id="300" class="1005" name="v28_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v28_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="v34_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v34 "/>
</bind>
</comp>

<comp id="311" class="1005" name="v35_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v35 "/>
</bind>
</comp>

<comp id="316" class="1005" name="v36_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="94" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="134" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="149" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="149" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="161" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="155" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="152" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="167" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="143" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="175" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="183" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="204" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="242"><net_src comp="50" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="249"><net_src comp="54" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="256"><net_src comp="58" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="263"><net_src comp="62" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="268"><net_src comp="137" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="167" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="278"><net_src comp="175" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="283"><net_src comp="68" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="288"><net_src comp="81" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="293"><net_src comp="75" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="298"><net_src comp="88" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="303"><net_src comp="94" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="309"><net_src comp="115" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="314"><net_src comp="101" pin="7"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="319"><net_src comp="111" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v28 | {13 }
 - Input state : 
	Port: Self_attention_Pipeline_l_S_k_0_k1_l_j2 : empty | {1 }
	Port: Self_attention_Pipeline_l_S_k_0_k1_l_j2 : Q_h | {2 3 }
	Port: Self_attention_Pipeline_l_S_k_0_k1_l_j2 : K_h | {2 3 }
	Port: Self_attention_Pipeline_l_S_k_0_k1_l_j2 : v28 | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten14_load : 1
		icmp_ln75 : 2
		add_ln75_2 : 2
		br_ln75 : 3
		j2_load : 1
		k1_load : 1
		add_ln75 : 2
		icmp_ln76 : 2
		select_ln75 : 3
		select_ln75_1 : 3
		add_ln76 : 4
		store_ln76 : 3
		store_ln76 : 4
		store_ln76 : 5
	State 2
		add_ln75_1 : 1
		add_ln75_1_cast : 2
		Q_h_addr : 3
		Q_h_load : 4
		add_ln79 : 1
		zext_ln79 : 2
		K_h_addr : 3
		v33 : 4
	State 3
	State 4
	State 5
	State 6
		v28_addr : 1
		v35 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_111       |    2    |   205   |   390   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_115       |    3    |   143   |   321   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln75_2_fu_143   |    0    |    0    |    13   |
|          |     add_ln75_fu_155    |    0    |    0    |    14   |
|    add   |     add_ln76_fu_183    |    0    |    0    |    13   |
|          |    add_ln75_1_fu_207   |    0    |    0    |    13   |
|          |     add_ln79_fu_224    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln75_fu_137    |    0    |    0    |    11   |
|          |    icmp_ln76_fu_161    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln75_fu_167   |    0    |    0    |    4    |
|          |  select_ln75_1_fu_175  |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|   read   |     tmp_read_fu_62     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln75_fu_204    |    0    |    0    |    0    |
|   zext   | add_ln75_1_cast_fu_212 |    0    |    0    |    0    |
|          |    zext_ln79_fu_230    |    0    |    0    |    0    |
|          |    zext_ln76_fu_235    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_s_fu_217      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   348   |   808   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    K_h_addr_reg_285    |   10   |
|    Q_h_addr_reg_280    |   10   |
|    Q_h_load_reg_290    |   32   |
|    icmp_ln75_reg_265   |    1   |
|indvar_flatten14_reg_253|   10   |
|       j2_reg_239       |    4   |
|       k1_reg_246       |    7   |
|  select_ln75_1_reg_275 |    7   |
|   select_ln75_reg_269  |    4   |
|       tmp_reg_260      |   10   |
|    v28_addr_reg_300    |    4   |
|       v33_reg_295      |   32   |
|       v34_reg_306      |   32   |
|       v35_reg_311      |   32   |
|       v36_reg_316      |   32   |
+------------------------+--------+
|          Total         |   227  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   808  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   227  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   575  |   835  |
+-----------+--------+--------+--------+--------+
