// Seed: 2913155193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17[-1'b0&&-1!=1 : 1],
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output logic [7:0] id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output logic [7:0] id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_28;
  assign id_9[-1] = id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd78,
    parameter id_4  = 32'd60
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7[1 : id_4],
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14#(.id_15("")) [1'b0 : id_11]
);
  inout logic [7:0] id_14;
  output wire id_13;
  output wire id_12;
  inout wire _id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_13,
      id_5,
      id_6,
      id_5,
      id_5,
      id_9,
      id_3,
      id_12,
      id_7,
      id_8,
      id_10,
      id_12,
      id_3,
      id_5,
      id_8,
      id_3,
      id_7,
      id_8,
      id_5,
      id_3,
      id_5,
      id_10,
      id_3,
      id_1,
      id_3,
      id_3,
      id_12
  );
  input wire id_9;
  output wire id_8;
  output logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  output wire _id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
