//  Catapult Ultra Synthesis 10.4/828904 (Production Release) Thu Jul 25 13:12:11 PDT 2019
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2019, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux mdk@mdk-FX504 5.0.0-32-generic x86_64 aol
//  
//  Package information: SIFLIBS v23.4_0.0, HLS_PKGS v23.4_0.0, 
//                       SIF_TOOLKITS v23.4_0.0, SIF_XILINX v23.4_0.0, 
//                       SIF_ALTERA v23.4_0.0, CCS_LIBS v23.4_0.0, 
//                       CDS_PPRO v10.3a_3, CDS_DesigChecker v10.4, 
//                       CDS_OASYS v19.1_2.4, CDS_PSR v19.1_1.7, 
//                       DesignPad v2.78_1.0
//  
//  Start time Mon Oct 28 12:28:09 2019
# -------------------------------------------------
# Logging session transcript to file "/tmp/log21894c2a504d.0"
# Warning: set_working_dir: Directory '/usr/local/bin/Mentor_Graphics/Catapult_Synthesis_10.4-828904/Mgc_home/bin' not writable, using /tmp
project load /home/mdk/Spector-HLS/histogram/catapult/histogram_hls.ccs
# Moving session transcript to file "/home/mdk/Spector-HLS/histogram/catapult/catapult.log"
# Warning: XML Reader failed to push into tag: CLEANLEAF (BASIC-31)
# Warning: No Encrypted Liberty technology libraries have been specified (LIB-192)
# Warning: No Liberty technology libraries have been specified (LIB-192)
# Warning: No LEF technology libraries have been specified (LIB-192)
# Warning: No Process Technology File (PTF) technology libraries have been specified (LIB-192)
# Warning: No Synopsys DB technology libraries have been specified (LIB-192)
go libraries
directive set /histogram_main -MAP_TO_MODULE {[CCORE]}
# CU_DESIGN sid5 ADD {} {VERSION v2 SID sid5 BRANCH_SID sid4 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/142 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/Xilinx_RAMS/171 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_ROMS/200 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/230 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_FIFO/201} HCONFIG {ac_private::iv<1>::iv ac_private::iv<1>::iv#1 ac_private::iv<1>::to_int64 ac_private::iv<1>::to_uint64 ac_private::iv<1>::increment ac_private::iv<1>::set_slc<1> {ac_private::iv<1>::add<2, 1>} ac_private::iv<1>::less_than<1> {ac_private::iv<1>::add<1, 2>} {ac_private::iv<1>::add<1, 1>} ac_private::iv<2>::iv ac_private::iv<2>::iv#1 ac_private::iv<2>::to_int64 ac_private::iv<2>::to_uint64 ac_private::iv<2>::set_slc<1> ac_private::iv<2>::set_slc<2> ac_private::iv<3>::iv ac_private::mgc_floor ac_private::ac_assert ac_private::ldexpr32<0> ac_private::ldexpr32<1> ac_private::ldexpr32<-1> ac_private::ldexpr32<2> ac_private::ldexpr32<-2> ac_private::iv_copy<1> ac_private::iv_copy<2> ac_private::iv_equal_zero<0> ac_private::iv_equal_zero<1> ac_private::iv_equal_zero<2> ac_private::iv_equal_ones<0> ac_private::iv_equal_ones<1> ac_private::iv_equal_ones<2> {ac_private::iv_equal<1, 1>} {ac_private::iv_equal_ones_from<0, 1>} {ac_private::iv_equal_ones_from<0, 2>} {ac_private::iv_equal_zeros_from<0, 1>} {ac_private::iv_equal_zeros_from<0, 2>} {ac_private::iv_equal_ones_to<0, 1>} {ac_private::iv_equal_ones_to<0, 2>} {ac_private::iv_equal_zeros_to<0, 1>} {ac_private::iv_equal_zeros_to<0, 2>} {ac_private::iv_compare<1, 1, true>} {ac_private::iv_compare<1, 1, false>} ac_private::iv_extend<-2> ac_private::iv_extend<-1> ac_private::iv_extend<0> ac_private::iv_extend<1> ac_private::iv_extend<2> ac_private::iv_assign_int64<1> ac_private::iv_assign_int64<2> ac_private::iv_assign_uint64<1> ac_private::iv_assign_uint64<2> ac_private::mult_u_u ac_private::mult_u_s ac_private::mult_s_u ac_private::mult_s_s ac_private::accumulate ac_private::accumulate#1 {ac_private::iv_mult<1, 1, 1>} {ac_private::iv_mult<1, 1, 2>} ac_private::iv_uadd_carry<0> ac_private::iv_uadd_carry<1> ac_private::iv_add_int_carry<0> ac_private::iv_add_int_carry<1> ac_private::iv_uadd_n<0> ac_private::iv_uadd_n<1> ac_private::iv_uadd_n<2> {ac_private::iv_add<1, 1, 1>} {ac_private::iv_add<1, 1, 2>} ac_private::iv_sub_int_borrow<0> ac_private::iv_sub_int_borrow<1> ac_private::iv_sub_int_borrow<0>#1 ac_private::iv_sub_int_borrow<1>#1 ac_private::iv_usub_n<1> ac_private::iv_usub_n<2> {ac_private::iv_sub<1, 1, 1>} {ac_private::iv_sub<1, 1, 2>} ac_private::iv_all_bits_same<0> ac_private::iv_all_bits_same<1> ac_private::iv_bitwise_complement_n<1> ac_private::iv_bitwise_complement_n<2> ac_private::iv_bitwise_and_n<1> ac_private::iv_bitwise_and_n<2> ac_private::iv_bitwise_or_n<1> ac_private::iv_bitwise_or_n<2> ac_private::iv_bitwise_xor_n<1> ac_private::iv_bitwise_xor_n<2> {ac_private::iv_shift_l2<1, 1, false>} {ac_private::iv_shift_l2<1, 1, true>} {ac_private::iv_shift_r2<1, 1, false>} {ac_private::iv_shift_r2<1, 1, true>} {ac_private::iv_const_shift_l<1, 1, 0>} {ac_private::iv_const_shift_l<2, 1, 0>} {ac_private::iv_const_shift_r<1, 1, 0>} {ac_private::iv_const_shift_r<2, 1, 0>} ac_private::to_str<AC_DEC> ac_private::to_string ac_private::to_str<AC_HEX> ac_private::to_str<AC_OCT> ac_private::to_str<AC_BIN> ac_private::iv_leading_bits<1> ac_private::c_type_name<bool> ac_private::c_type_name<char> {ac_private::c_type_name<signed char>} {ac_private::c_type_name<unsigned char>} {ac_private::c_type_name<signed short>} {ac_private::c_type_name<unsigned short>} ac_private::c_type_name<int> {ac_private::c_type_name<unsigned int>} {ac_private::c_type_name<signed long>} {ac_private::c_type_name<unsigned long>} {ac_private::c_type_name<signed long long>} {ac_private::c_type_name<unsigned long long>} ac_private::c_type_name<float> ac_private::c_type_name<double> {ac_private::iv_add<1, 2, 1>} value<AC_VAL_0> value<AC_VAL_DC> value<AC_VAL_QUANTUM> value<AC_VAL_MAX> value<AC_VAL_MIN> value<AC_VAL_0>#1 value<AC_VAL_DC>#1 value<AC_VAL_QUANTUM>#1 value<AC_VAL_MAX>#1 value<AC_VAL_MIN>#1 value<AC_VAL_0>#2 value<AC_VAL_DC>#2 value<AC_VAL_QUANTUM>#2 value<AC_VAL_MAX>#2 value<AC_VAL_MIN>#2 value<AC_VAL_0>#3 value<AC_VAL_DC>#3 value<AC_VAL_QUANTUM>#3 value<AC_VAL_MAX>#3 value<AC_VAL_MIN>#3 value<AC_VAL_0>#4 value<AC_VAL_DC>#4 value<AC_VAL_QUANTUM>#4 value<AC_VAL_MAX>#4 value<AC_VAL_MIN>#4 value<AC_VAL_0>#5 value<AC_VAL_DC>#5 value<AC_VAL_QUANTUM>#5 value<AC_VAL_MAX>#5 value<AC_VAL_MIN>#5 value<AC_VAL_0>#6 value<AC_VAL_DC>#6 value<AC_VAL_QUANTUM>#6 value<AC_VAL_MAX>#6 value<AC_VAL_MIN>#6 value<AC_VAL_0>#7 value<AC_VAL_DC>#7 value<AC_VAL_QUANTUM>#7 value<AC_VAL_MAX>#7 value<AC_VAL_MIN>#7 value<AC_VAL_0>#8 value<AC_VAL_DC>#8 value<AC_VAL_QUANTUM>#8 value<AC_VAL_MAX>#8 value<AC_VAL_MIN>#8 value<AC_VAL_0>#9 value<AC_VAL_DC>#9 value<AC_VAL_QUANTUM>#9 value<AC_VAL_MAX>#9 value<AC_VAL_MIN>#9 value<AC_VAL_0>#10 value<AC_VAL_DC>#10 value<AC_VAL_QUANTUM>#10 value<AC_VAL_MAX>#10 value<AC_VAL_MIN>#10 value<AC_VAL_0>#11 value<AC_VAL_DC>#11 value<AC_VAL_QUANTUM>#11 value<AC_VAL_MAX>#11 value<AC_VAL_MIN>#11 {operator+=<8, false>} {operator<<16, false>} {operator+<16, false>} ac_exception::ac_exception ac_channel_exception::msg histogram_hls histogram_main} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name histogram_main}: Race condition
# Info: Branching solution 'histogram_main.v2' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v2/CDesignChecker/design_checker.sh'
# solution design add histogram_main__FR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_0R28ac_channel__tm__10_8HIST_MEM -type ccore -unlocked (HC-1)
# /histogram_main/MAP_TO_MODULE {[CCORE]}
directive set /histogram_main -MAP_TO_MODULE {}
# /histogram_main/MAP_TO_MODULE {}
go assembly
# Info: Starting transformation 'assembly' on solution 'histogram_main.v2' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Info: Completed transformation 'assembly' on solution 'histogram_main.v2': elapsed time 0.03 seconds, memory usage 1300012kB, peak memory usage 1300012kB (SOL-9)
# File '$PROJECT_HOME/histogram_tb.cpp' saved
# File '$PROJECT_HOME/histogram_tb.cpp' saved
go architect
# Info: Starting transformation 'loops' on solution 'histogram_main.v2' (SOL-8)
# Info: Completed transformation 'loops' on solution 'histogram_main.v2': elapsed time 0.04 seconds, memory usage 1300012kB, peak memory usage 1300012kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'histogram_main.v2' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Info: Completed transformation 'memories' on solution 'histogram_main.v2': elapsed time 0.04 seconds, memory usage 1300012kB, peak memory usage 1300012kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'histogram_main.v2' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'histogram_main.v2': elapsed time 0.02 seconds, memory usage 1300012kB, peak memory usage 1300012kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'histogram_main.v2' (SOL-8)
# Design 'histogram_main' contains '0' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'histogram_main.v2': elapsed time 0.03 seconds, memory usage 1300012kB, peak memory usage 1300012kB (SOL-9)
go allocate
# Info: Starting transformation 'allocate' on solution 'histogram_main.v2' (SOL-8)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'histogram_main.v2': elapsed time 0.04 seconds, memory usage 1300012kB, peak memory usage 1300012kB (SOL-9)
go extract
# Info: Starting transformation 'schedule' on solution 'histogram_main.v2' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 2, Real ops = 0, Vars = 4) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_main.struct': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'histogram_main.v2': elapsed time 0.11 seconds, memory usage 1300012kB, peak memory usage 1300012kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'histogram_main.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'histogram_main.v2': elapsed time 0.05 seconds, memory usage 1300012kB, peak memory usage 1300012kB (SOL-9)
# Info: Starting transformation 'instance' on solution 'histogram_main.v2' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'histogram_main.v2': elapsed time 0.06 seconds, memory usage 1300012kB, peak memory usage 1300012kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'histogram_main.v2' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Error: Cannot find a usable clock. SCVerify cannot verify this design. (SCVGEN-7)
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v2/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v2/concat_sim_rtl.vhdl
# Error: Design has no outputs. SCVerify cannot verify this design.
# Info: Xilinx Vivado synthesis script written to 'vivado/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado/concat_rtl.vhdl.xv'
# Error: Design has no outputs. SCVerify cannot verify this design.
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v2/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v2/concat_sim_rtl.v
# Error: Design has no outputs. SCVerify cannot verify this design.
# Info: Xilinx Vivado synthesis script written to 'vivado/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado/concat_rtl.v.xv'
# Error: Design has no outputs. SCVerify cannot verify this design.
# Info: Completed transformation 'extract' on solution 'histogram_main.v2': elapsed time 1.32 seconds, memory usage 1300012kB, peak memory usage 1300012kB (SOL-9)
# File '$PROJECT_HOME/histogram_tb.cpp' saved
# File '$PROJECT_HOME/histogram_tb.cpp' saved
# File '$PROJECT_HOME/histogram_tb.cpp' saved
go libraries
directive set /histogram_main -MAP_TO_MODULE {[CCORE]}
# CU_DESIGN sid6 ADD {} {VERSION v3 SID sid6 BRANCH_SID sid5 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/142 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/Xilinx_RAMS/171 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_ROMS/200 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/230 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_FIFO/201} HCONFIG {ac_private::iv<1>::iv ac_private::iv<1>::iv#1 ac_private::iv<1>::to_int64 ac_private::iv<1>::to_uint64 ac_private::iv<1>::increment ac_private::iv<1>::set_slc<1> {ac_private::iv<1>::add<2, 1>} ac_private::iv<1>::less_than<1> {ac_private::iv<1>::add<1, 2>} {ac_private::iv<1>::add<1, 1>} ac_private::iv<2>::iv ac_private::iv<2>::iv#1 ac_private::iv<2>::to_int64 ac_private::iv<2>::to_uint64 ac_private::iv<2>::set_slc<1> ac_private::iv<2>::set_slc<2> ac_private::iv<3>::iv ac_private::mgc_floor ac_private::ac_assert ac_private::ldexpr32<0> ac_private::ldexpr32<1> ac_private::ldexpr32<-1> ac_private::ldexpr32<2> ac_private::ldexpr32<-2> ac_private::iv_copy<1> ac_private::iv_copy<2> ac_private::iv_equal_zero<0> ac_private::iv_equal_zero<1> ac_private::iv_equal_zero<2> ac_private::iv_equal_ones<0> ac_private::iv_equal_ones<1> ac_private::iv_equal_ones<2> {ac_private::iv_equal<1, 1>} {ac_private::iv_equal_ones_from<0, 1>} {ac_private::iv_equal_ones_from<0, 2>} {ac_private::iv_equal_zeros_from<0, 1>} {ac_private::iv_equal_zeros_from<0, 2>} {ac_private::iv_equal_ones_to<0, 1>} {ac_private::iv_equal_ones_to<0, 2>} {ac_private::iv_equal_zeros_to<0, 1>} {ac_private::iv_equal_zeros_to<0, 2>} {ac_private::iv_compare<1, 1, true>} {ac_private::iv_compare<1, 1, false>} ac_private::iv_extend<-2> ac_private::iv_extend<-1> ac_private::iv_extend<0> ac_private::iv_extend<1> ac_private::iv_extend<2> ac_private::iv_assign_int64<1> ac_private::iv_assign_int64<2> ac_private::iv_assign_uint64<1> ac_private::iv_assign_uint64<2> ac_private::mult_u_u ac_private::mult_u_s ac_private::mult_s_u ac_private::mult_s_s ac_private::accumulate ac_private::accumulate#1 {ac_private::iv_mult<1, 1, 1>} {ac_private::iv_mult<1, 1, 2>} ac_private::iv_uadd_carry<0> ac_private::iv_uadd_carry<1> ac_private::iv_add_int_carry<0> ac_private::iv_add_int_carry<1> ac_private::iv_uadd_n<0> ac_private::iv_uadd_n<1> ac_private::iv_uadd_n<2> {ac_private::iv_add<1, 1, 1>} {ac_private::iv_add<1, 1, 2>} ac_private::iv_sub_int_borrow<0> ac_private::iv_sub_int_borrow<1> ac_private::iv_sub_int_borrow<0>#1 ac_private::iv_sub_int_borrow<1>#1 ac_private::iv_usub_n<1> ac_private::iv_usub_n<2> {ac_private::iv_sub<1, 1, 1>} {ac_private::iv_sub<1, 1, 2>} ac_private::iv_all_bits_same<0> ac_private::iv_all_bits_same<1> ac_private::iv_bitwise_complement_n<1> ac_private::iv_bitwise_complement_n<2> ac_private::iv_bitwise_and_n<1> ac_private::iv_bitwise_and_n<2> ac_private::iv_bitwise_or_n<1> ac_private::iv_bitwise_or_n<2> ac_private::iv_bitwise_xor_n<1> ac_private::iv_bitwise_xor_n<2> {ac_private::iv_shift_l2<1, 1, false>} {ac_private::iv_shift_l2<1, 1, true>} {ac_private::iv_shift_r2<1, 1, false>} {ac_private::iv_shift_r2<1, 1, true>} {ac_private::iv_const_shift_l<1, 1, 0>} {ac_private::iv_const_shift_l<2, 1, 0>} {ac_private::iv_const_shift_r<1, 1, 0>} {ac_private::iv_const_shift_r<2, 1, 0>} ac_private::to_str<AC_DEC> ac_private::to_string ac_private::to_str<AC_HEX> ac_private::to_str<AC_OCT> ac_private::to_str<AC_BIN> ac_private::iv_leading_bits<1> ac_private::c_type_name<bool> ac_private::c_type_name<char> {ac_private::c_type_name<signed char>} {ac_private::c_type_name<unsigned char>} {ac_private::c_type_name<signed short>} {ac_private::c_type_name<unsigned short>} ac_private::c_type_name<int> {ac_private::c_type_name<unsigned int>} {ac_private::c_type_name<signed long>} {ac_private::c_type_name<unsigned long>} {ac_private::c_type_name<signed long long>} {ac_private::c_type_name<unsigned long long>} ac_private::c_type_name<float> ac_private::c_type_name<double> {ac_private::iv_add<1, 2, 1>} value<AC_VAL_0> value<AC_VAL_DC> value<AC_VAL_QUANTUM> value<AC_VAL_MAX> value<AC_VAL_MIN> value<AC_VAL_0>#1 value<AC_VAL_DC>#1 value<AC_VAL_QUANTUM>#1 value<AC_VAL_MAX>#1 value<AC_VAL_MIN>#1 value<AC_VAL_0>#2 value<AC_VAL_DC>#2 value<AC_VAL_QUANTUM>#2 value<AC_VAL_MAX>#2 value<AC_VAL_MIN>#2 value<AC_VAL_0>#3 value<AC_VAL_DC>#3 value<AC_VAL_QUANTUM>#3 value<AC_VAL_MAX>#3 value<AC_VAL_MIN>#3 value<AC_VAL_0>#4 value<AC_VAL_DC>#4 value<AC_VAL_QUANTUM>#4 value<AC_VAL_MAX>#4 value<AC_VAL_MIN>#4 value<AC_VAL_0>#5 value<AC_VAL_DC>#5 value<AC_VAL_QUANTUM>#5 value<AC_VAL_MAX>#5 value<AC_VAL_MIN>#5 value<AC_VAL_0>#6 value<AC_VAL_DC>#6 value<AC_VAL_QUANTUM>#6 value<AC_VAL_MAX>#6 value<AC_VAL_MIN>#6 value<AC_VAL_0>#7 value<AC_VAL_DC>#7 value<AC_VAL_QUANTUM>#7 value<AC_VAL_MAX>#7 value<AC_VAL_MIN>#7 value<AC_VAL_0>#8 value<AC_VAL_DC>#8 value<AC_VAL_QUANTUM>#8 value<AC_VAL_MAX>#8 value<AC_VAL_MIN>#8 value<AC_VAL_0>#9 value<AC_VAL_DC>#9 value<AC_VAL_QUANTUM>#9 value<AC_VAL_MAX>#9 value<AC_VAL_MIN>#9 value<AC_VAL_0>#10 value<AC_VAL_DC>#10 value<AC_VAL_QUANTUM>#10 value<AC_VAL_MAX>#10 value<AC_VAL_MIN>#10 value<AC_VAL_0>#11 value<AC_VAL_DC>#11 value<AC_VAL_QUANTUM>#11 value<AC_VAL_MAX>#11 value<AC_VAL_MIN>#11 {operator+=<8, false>} {operator<<16, false>} {operator+<16, false>} ac_exception::ac_exception ac_channel_exception::msg histogram_hls histogram_main} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name histogram_main}: Race condition
# Info: Branching solution 'histogram_main.v3' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v3/CDesignChecker/design_checker.sh'
# solution design add histogram_main__FR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_0R28ac_channel__tm__10_8HIST_MEM -type ccore -unlocked (HC-1)
# /histogram_main/MAP_TO_MODULE {[CCORE]}
directive set /histogram_main -MAP_TO_MODULE {}
# /histogram_main/MAP_TO_MODULE {}
go assembly
# Info: Starting transformation 'assembly' on solution 'histogram_main.v3' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Info: Completed transformation 'assembly' on solution 'histogram_main.v3': elapsed time 0.02 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
go architect
# Info: Starting transformation 'loops' on solution 'histogram_main.v3' (SOL-8)
# Info: Completed transformation 'loops' on solution 'histogram_main.v3': elapsed time 0.02 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'histogram_main.v3' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Info: Completed transformation 'memories' on solution 'histogram_main.v3': elapsed time 0.03 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'histogram_main.v3' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'histogram_main.v3': elapsed time 0.04 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'histogram_main.v3' (SOL-8)
# Design 'histogram_main' contains '0' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'histogram_main.v3': elapsed time 0.03 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
go allocate
# Info: Starting transformation 'allocate' on solution 'histogram_main.v3' (SOL-8)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'histogram_main.v3': elapsed time 0.05 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
go extract
# Info: Starting transformation 'schedule' on solution 'histogram_main.v3' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 2, Real ops = 0, Vars = 4) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_main.struct': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'histogram_main.v3': elapsed time 0.10 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'histogram_main.v3' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'histogram_main.v3': elapsed time 0.05 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
# Info: Starting transformation 'instance' on solution 'histogram_main.v3' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'histogram_main.v3': elapsed time 0.06 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'histogram_main.v3' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Error: Cannot find a usable clock. SCVerify cannot verify this design. (SCVGEN-7)
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v3/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v3/concat_sim_rtl.vhdl
# Error: Design has no outputs. SCVerify cannot verify this design.
# Info: Xilinx Vivado synthesis script written to 'vivado/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado/concat_rtl.vhdl.xv'
# Error: Design has no outputs. SCVerify cannot verify this design.
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v3/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v3/concat_sim_rtl.v
# Error: Design has no outputs. SCVerify cannot verify this design.
# Info: Xilinx Vivado synthesis script written to 'vivado/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado/concat_rtl.v.xv'
# Error: Design has no outputs. SCVerify cannot verify this design.
# Info: Completed transformation 'extract' on solution 'histogram_main.v3': elapsed time 1.27 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
go libraries
directive set /histogram_main -MAP_TO_MODULE {[CCORE]}
# CU_DESIGN sid7 ADD {} {VERSION v4 SID sid7 BRANCH_SID sid6 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/142 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/Xilinx_RAMS/171 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_ROMS/200 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/230 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_FIFO/201} HCONFIG {ac_private::iv<1>::iv ac_private::iv<1>::iv#1 ac_private::iv<1>::to_int64 ac_private::iv<1>::to_uint64 ac_private::iv<1>::increment ac_private::iv<1>::set_slc<1> {ac_private::iv<1>::add<2, 1>} ac_private::iv<1>::less_than<1> {ac_private::iv<1>::add<1, 2>} {ac_private::iv<1>::add<1, 1>} ac_private::iv<2>::iv ac_private::iv<2>::iv#1 ac_private::iv<2>::to_int64 ac_private::iv<2>::to_uint64 ac_private::iv<2>::set_slc<1> ac_private::iv<2>::set_slc<2> ac_private::iv<3>::iv ac_private::mgc_floor ac_private::ac_assert ac_private::ldexpr32<0> ac_private::ldexpr32<1> ac_private::ldexpr32<-1> ac_private::ldexpr32<2> ac_private::ldexpr32<-2> ac_private::iv_copy<1> ac_private::iv_copy<2> ac_private::iv_equal_zero<0> ac_private::iv_equal_zero<1> ac_private::iv_equal_zero<2> ac_private::iv_equal_ones<0> ac_private::iv_equal_ones<1> ac_private::iv_equal_ones<2> {ac_private::iv_equal<1, 1>} {ac_private::iv_equal_ones_from<0, 1>} {ac_private::iv_equal_ones_from<0, 2>} {ac_private::iv_equal_zeros_from<0, 1>} {ac_private::iv_equal_zeros_from<0, 2>} {ac_private::iv_equal_ones_to<0, 1>} {ac_private::iv_equal_ones_to<0, 2>} {ac_private::iv_equal_zeros_to<0, 1>} {ac_private::iv_equal_zeros_to<0, 2>} {ac_private::iv_compare<1, 1, true>} {ac_private::iv_compare<1, 1, false>} ac_private::iv_extend<-2> ac_private::iv_extend<-1> ac_private::iv_extend<0> ac_private::iv_extend<1> ac_private::iv_extend<2> ac_private::iv_assign_int64<1> ac_private::iv_assign_int64<2> ac_private::iv_assign_uint64<1> ac_private::iv_assign_uint64<2> ac_private::mult_u_u ac_private::mult_u_s ac_private::mult_s_u ac_private::mult_s_s ac_private::accumulate ac_private::accumulate#1 {ac_private::iv_mult<1, 1, 1>} {ac_private::iv_mult<1, 1, 2>} ac_private::iv_uadd_carry<0> ac_private::iv_uadd_carry<1> ac_private::iv_add_int_carry<0> ac_private::iv_add_int_carry<1> ac_private::iv_uadd_n<0> ac_private::iv_uadd_n<1> ac_private::iv_uadd_n<2> {ac_private::iv_add<1, 1, 1>} {ac_private::iv_add<1, 1, 2>} ac_private::iv_sub_int_borrow<0> ac_private::iv_sub_int_borrow<1> ac_private::iv_sub_int_borrow<0>#1 ac_private::iv_sub_int_borrow<1>#1 ac_private::iv_usub_n<1> ac_private::iv_usub_n<2> {ac_private::iv_sub<1, 1, 1>} {ac_private::iv_sub<1, 1, 2>} ac_private::iv_all_bits_same<0> ac_private::iv_all_bits_same<1> ac_private::iv_bitwise_complement_n<1> ac_private::iv_bitwise_complement_n<2> ac_private::iv_bitwise_and_n<1> ac_private::iv_bitwise_and_n<2> ac_private::iv_bitwise_or_n<1> ac_private::iv_bitwise_or_n<2> ac_private::iv_bitwise_xor_n<1> ac_private::iv_bitwise_xor_n<2> {ac_private::iv_shift_l2<1, 1, false>} {ac_private::iv_shift_l2<1, 1, true>} {ac_private::iv_shift_r2<1, 1, false>} {ac_private::iv_shift_r2<1, 1, true>} {ac_private::iv_const_shift_l<1, 1, 0>} {ac_private::iv_const_shift_l<2, 1, 0>} {ac_private::iv_const_shift_r<1, 1, 0>} {ac_private::iv_const_shift_r<2, 1, 0>} ac_private::to_str<AC_DEC> ac_private::to_string ac_private::to_str<AC_HEX> ac_private::to_str<AC_OCT> ac_private::to_str<AC_BIN> ac_private::iv_leading_bits<1> ac_private::c_type_name<bool> ac_private::c_type_name<char> {ac_private::c_type_name<signed char>} {ac_private::c_type_name<unsigned char>} {ac_private::c_type_name<signed short>} {ac_private::c_type_name<unsigned short>} ac_private::c_type_name<int> {ac_private::c_type_name<unsigned int>} {ac_private::c_type_name<signed long>} {ac_private::c_type_name<unsigned long>} {ac_private::c_type_name<signed long long>} {ac_private::c_type_name<unsigned long long>} ac_private::c_type_name<float> ac_private::c_type_name<double> {ac_private::iv_add<1, 2, 1>} value<AC_VAL_0> value<AC_VAL_DC> value<AC_VAL_QUANTUM> value<AC_VAL_MAX> value<AC_VAL_MIN> value<AC_VAL_0>#1 value<AC_VAL_DC>#1 value<AC_VAL_QUANTUM>#1 value<AC_VAL_MAX>#1 value<AC_VAL_MIN>#1 value<AC_VAL_0>#2 value<AC_VAL_DC>#2 value<AC_VAL_QUANTUM>#2 value<AC_VAL_MAX>#2 value<AC_VAL_MIN>#2 value<AC_VAL_0>#3 value<AC_VAL_DC>#3 value<AC_VAL_QUANTUM>#3 value<AC_VAL_MAX>#3 value<AC_VAL_MIN>#3 value<AC_VAL_0>#4 value<AC_VAL_DC>#4 value<AC_VAL_QUANTUM>#4 value<AC_VAL_MAX>#4 value<AC_VAL_MIN>#4 value<AC_VAL_0>#5 value<AC_VAL_DC>#5 value<AC_VAL_QUANTUM>#5 value<AC_VAL_MAX>#5 value<AC_VAL_MIN>#5 value<AC_VAL_0>#6 value<AC_VAL_DC>#6 value<AC_VAL_QUANTUM>#6 value<AC_VAL_MAX>#6 value<AC_VAL_MIN>#6 value<AC_VAL_0>#7 value<AC_VAL_DC>#7 value<AC_VAL_QUANTUM>#7 value<AC_VAL_MAX>#7 value<AC_VAL_MIN>#7 value<AC_VAL_0>#8 value<AC_VAL_DC>#8 value<AC_VAL_QUANTUM>#8 value<AC_VAL_MAX>#8 value<AC_VAL_MIN>#8 value<AC_VAL_0>#9 value<AC_VAL_DC>#9 value<AC_VAL_QUANTUM>#9 value<AC_VAL_MAX>#9 value<AC_VAL_MIN>#9 value<AC_VAL_0>#10 value<AC_VAL_DC>#10 value<AC_VAL_QUANTUM>#10 value<AC_VAL_MAX>#10 value<AC_VAL_MIN>#10 value<AC_VAL_0>#11 value<AC_VAL_DC>#11 value<AC_VAL_QUANTUM>#11 value<AC_VAL_MAX>#11 value<AC_VAL_MIN>#11 {operator+=<8, false>} {operator<<16, false>} {operator+<16, false>} ac_exception::ac_exception ac_channel_exception::msg histogram_hls histogram_main} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name histogram_main}: Race condition
# Info: Branching solution 'histogram_main.v4' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v4/CDesignChecker/design_checker.sh'
# solution design add histogram_main__FR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_0R28ac_channel__tm__10_8HIST_MEM -type ccore -unlocked (HC-1)
# /histogram_main/MAP_TO_MODULE {[CCORE]}
directive set /histogram_main -MAP_TO_MODULE {}
# /histogram_main/MAP_TO_MODULE {}
go assembly
# Info: Starting transformation 'assembly' on solution 'histogram_main.v4' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Info: Completed transformation 'assembly' on solution 'histogram_main.v4': elapsed time 0.04 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
go architect
# Info: Starting transformation 'loops' on solution 'histogram_main.v4' (SOL-8)
# Info: Completed transformation 'loops' on solution 'histogram_main.v4': elapsed time 0.03 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'histogram_main.v4' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Info: Completed transformation 'memories' on solution 'histogram_main.v4': elapsed time 0.03 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'histogram_main.v4' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'histogram_main.v4': elapsed time 0.03 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'histogram_main.v4' (SOL-8)
# Design 'histogram_main' contains '0' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'histogram_main.v4': elapsed time 0.02 seconds, memory usage 1365548kB, peak memory usage 1365548kB (SOL-9)
solution remove -solution histogram_main.v4
# histogram_main.v4
solution remove -solution histogram_main.v3
# histogram_main.v3
solution remove -solution histogram_main.v2
# histogram_main.v2
solution remove -solution histogram_main.v1
# histogram_main.v1
solution remove -solution histogram_hls.v1
# histogram_hls.v1
solution remove -solution solution.v2
# solution.v2
solution remove -solution solution.v1
# Error: remove: Cannot delete last solution
solution remove -solution solution.v1
# Error: remove: Cannot delete last solution
go new
solution file add ./histogram_hls.cpp
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
# /INPUTFILES/5
solution file add ./histogram_main.cpp
# /INPUTFILES/1
solution file add ./histogram_tb.cpp -exclude true
# /INPUTFILES/2
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- /home/mdk/Spector-HLS/histogram/catapult/histogram_hls.cpp /home/mdk/Spector-HLS/histogram/catapult/params.h /home/mdk/Spector-HLS/histogram/catapult/histogram.h /home/mdk/Spector-HLS/histogram/catapult/histogram_main.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# $PROJECT_HOME/histogram_hls.cpp(6): Pragma 'hls_design<>' detected on routine 'histogram_hls' (CIN-6)
# $PROJECT_HOME/histogram_main.cpp(12): Pragma 'hls_design<top>' detected on routine 'histogram_main' (CIN-6)
# solution design add histogram_hls -type block -unlocked (HC-1)
# solution design add histogram_main -type top -unlocked (HC-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 2.50 seconds, memory usage 1496620kB, peak memory usage 1496620kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Error: record type mismatch, expected open but got mtime at position 15729236
# Error: 
# Error: /usr/include/math.h(1248): declaration of function "iseqsig(_T1, _T2)" had a different meaning during compilation of "/home/mdk/Spector-HLS/histogram/catapult/histogram_hls.cpp" (CRD-1066)
# Error: /usr/include/math.h(1248):           detected during compilation of secondary translation unit "/home/mdk/Spector-HLS/histogram/catapult/histogram.h" (CRD-1066)
# Error: cannot open source file "/home/mdk/Spector-HLS/histogram/catapult/histogram_main.cpp": Success (CRD-1697)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 0.64 seconds, memory usage 1496620kB, peak memory usage 1496620kB (SOL-9)
# Error: go compile: Failed compile
go compile
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Error: record type mismatch, expected open but got mtime at position 15729236
# Error: 
# Error: /usr/include/math.h(1248): declaration of function "iseqsig(_T1, _T2)" had a different meaning during compilation of "/home/mdk/Spector-HLS/histogram/catapult/histogram_hls.cpp" (CRD-1066)
# Error: /usr/include/math.h(1248):           detected during compilation of secondary translation unit "/home/mdk/Spector-HLS/histogram/catapult/histogram.h" (CRD-1066)
# Error: cannot open source file "/home/mdk/Spector-HLS/histogram/catapult/histogram_main.cpp": Success (CRD-1697)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 0.64 seconds, memory usage 1496620kB, peak memory usage 1496620kB (SOL-9)
# Error: go compile: Failed compile
go compile
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Error: record type mismatch, expected open but got mtime at position 15729236
# Error: 
# Error: /usr/include/math.h(1248): declaration of function "iseqsig(_T1, _T2)" had a different meaning during compilation of "/home/mdk/Spector-HLS/histogram/catapult/histogram_hls.cpp" (CRD-1066)
# Error: /usr/include/math.h(1248):           detected during compilation of secondary translation unit "/home/mdk/Spector-HLS/histogram/catapult/histogram.h" (CRD-1066)
# Error: cannot open source file "/home/mdk/Spector-HLS/histogram/catapult/histogram_main.cpp": Success (CRD-1697)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 0.69 seconds, memory usage 1496620kB, peak memory usage 1496620kB (SOL-9)
# Error: go compile: Failed compile
solution remove -solution solution.v3
# solution.v3
go new
solution file remove {$PROJECT_HOME/histogram.h}
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
solution file remove {$PROJECT_HOME/params.h}
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/mdk/Spector-HLS/histogram/catapult/histogram_hls.cpp /home/mdk/Spector-HLS/histogram/catapult/histogram_main.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# $PROJECT_HOME/histogram_hls.cpp(6): Pragma 'hls_design<>' detected on routine 'histogram_hls' (CIN-6)
# $PROJECT_HOME/histogram_main.cpp(12): Pragma 'hls_design<top>' detected on routine 'histogram_main' (CIN-6)
# Source file analysis completed (CIN-68)
# solution design add histogram_hls -type top -unlocked (HC-1)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 1.72 seconds, memory usage 1365548kB, peak memory usage 1496620kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/histogram_hls.cpp(7): Found top design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_hls.cpp(7): Found top design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_hls.cpp(7): Synthesizing routine 'histogram_hls' (CIN-13)
# $PROJECT_HOME/histogram_hls.cpp(7): Inlining routine 'histogram_hls' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2741): Inlining routine 'operator+=<8, false>' (CIN-14)
# $PROJECT_HOME/histogram_hls.cpp(7): Optimizing block '/histogram_hls' ... (CIN-4)
# $PROJECT_HOME/histogram_hls.cpp(7): INOUT port 'data_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/histogram_hls.cpp(7): INOUT port 'hist_out' is only used as an output. (OPT-11)
# Info: Optimizing partition '/histogram_hls': (Total ops = 193, Real ops = 33, Vars = 79) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 193, Real ops = 33, Vars = 75) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 180, Real ops = 33, Vars = 61) (SOL-10)
# Info: Optimizing partition '/histogram_hls': (Total ops = 180, Real ops = 33, Vars = 63) (SOL-10)
# Info: $PROJECT_HOME/histogram_hls.cpp(65): Splitting object 'pref' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(68): Splitting object 'pref#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(71): Splitting object 'pref#2' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(74): Splitting object 'pref#3' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(77): Splitting object 'pref#4' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(80): Splitting object 'pref#5' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(83): Splitting object 'pref#6' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(86): Splitting object 'pref#7' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(133): Splitting object 'pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(133): Splitting object 'pref:pref.pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(133): Splitting object 'pref#9' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(136): Splitting object 'pref#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(136): Splitting object 'pref:pref.pref#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(136): Splitting object 'pref#11' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(139): Splitting object 'pref#12' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(139): Splitting object 'pref:pref.pref#12' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(139): Splitting object 'pref#13' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(142): Splitting object 'pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(142): Splitting object 'pref:pref.pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(142): Splitting object 'pref#15' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(145): Splitting object 'pref#16' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(145): Splitting object 'pref:pref.pref#16' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(145): Splitting object 'pref#17' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(148): Splitting object 'pref#18' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(148): Splitting object 'pref:pref.pref#18' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(148): Splitting object 'pref#19' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(151): Splitting object 'pref#20' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(151): Splitting object 'pref:pref.pref#20' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(151): Splitting object 'pref#21' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(154): Splitting object 'pref#22' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(154): Splitting object 'pref:pref.pref#22' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(154): Splitting object 'pref#23' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(266): Splitting object 'pref#24' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(266): Splitting object 'pref:pref.pref#24' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2741): Splitting object 'operator+=<8,false>:op2' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2741): Splitting object 'pref:pref.pref.pref' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2640): Splitting object 'operator+=<8,false>:ac_int:cctor' into 2 segments (OPT-19)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 141, Real ops = 32, Vars = 98) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 123, Real ops = 25, Vars = 21) (SOL-10)
# Info: Optimizing partition '/histogram_hls': (Total ops = 123, Real ops = 25, Vars = 23) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 123, Real ops = 25, Vars = 21) (SOL-10)
# Info: Optimizing partition '/histogram_hls': (Total ops = 123, Real ops = 25, Vars = 23) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 123, Real ops = 25, Vars = 21) (SOL-10)
# $PROJECT_HOME/histogram_hls.cpp(63): Loop '/histogram_hls/core/INIT_LOOP_HLS' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/histogram_hls.cpp(132): Loop '/histogram_hls/core/hist_loop' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/histogram_hls.cpp(264): Loop '/histogram_hls/core/accum_loop' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/histogram_hls.cpp(65): Detected constant initialization of array 'hist1', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(68): Detected constant initialization of array 'hist2', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(71): Detected constant initialization of array 'hist3', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(74): Detected constant initialization of array 'hist4', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(77): Detected constant initialization of array 'hist5', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(80): Detected constant initialization of array 'hist6', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(83): Detected constant initialization of array 'hist7', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(86): Detected constant initialization of array 'hist8', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 159, Real ops = 25, Vars = 21) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 84, Real ops = 11, Vars = 20) (SOL-10)
# Info: Optimizing partition '/histogram_hls': (Total ops = 84, Real ops = 11, Vars = 22) (SOL-10)
# Info: $PROJECT_HOME/histogram_hls.cpp(129): Splitting object 'count' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(264): Splitting object 'accum_loop:i' into 2 segments (OPT-19)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 82, Real ops = 11, Vars = 22) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 82, Real ops = 11, Vars = 20) (SOL-10)
# Info: Optimizing partition '/histogram_hls': (Total ops = 82, Real ops = 11, Vars = 22) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 82, Real ops = 11, Vars = 20) (SOL-10)
# Info: Optimizing partition '/histogram_hls': (Total ops = 82, Real ops = 11, Vars = 22) (SOL-10)
# Info: Optimizing partition '/histogram_hls': (Total ops = 82, Real ops = 11, Vars = 22) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 82, Real ops = 11, Vars = 20) (SOL-10)
# Info: Optimizing partition '/histogram_hls': (Total ops = 82, Real ops = 11, Vars = 22) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 82, Real ops = 11, Vars = 20) (SOL-10)
# Design 'histogram_hls' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_hls.v2/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'histogram_hls.v2': elapsed time 1.69 seconds, memory usage 1365548kB, peak memory usage 1496620kB (SOL-9)
solution library add mgc_Xilinx-VIRTEX-7-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -1 -part xc7vx485tffg1157-1
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add amba
solution library add Xilinx_FIFO
solution library add {[Block] histogram_main.v1}
solution library add {[Block] histogram_main.v2}
solution library add {[Block] histogram_main.v3}
solution library remove *
solution library add mgc_Xilinx-VIRTEX-7-1_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -1 -part xc7vx485tffg1157-1
solution library add Xilinx_RAMS
solution library add Xilinx_ROMS
solution library add amba
solution library add Xilinx_FIFO
go libraries
# Info: Starting transformation 'libraries' on solution 'histogram_hls.v2' (SOL-8)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-1_beh.lib' [mgc_Xilinx-VIRTEX-7-1_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
# Warning: No Encrypted Liberty technology libraries have been specified (LIB-192)
# Warning: No Liberty technology libraries have been specified (LIB-192)
# Warning: No LEF technology libraries have been specified (LIB-192)
# Warning: No Process Technology File (PTF) technology libraries have been specified (LIB-192)
# Warning: No Synopsys DB technology libraries have been specified (LIB-192)
# Info: Completed transformation 'libraries' on solution 'histogram_hls.v2': elapsed time 0.55 seconds, memory usage 1365548kB, peak memory usage 1496620kB (SOL-9)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'histogram_hls.v2' (SOL-8)
# Info: Optimizing partition '/histogram_hls': (Total ops = 83, Real ops = 12, Vars = 24) (SOL-10)
# Info: Optimizing partition '/histogram_hls/core': (Total ops = 83, Real ops = 12, Vars = 20) (SOL-10)
# Info: Completed transformation 'assembly' on solution 'histogram_hls.v2': elapsed time 0.19 seconds, memory usage 1365548kB, peak memory usage 1496620kB (SOL-9)
go analyze
directive set -DESIGN_HIERARCHY {histogram_main histogram_hls}
# solution design add histogram_hls -type top -unlocked (HC-1)
# CU_DESIGN sid10 ADD {} {VERSION v4 SID sid10 BRANCH_SID sid9 BRANCH_STATE analyze INCREMENTAL 0 STATE analyze TRANSFORMING 0 SOLUTION_DIR {} SYNTHESIS_FLOWPKG Vivado STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/142 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/Xilinx_RAMS/171 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_ROMS/200 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/230 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_FIFO/201} HCONFIG {ac_private::iv<1>::iv ac_private::iv<1>::iv#1 ac_private::iv<1>::to_int64 ac_private::iv<1>::to_uint64 ac_private::iv<1>::increment ac_private::iv<1>::set_slc<1> {ac_private::iv<1>::add<2, 1>} ac_private::iv<1>::less_than<1> {ac_private::iv<1>::add<1, 2>} {ac_private::iv<1>::add<1, 1>} ac_private::iv<2>::iv ac_private::iv<2>::iv#1 ac_private::iv<2>::to_int64 ac_private::iv<2>::to_uint64 ac_private::iv<2>::set_slc<1> ac_private::iv<2>::set_slc<2> ac_private::iv<3>::iv ac_private::mgc_floor ac_private::ac_assert ac_private::ldexpr32<0> ac_private::ldexpr32<1> ac_private::ldexpr32<-1> ac_private::ldexpr32<2> ac_private::ldexpr32<-2> ac_private::iv_copy<1> ac_private::iv_copy<2> ac_private::iv_equal_zero<0> ac_private::iv_equal_zero<1> ac_private::iv_equal_zero<2> ac_private::iv_equal_ones<0> ac_private::iv_equal_ones<1> ac_private::iv_equal_ones<2> {ac_private::iv_equal<1, 1>} {ac_private::iv_equal_ones_from<0, 1>} {ac_private::iv_equal_ones_from<0, 2>} {ac_private::iv_equal_zeros_from<0, 1>} {ac_private::iv_equal_zeros_from<0, 2>} {ac_private::iv_equal_ones_to<0, 1>} {ac_private::iv_equal_ones_to<0, 2>} {ac_private::iv_equal_zeros_to<0, 1>} {ac_private::iv_equal_zeros_to<0, 2>} {ac_private::iv_compare<1, 1, true>} {ac_private::iv_compare<1, 1, false>} ac_private::iv_extend<-2> ac_private::iv_extend<-1> ac_private::iv_extend<0> ac_private::iv_extend<1> ac_private::iv_extend<2> ac_private::iv_assign_int64<1> ac_private::iv_assign_int64<2> ac_private::iv_assign_uint64<1> ac_private::iv_assign_uint64<2> ac_private::mult_u_u ac_private::mult_u_s ac_private::mult_s_u ac_private::mult_s_s ac_private::accumulate ac_private::accumulate#1 {ac_private::iv_mult<1, 1, 1>} {ac_private::iv_mult<1, 1, 2>} ac_private::iv_uadd_carry<0> ac_private::iv_uadd_carry<1> ac_private::iv_add_int_carry<0> ac_private::iv_add_int_carry<1> ac_private::iv_uadd_n<0> ac_private::iv_uadd_n<1> ac_private::iv_uadd_n<2> {ac_private::iv_add<1, 1, 1>} {ac_private::iv_add<1, 1, 2>} ac_private::iv_sub_int_borrow<0> ac_private::iv_sub_int_borrow<1> ac_private::iv_sub_int_borrow<0>#1 ac_private::iv_sub_int_borrow<1>#1 ac_private::iv_usub_n<1> ac_private::iv_usub_n<2> {ac_private::iv_sub<1, 1, 1>} {ac_private::iv_sub<1, 1, 2>} ac_private::iv_all_bits_same<0> ac_private::iv_all_bits_same<1> ac_private::iv_bitwise_complement_n<1> ac_private::iv_bitwise_complement_n<2> ac_private::iv_bitwise_and_n<1> ac_private::iv_bitwise_and_n<2> ac_private::iv_bitwise_or_n<1> ac_private::iv_bitwise_or_n<2> ac_private::iv_bitwise_xor_n<1> ac_private::iv_bitwise_xor_n<2> {ac_private::iv_shift_l2<1, 1, false>} {ac_private::iv_shift_l2<1, 1, true>} {ac_private::iv_shift_r2<1, 1, false>} {ac_private::iv_shift_r2<1, 1, true>} {ac_private::iv_const_shift_l<1, 1, 0>} {ac_private::iv_const_shift_l<2, 1, 0>} {ac_private::iv_const_shift_r<1, 1, 0>} {ac_private::iv_const_shift_r<2, 1, 0>} ac_private::to_str<AC_DEC> ac_private::to_string ac_private::to_str<AC_HEX> ac_private::to_str<AC_OCT> ac_private::to_str<AC_BIN> ac_private::iv_leading_bits<1> ac_private::c_type_name<bool> ac_private::c_type_name<char> {ac_private::c_type_name<signed char>} {ac_private::c_type_name<unsigned char>} {ac_private::c_type_name<signed short>} {ac_private::c_type_name<unsigned short>} ac_private::c_type_name<int> {ac_private::c_type_name<unsigned int>} {ac_private::c_type_name<signed long>} {ac_private::c_type_name<unsigned long>} {ac_private::c_type_name<signed long long>} {ac_private::c_type_name<unsigned long long>} ac_private::c_type_name<float> ac_private::c_type_name<double> {ac_private::iv_add<1, 2, 1>} value<AC_VAL_0> value<AC_VAL_DC> value<AC_VAL_QUANTUM> value<AC_VAL_MAX> value<AC_VAL_MIN> value<AC_VAL_0>#1 value<AC_VAL_DC>#1 value<AC_VAL_QUANTUM>#1 value<AC_VAL_MAX>#1 value<AC_VAL_MIN>#1 value<AC_VAL_0>#2 value<AC_VAL_DC>#2 value<AC_VAL_QUANTUM>#2 value<AC_VAL_MAX>#2 value<AC_VAL_MIN>#2 value<AC_VAL_0>#3 value<AC_VAL_DC>#3 value<AC_VAL_QUANTUM>#3 value<AC_VAL_MAX>#3 value<AC_VAL_MIN>#3 value<AC_VAL_0>#4 value<AC_VAL_DC>#4 value<AC_VAL_QUANTUM>#4 value<AC_VAL_MAX>#4 value<AC_VAL_MIN>#4 value<AC_VAL_0>#5 value<AC_VAL_DC>#5 value<AC_VAL_QUANTUM>#5 value<AC_VAL_MAX>#5 value<AC_VAL_MIN>#5 value<AC_VAL_0>#6 value<AC_VAL_DC>#6 value<AC_VAL_QUANTUM>#6 value<AC_VAL_MAX>#6 value<AC_VAL_MIN>#6 value<AC_VAL_0>#7 value<AC_VAL_DC>#7 value<AC_VAL_QUANTUM>#7 value<AC_VAL_MAX>#7 value<AC_VAL_MIN>#7 value<AC_VAL_0>#8 value<AC_VAL_DC>#8 value<AC_VAL_QUANTUM>#8 value<AC_VAL_MAX>#8 value<AC_VAL_MIN>#8 value<AC_VAL_0>#9 value<AC_VAL_DC>#9 value<AC_VAL_QUANTUM>#9 value<AC_VAL_MAX>#9 value<AC_VAL_MIN>#9 value<AC_VAL_0>#10 value<AC_VAL_DC>#10 value<AC_VAL_QUANTUM>#10 value<AC_VAL_MAX>#10 value<AC_VAL_MIN>#10 value<AC_VAL_0>#11 value<AC_VAL_DC>#11 value<AC_VAL_QUANTUM>#11 value<AC_VAL_MAX>#11 value<AC_VAL_MIN>#11 {operator+=<8, false>} {operator<<16, false>} {operator+<16, false>} ac_exception::ac_exception ac_channel_exception::msg histogram_hls histogram_main} TECHLIBS {} FLOWPKGS {} DATUM {} MESSAGES {} ALLOCS {} DIRAPPLIES {} SID_DATA {} PROPERTIES {} name solution}: Race condition
# Info: Branching solution 'solution.v4' at state 'analyze' (PRJ-2)
# solution design add histogram_hls -type block -unlocked (HC-1)
# solution design add histogram_main -type top -unlocked (HC-1)
# /DESIGN_HIERARCHY {histogram_main histogram_hls}
go compile
# Info: Starting transformation 'compile' on solution 'solution.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/histogram_hls.cpp(7): Found design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_main.cpp(13): Found top design routine 'histogram_main' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_main.cpp(13): Found top design routine 'histogram_main' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_main.cpp(13): Synthesizing routine 'histogram_main' (CIN-13)
# $PROJECT_HOME/histogram_main.cpp(13): Inlining routine 'histogram_main' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator<<16, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator+<16, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator+<16, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator+<16, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator+<16, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator+<16, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator+<16, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator+<16, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator+<16, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator<<16, false>' (CIN-14)
# $PROJECT_HOME/histogram_hls.cpp(7): Found design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_hls.cpp(7): Found design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_hls.cpp(7): Synthesizing routine 'histogram_hls' (CIN-13)
# $PROJECT_HOME/histogram_hls.cpp(7): Inlining routine 'histogram_hls' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2741): Inlining routine 'operator+=<8, false>' (CIN-14)
# $PROJECT_HOME/histogram_hls.cpp(7): Optimizing block '/histogram_main/histogram_hls' ... (CIN-4)
# $PROJECT_HOME/histogram_hls.cpp(7): INOUT port 'data_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/histogram_hls.cpp(7): INOUT port 'hist_out' is only used as an output. (OPT-11)
# Info: Optimizing partition '/histogram_main/histogram_hls': (Total ops = 193, Real ops = 33, Vars = 79) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 193, Real ops = 33, Vars = 75) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 180, Real ops = 33, Vars = 61) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls': (Total ops = 180, Real ops = 33, Vars = 63) (SOL-10)
# Info: $PROJECT_HOME/histogram_hls.cpp(65): Splitting object 'pref' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(68): Splitting object 'pref#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(71): Splitting object 'pref#2' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(74): Splitting object 'pref#3' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(77): Splitting object 'pref#4' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(80): Splitting object 'pref#5' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(83): Splitting object 'pref#6' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(86): Splitting object 'pref#7' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(133): Splitting object 'pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(133): Splitting object 'pref:pref.pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(133): Splitting object 'pref#9' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(136): Splitting object 'pref#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(136): Splitting object 'pref:pref.pref#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(136): Splitting object 'pref#11' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(139): Splitting object 'pref#12' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(139): Splitting object 'pref:pref.pref#12' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(139): Splitting object 'pref#13' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(142): Splitting object 'pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(142): Splitting object 'pref:pref.pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(142): Splitting object 'pref#15' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(145): Splitting object 'pref#16' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(145): Splitting object 'pref:pref.pref#16' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(145): Splitting object 'pref#17' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(148): Splitting object 'pref#18' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(148): Splitting object 'pref:pref.pref#18' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(148): Splitting object 'pref#19' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(151): Splitting object 'pref#20' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(151): Splitting object 'pref:pref.pref#20' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(151): Splitting object 'pref#21' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(154): Splitting object 'pref#22' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(154): Splitting object 'pref:pref.pref#22' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(154): Splitting object 'pref#23' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(266): Splitting object 'pref#24' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(266): Splitting object 'pref:pref.pref#24' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2741): Splitting object 'operator+=<8,false>:op2' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2741): Splitting object 'pref:pref.pref.pref' into 2 segments (OPT-19)
# Info: $MGC_HOME/shared/include/ac_int.h(2640): Splitting object 'operator+=<8,false>:ac_int:cctor' into 2 segments (OPT-19)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 141, Real ops = 32, Vars = 98) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 123, Real ops = 25, Vars = 21) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls': (Total ops = 123, Real ops = 25, Vars = 23) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 123, Real ops = 25, Vars = 21) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls': (Total ops = 123, Real ops = 25, Vars = 23) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 123, Real ops = 25, Vars = 21) (SOL-10)
# $PROJECT_HOME/histogram_hls.cpp(63): Loop '/histogram_main/histogram_hls/core/INIT_LOOP_HLS' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/histogram_hls.cpp(132): Loop '/histogram_main/histogram_hls/core/hist_loop' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/histogram_hls.cpp(264): Loop '/histogram_main/histogram_hls/core/accum_loop' iterated at most 256 times. (LOOP-2)
# $PROJECT_HOME/histogram_hls.cpp(65): Detected constant initialization of array 'hist1', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(68): Detected constant initialization of array 'hist2', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(71): Detected constant initialization of array 'hist3', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(74): Detected constant initialization of array 'hist4', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(77): Detected constant initialization of array 'hist5', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(80): Detected constant initialization of array 'hist6', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(83): Detected constant initialization of array 'hist7', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# $PROJECT_HOME/histogram_hls.cpp(86): Detected constant initialization of array 'hist8', optimizing loop 'INIT_LOOP_HLS' (LOOP-12)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 159, Real ops = 25, Vars = 21) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 84, Real ops = 11, Vars = 20) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls': (Total ops = 84, Real ops = 11, Vars = 22) (SOL-10)
# Info: $PROJECT_HOME/histogram_hls.cpp(129): Splitting object 'count' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/histogram_hls.cpp(264): Splitting object 'accum_loop:i' into 2 segments (OPT-19)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 82, Real ops = 11, Vars = 22) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 82, Real ops = 11, Vars = 20) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls': (Total ops = 82, Real ops = 11, Vars = 22) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 82, Real ops = 11, Vars = 20) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls': (Total ops = 82, Real ops = 11, Vars = 22) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls': (Total ops = 82, Real ops = 11, Vars = 22) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 82, Real ops = 11, Vars = 20) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls': (Total ops = 82, Real ops = 11, Vars = 22) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_hls/core': (Total ops = 82, Real ops = 11, Vars = 20) (SOL-10)
# $PROJECT_HOME/histogram_hls.cpp(7): Found design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_hls.cpp(7): Found design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_hls.cpp(7): Found design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_hls.cpp(7): Found design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_hls.cpp(7): Found design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_hls.cpp(7): Found design routine 'histogram_hls' specified by directive (CIN-52)
# $PROJECT_HOME/histogram_hls.cpp(7): Found design routine 'histogram_hls' specified by directive (CIN-52)
# $MGC_HOME/shared/include/ac_int.h(2740): Inlining routine 'operator<<16, false>' (CIN-14)
# $PROJECT_HOME/histogram_main.cpp(13): Optimizing block '/histogram_main' ... (CIN-4)
# $PROJECT_HOME/histogram_main.cpp(13): INOUT port 'data_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/histogram_main.cpp(13): INOUT port 'hist_out' is only used as an output. (OPT-11)
# Info: Optimizing partition '/histogram_main': (Total ops = 410, Real ops = 39, Vars = 183) (SOL-10)
# Info: Optimizing partition '/histogram_main/core': (Total ops = 326, Real ops = 28, Vars = 146) (SOL-10)
# Info: Optimizing partition '/histogram_main/core': (Total ops = 305, Real ops = 19, Vars = 84) (SOL-10)
# Warning: $PROJECT_HOME/histogram_main.cpp(55): Loop 'MEM_TRANSFER_MAIN' is infinite potentially because of wrong use of ITERATIONS directive. (LOOP-19)
# Info: Optimizing partition '/histogram_main/core': (Total ops = 7, Real ops = 3, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main/core': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 84, Real ops = 11, Vars = 19) (SOL-10)
# Warning: $PROJECT_HOME/histogram_main.cpp(94): Channel 'dataCh1' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(96): Channel 'dataCh2' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(98): Channel 'dataCh3' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(98): Channel 'dataCh4' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(100): Channel 'dataCh5' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(100): Channel 'dataCh6' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(100): Channel 'dataCh7' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(100): Channel 'dataCh8' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(125): Channel 'histCh1' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(127): Channel 'histCh2' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(129): Channel 'histCh3' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(129): Channel 'histCh4' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(131): Channel 'histCh5' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(131): Channel 'histCh6' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(131): Channel 'histCh7' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/histogram_main.cpp(131): Channel 'histCh8' is never driven. (OPT-3)
# Info: Optimizing partition '/histogram_main/core': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 84, Real ops = 11, Vars = 3) (SOL-10)
# Info: Optimizing partition '/histogram_main/core': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 84, Real ops = 11, Vars = 3) (SOL-10)
# Info: $PROJECT_HOME/histogram_main.cpp(13): Partition '/histogram_main/core' is found empty and is optimized away. (OPT-12)
# Info: Optimizing partition '/histogram_main': (Total ops = 84, Real ops = 11, Vars = 3) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 82, Real ops = 11, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 82, Real ops = 11, Vars = 2) (SOL-10)
# Warning: $PROJECT_HOME/histogram_hls.cpp(7): Unused sub-design '/histogram_main/histogram_hls' has been removed. (OPT-13)
# Design 'histogram_main' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v5/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'histogram_main.v5': elapsed time 1.68 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
go libraries
# Info: Starting transformation 'libraries' on solution 'histogram_main.v5' (SOL-8)
# Info: Completed transformation 'libraries' on solution 'histogram_main.v5': elapsed time 0.20 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
directive set /histogram_main -MAP_TO_MODULE {[CCORE]}
# solution design add histogram_main__FR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_0R28ac_channel__tm__10_8HIST_MEM -type ccore -unlocked (HC-1)
# /histogram_main/MAP_TO_MODULE {[CCORE]}
directive set /histogram_main -MAP_TO_MODULE {}
# /histogram_main/MAP_TO_MODULE {}
go assembly
# Info: Starting transformation 'assembly' on solution 'histogram_main.v5' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Info: Completed transformation 'assembly' on solution 'histogram_main.v5': elapsed time 0.04 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
go architect
# Info: Starting transformation 'loops' on solution 'histogram_main.v5' (SOL-8)
# Info: Completed transformation 'loops' on solution 'histogram_main.v5': elapsed time 0.01 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'histogram_main.v5' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Info: Completed transformation 'memories' on solution 'histogram_main.v5': elapsed time 0.05 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'histogram_main.v5' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'histogram_main.v5': elapsed time 0.03 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'histogram_main.v5' (SOL-8)
# Design 'histogram_main' contains '0' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'histogram_main.v5': elapsed time 0.03 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
go allocate
# Info: Starting transformation 'allocate' on solution 'histogram_main.v5' (SOL-8)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'histogram_main.v5': elapsed time 0.04 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
go extract
# Info: Starting transformation 'schedule' on solution 'histogram_main.v5' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 2, Real ops = 0, Vars = 4) (SOL-10)
# Info: Optimizing partition '/histogram_main/histogram_main.struct': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'histogram_main.v5': elapsed time 0.10 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'histogram_main.v5' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'histogram_main.v5': elapsed time 0.04 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
# Info: Starting transformation 'instance' on solution 'histogram_main.v5' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'histogram_main.v5': elapsed time 0.05 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'histogram_main.v5' (SOL-8)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/histogram_main': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Error: Cannot find a usable clock. SCVerify cannot verify this design. (SCVGEN-7)
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v5/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v5/concat_sim_rtl.vhdl
# Error: Design has no outputs. SCVerify cannot verify this design.
# Info: Xilinx Vivado synthesis script written to 'vivado/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado/concat_rtl.vhdl.xv'
# Error: Design has no outputs. SCVerify cannot verify this design.
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v5/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/mdk/Spector-HLS/histogram/catapult/histogram_hls/histogram_main.v5/concat_sim_rtl.v
# Error: Design has no outputs. SCVerify cannot verify this design.
# Info: Xilinx Vivado synthesis script written to 'vivado/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado/concat_rtl.v.xv'
# Error: Design has no outputs. SCVerify cannot verify this design.
# Info: Completed transformation 'extract' on solution 'histogram_main.v5': elapsed time 1.09 seconds, memory usage 1431084kB, peak memory usage 1496620kB (SOL-9)
quit
# Saving project file '/home/mdk/Spector-HLS/histogram/catapult/histogram_hls.ccs'. (PRJ-5)
// Finish time Mon Oct 28 14:55:29 2019, time elapsed 2:27:20, peak memory 1.43GB, exit status 0
