// Seed: 2148647936
module module_0 (
    input wand id_0,
    output logic id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4
);
  wire id_6;
  ;
  always @* begin : LABEL_0
    id_1 <= id_3 == -1;
    id_1 = -1;
    disable id_7;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd34
) (
    input supply1 id_0,
    input uwire _id_1,
    output supply1 id_2,
    input tri0 id_3,
    output logic id_4,
    input wor id_5,
    input wand id_6,
    input supply0 id_7,
    output tri1 id_8,
    output wor id_9,
    output tri0 id_10,
    input supply0 id_11,
    output logic id_12
);
  assign id_10 = -1 !== id_5 + id_6 + -1;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_3,
      id_5,
      id_6
  );
  assign modCall_1.id_4 = 0;
  initial begin : LABEL_0
    id_4 = -1;
    if (1)
      if (1) id_4 <= id_1 - id_3;
      else id_12 = 1'b0;
  end
  logic [-1  !==  id_1 : 1] id_14;
  ;
  logic id_15;
  and primCall (id_10, id_0, id_5, id_7, id_3, id_11);
endmodule
