// SPDX-FileCopyrightText: 2023 Ledger SAS
// SPDX-License-Identifier: Apache-2.0

/**
 * \file STM32L4xx specific RCC implementation
 */
#include <assert.h>

#include <sentry/arch/asm-cortex-m/soc.h>
#include <sentry/arch/asm-cortex-m/layout.h>
#include <sentry/arch/asm-cortex-m/core.h>
#include <sentry/arch/asm-cortex-m/buses.h>
#include <sentry/arch/asm-generic/membarriers.h>
#include <sentry/io.h>
#include <sentry/bits.h>
#include <sentry/ktypes.h>

#include <bsp/drivers/gpio/gpio.h>

/* XXX: cf comment in bsp/drivers/clk/stm32x4-pll.h*/
#include "rcc_defs.h"

/* local includes, only manipulated by the driver itself */
#include <bsp/drivers/clk/rcc.h>
#include <bsp/drivers/clk/stm32x4-pll.h>

/* RCC generated header for current platform */
#include "stm32-gpio-dt.h"

#include "stm32l4-rcc.h"
#include "stm32-rcc.h"

{%- set rcc_clock_source = dts.rcc.clocks %}

kstatus_t rcc_select_system_clock(void)
{
    uint32_t rcc_cfgr;
    uint32_t clocksource;
    uint32_t clocksource_status;
    uint32_t count = 0UL;
    kstatus_t status = K_STATUS_OKAY;

    rcc_cfgr = ioread32(RCC_BASE_ADDR + RCC_CFGR_REG);

    /* previously clear corresponding bits */
    rcc_cfgr &= ~(RCC_CFGR_SW_MASK);

    {%- if rcc_clock_source.label == 'clk_msi' %}
    clocksource = 0UL;
    {%- elif rcc_clock_source.label == 'clk_hsi' %}
    clocksource = 0xb01UL;
    {%- elif rcc_clock_source.label == 'clk_hse' %}
    clocksource = 0xb10UL;
    {%- elif rcc_clock_source.label == 'pll' %}
    clocksource = 0xb11UL;
    {%- else %}
    #error "clock source configuration error, please check your devicetree file"
    {%- endif %}

    rcc_cfgr |= clocksource;
    iowrite32(RCC_BASE_ADDR + RCC_CFGR_REG, rcc_cfgr);

    /* clocksource status is shifted by 2 on the same register */
    clocksource = clocksource << 2UL;
    do {
        clocksource_status = ioread32(RCC_BASE_ADDR + RCC_CFGR_REG) & clocksource;
        count++;
    } while ((clocksource_status != clocksource) && (count < PLL_STARTUP_TIMEOUT)); /* XXX: same timeout as PLL ?! */

    if (clocksource_status != clocksource) {
        status = K_ERROR_NOTREADY;
    }
    return status;
}

kstatus_t rcc_enable_pll(void)
{
    kstatus_t status = stm32x4_enable_pll();

    if (status == K_STATUS_OKAY) {
        stm32l4_enable_pll_r_output();
    }

    return status;
}

kstatus_t rcc_mux_select_clock_source(
    uint32_t clk_reg __MAYBE_UNUSED,
    uint32_t clkmsk __MAYBE_UNUSED,
    uint32_t val __MAYBE_UNUSED
)
{
    return K_ERROR_NOENT;
}

#if CONFIG_BUILD_TARGET_DEBUG
kstatus_t rcc_enable_debug_clockout(void)
{
    kstatus_t status = K_STATUS_OKAY;
    uint32_t prescaler;
    uint32_t rcc_cfgr;

    {%- set mco_clk_in = [
        ({"clk_hsi": 0x03, "clk_lse": 0x07, "clk_hse": 0x04, "pll": 0x5}),
    ] %}

    {%- set mcos = [dts.rcc.mco] %}
    {%- for mco in mcos %}
    {%- if mco is defined and mco.status == "okay" %}
    if (unlikely((status = rcc_map()) != K_STATUS_OKAY)) {
        goto err;
    }
    /* Configuring MCO */
    prescaler = {{ mco.prescaler }};
    rcc_cfgr = ioread32(RCC_BASE_ADDR + RCC_CFGR_REG);

    if (prescaler > 0) {
        prescaler--;
    }
    /*
     * XXX:
     *  Documentation said:
     *    Set and cleared by software to configure the prescaler of the MCO1/2. Modification of this
     *    prescaler may generate glitches on MCO1/2. It is highly recommended to change this
     *    prescaler only after reset before enabling the external oscillators and the PLLs.
     *
     * As we use these as clock debugging feature and **not** for clock sharing with other device(s)
     * we do not care about any glitches on mco lines.
     */
    rcc_cfgr &= ~(RCC_CFGR_MCOSEL_MASK | RCC_CFGR_MCOPRE_MASK);
    rcc_cfgr |= (prescaler << RCC_CFGR_MCOPRE_SHIFT) & RCC_CFGR_MCOPRE_MASK;
    rcc_cfgr |= ({{ mco_clk_in[loop.index - 1][mco.clockout.label] }} << RCC_CFGR_MCOSEL_SHIFT) & RCC_CFGR_MCOSEL_MASK;

    iowrite32(RCC_BASE_ADDR + RCC_CFGR_REG, rcc_cfgr);

    {%- set pinctrl = mco["pinctrl-0"] %}
    {%- set port, pin, mode, altfunc = pinctrl.pinmux %}
    {%- set type, speed, pull_mode = pinctrl.pincfg %}
    rcc_unmap();

    gpio_set_mode({{ port.label.upper() }}_PORT_ID, {{ pin }}, {{ mode }});
    gpio_set_type({{ port.label.upper() }}_PORT_ID, {{ pin }}, {{ type }});
    gpio_set_speed({{ port.label.upper() }}_PORT_ID, {{ pin }}, {{ speed }});
    gpio_set_pull_mode({{ port.label.upper() }}_PORT_ID, {{ pin }}, {{ pull_mode }});
    gpio_set_af({{ port.label.upper() }}_PORT_ID, {{ pin }}, {{ altfunc }});

    {%- endif%}
    {%- endfor %}
err:
    return status;
}
#endif
