// Generated by CIRCT unknown git version
module zet_nstate(	// file.cleaned.mlir:2:3
  input  [2:0] state,	// file.cleaned.mlir:2:28
  input        prefix,	// file.cleaned.mlir:2:44
               need_modrm,	// file.cleaned.mlir:2:61
               need_off,	// file.cleaned.mlir:2:82
               need_imm,	// file.cleaned.mlir:2:101
               end_seq,	// file.cleaned.mlir:2:120
  input  [5:0] ftype,	// file.cleaned.mlir:2:138
  input        of,	// file.cleaned.mlir:2:154
               next_in_opco,	// file.cleaned.mlir:2:167
               next_in_exec,	// file.cleaned.mlir:2:190
               block,	// file.cleaned.mlir:2:213
               div_exc,	// file.cleaned.mlir:2:229
               tflm,	// file.cleaned.mlir:2:247
               intr,	// file.cleaned.mlir:2:262
               iflm,	// file.cleaned.mlir:2:277
               nmir,	// file.cleaned.mlir:2:292
               iflss,	// file.cleaned.mlir:2:307
  output [2:0] next_state	// file.cleaned.mlir:2:324
);

  wire       intrs_tni;	// file.cleaned.mlir:20:10
  assign intrs_tni = (tflm | nmir | intr & iflm) & iflss;	// file.cleaned.mlir:18:10, :19:10, :20:10
  wire [2:0] _GEN = need_imm ? 3'h3 : 3'h4;	// file.cleaned.mlir:6:15, :7:14, :22:11
  wire [2:0] _GEN_0 = need_off ? 3'h2 : _GEN;	// file.cleaned.mlir:8:14, :22:11, :23:11
  assign next_state =
    block
      ? state
      : state == 3'h0
          ? (prefix | next_in_opco ? 3'h0 : need_modrm ? 3'h1 : _GEN_0)
          : state == 3'h1
              ? _GEN_0
              : state == 3'h2
                  ? _GEN
                  : state == 3'h3
                      ? 3'h4
                      : {~(~div_exc & ~intrs_tni & (ftype == 6'h3A ? ~of : end_seq)
                           & ~next_in_exec),
                         2'h0};	// file.cleaned.mlir:3:14, :5:15, :6:15, :7:14, :8:14, :9:14, :10:14, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :20:10, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:5
endmodule

