   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"xmc4_scu.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.XMC_SCU_INTERRUPT_EnableEvent,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	XMC_SCU_INTERRUPT_EnableEvent
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	XMC_SCU_INTERRUPT_EnableEvent:
  27              	.LVL0:
  28              	.LFB163:
  29              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @file xmc4_scu.c
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @date 2016-06-15
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *      
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-05-20:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_ASSERT() hanging issues have fixed.  <br>
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Line indentation aligned with 120 characters. <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-06-20:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_EnableEvent,XMC_SCU_INTERRUPT_DisableEvent,
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_TriggerEvent,XMC_SCU_INTERUPT_GetEventStatus,
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_ClearEventStatus are added
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added Weak implementation for OSCHP_GetFrequency()
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-11-30:
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Documentation improved <br>
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Following API functionalities are improved
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_CLOCK_GatePeripheralClock, XMC_SCU_CLOCK_UngatePeripheralClock, XMC_SCU_CLOCK_IsPe
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_RESET_AssertPeripheralReset, XMC_SCU_RESET_DeassertPeripheralReset, XMC_SCU_RESET_
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-12-08:
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_GetTemperature renamed to XMC_SCU_GetTemperatureMeasurement
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-03-09:
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Optimize write only registers
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetPinMode
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-04-06:
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Fixed XMC_SCU_ReadFromRetentionMemory functionality
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-05-19:
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Changed XMC_SCU_CLOCK_StartSystemPll to avoid using floating point calculation which might
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-06-15:
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @endcond 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @brief SCU low level driver API prototype definition for XMC4 family of microcontrollers. 
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * <b>Detailed description of file:</b> <br>
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * APIs provided in this file cover the following functional blocks of SCU: <br>
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- GCU (APIs prefixed with XMC_SCU_GEN_) <br>
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Temperature Monitoring, Bootmode selection, CCU Start, Comparator configuration etc  <br>
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- CCU (APIs prefixed with XMC_SCU_CLOCK_) <br>
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Clock sources init, Clock tree init, Clock gating, Sleep Management etc <br>
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- RCU (APIs prefixed with XMC_SCU_RESET_) <br>
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Reset Init, Cause, Manual Reset Assert/Deassert <br>
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- INTERRUPT (APIs prefixed with XMC_SCU_INTERRUPT_) <br>
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Manual Assert/Deassert, Acknowledge etc <br>
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- PARITY (APIs prefixed with XMC_SCU_PARITY_) <br>
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Acknowledge etc <br>
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- HIBERNATION (APIs prefixed with XMC_SCU_HIB_) <br>
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Hibernation entry/exit config, entry/wakeup sequences, LPAC configuration etc <br>
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- TRAP (APIs prefixed with XMC_SCU_TRAP_) <br>
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Enable/Disable, Acknowledge etc <br>
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * HEADER FILES
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #include <xmc_scu.h>
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if UC_FAMILY == XMC4
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * MACROS
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define FOSCREF   (2500000UL)    /**< Oscillator reference frequency (fOSCREF) monitored by Oscilla
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define FREQ_1MHZ (1000000UL)    /**< Used during calculation. */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OFI_FREQUENCY
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OFI_FREQUENCY (24000000UL)    /**< Fast internal backup clock source. */
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OSI_FREQUENCY
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OSI_FREQUENCY (32768UL)    /**< Internal slow clock source. */
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OSCHP_FREQUENCY
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OSCHP_FREQUENCY (12000000U)    /**< External crystal High Precision Oscillator. */
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLLV_Msk | \
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLSP_Msk)  /**< Used to verify the OSC fr
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                           usable or not.*/
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_START_GROUP    (0UL)    /**< The ADC group whose channel input is compared 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_END_GROUP      (1UL)    /**< The ADC group whose channel input is compared 
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC end 
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_START_ADC_CHANNEL  (6UL)    /**< The ADC channel whose channel input is compare
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_END_ADC_CHANNEL    (7UL)    /**< The ADC channel whose channel input is compare
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC ends
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_GRPNUM(GROUP_NUM)   (((GROUP_NUM) == XMC_SCU_ORC_ADC_START_GROUP) || \
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         ((GROUP_NUM) == XMC_SCU_ORC_ADC_END_GROUP) ) /**< Used to v
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       end group num
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_CHNUM(CH_NUM)       (((CH_NUM) == XMC_SCU_ORC_START_ADC_CHANNEL) || \
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         ((CH_NUM) == XMC_SCU_ORC_END_ADC_CHANNEL) )  /**< Used to v
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       end channel n
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_INTERRUPT_EVENT_MAX            (32U)      /**< Maximum supported SCU events. */
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_HDCR_HIBIOSEL_Size (4U)
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN (0x2U)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB13V (0.0058F)
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB33V (0.0225F)
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * LOCAL DATA
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler_list[XMC_SCU_INTERRUPT_EVENT_MAX]; /**< For registe
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                         functions o
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                         occurrence.
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * LOCAL ROUTINES
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  #if defined(UC_ID)
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a non-weak function, which retrieves high precision external oscillator frequency. */
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (OSCHP_FREQUENCY);
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** static void XMC_SCU_lDelay(uint32_t cycles);
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API IMPLEMENTATION
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_lDelay(uint32_t delay)
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t i;
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   for (i = 0U; i < delay; ++i)
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     __NOP();
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable the SCU event */
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
  30              		.loc 1 223 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK |= (uint32_t)event;
  35              		.loc 1 224 3 view .LVU1
  36              		.loc 1 224 24 is_stmt 0 view .LVU2
  37 0000 024A     		ldr	r2, .L3
  38 0002 D36F     		ldr	r3, [r2, #124]
  39 0004 1843     		orrs	r0, r0, r3
  40              	.LVL1:
  41              		.loc 1 224 24 view .LVU3
  42 0006 D067     		str	r0, [r2, #124]
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
  43              		.loc 1 225 1 view .LVU4
  44 0008 7047     		bx	lr
  45              	.L4:
  46 000a 00BF     		.align	2
  47              	.L3:
  48 000c 00400050 		.word	1342193664
  49              		.cfi_endproc
  50              	.LFE163:
  52              		.section	.text.XMC_SCU_INTERRUPT_DisableEvent,"ax",%progbits
  53              		.align	1
  54              		.p2align 2,,3
  55              		.global	XMC_SCU_INTERRUPT_DisableEvent
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  59              		.fpu fpv4-sp-d16
  61              	XMC_SCU_INTERRUPT_DisableEvent:
  62              	.LVL2:
  63              	.LFB164:
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable the SCU event */
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
  64              		.loc 1 229 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 0
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		@ link register save eliminated.
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
  69              		.loc 1 230 3 view .LVU6
  70              		.loc 1 230 24 is_stmt 0 view .LVU7
  71 0000 024A     		ldr	r2, .L6
  72 0002 D36F     		ldr	r3, [r2, #124]
  73 0004 23EA0000 		bic	r0, r3, r0
  74              	.LVL3:
  75              		.loc 1 230 24 view .LVU8
  76 0008 D067     		str	r0, [r2, #124]
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
  77              		.loc 1 231 1 view .LVU9
  78 000a 7047     		bx	lr
  79              	.L7:
  80              		.align	2
  81              	.L6:
  82 000c 00400050 		.word	1342193664
  83              		.cfi_endproc
  84              	.LFE164:
  86              		.section	.text.XMC_SCU_INTERRUPT_TriggerEvent,"ax",%progbits
  87              		.align	1
  88              		.p2align 2,,3
  89              		.global	XMC_SCU_INTERRUPT_TriggerEvent
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu fpv4-sp-d16
  95              	XMC_SCU_INTERRUPT_TriggerEvent:
  96              	.LVL4:
  97              	.LFB165:
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to trigger the SCU event */
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
  98              		.loc 1 235 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRSET |= (uint32_t)event;
 103              		.loc 1 236 3 view .LVU11
 104              		.loc 1 236 24 is_stmt 0 view .LVU12
 105 0000 034A     		ldr	r2, .L9
 106 0002 D2F88430 		ldr	r3, [r2, #132]
 107 0006 1843     		orrs	r0, r0, r3
 108              	.LVL5:
 109              		.loc 1 236 24 view .LVU13
 110 0008 C2F88400 		str	r0, [r2, #132]
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 111              		.loc 1 237 1 view .LVU14
 112 000c 7047     		bx	lr
 113              	.L10:
 114 000e 00BF     		.align	2
 115              	.L9:
 116 0010 00400050 		.word	1342193664
 117              		.cfi_endproc
 118              	.LFE165:
 120              		.section	.text.XMC_SCU_INTERUPT_GetEventStatus,"ax",%progbits
 121              		.align	1
 122              		.p2align 2,,3
 123              		.global	XMC_SCU_INTERUPT_GetEventStatus
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 127              		.fpu fpv4-sp-d16
 129              	XMC_SCU_INTERUPT_GetEventStatus:
 130              	.LFB166:
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the SCU event status */
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 131              		.loc 1 241 1 is_stmt 1 view -0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 0, uses_anonymous_args = 0
 135              		@ link register save eliminated.
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_INTERRUPT->SRRAW);
 136              		.loc 1 242 3 view .LVU16
 137              		.loc 1 242 24 is_stmt 0 view .LVU17
 138 0000 014B     		ldr	r3, .L12
 139 0002 986F     		ldr	r0, [r3, #120]
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 140              		.loc 1 243 1 view .LVU18
 141 0004 7047     		bx	lr
 142              	.L13:
 143 0006 00BF     		.align	2
 144              	.L12:
 145 0008 00400050 		.word	1342193664
 146              		.cfi_endproc
 147              	.LFE166:
 149              		.section	.text.XMC_SCU_INTERRUPT_ClearEventStatus,"ax",%progbits
 150              		.align	1
 151              		.p2align 2,,3
 152              		.global	XMC_SCU_INTERRUPT_ClearEventStatus
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 156              		.fpu fpv4-sp-d16
 158              	XMC_SCU_INTERRUPT_ClearEventStatus:
 159              	.LVL6:
 160              	.LFB167:
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear the SCU event status */
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 161              		.loc 1 247 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRCLR = (uint32_t)event;
 166              		.loc 1 248 3 view .LVU20
 167              		.loc 1 248 24 is_stmt 0 view .LVU21
 168 0000 014B     		ldr	r3, .L15
 169 0002 C3F88000 		str	r0, [r3, #128]
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 170              		.loc 1 249 1 view .LVU22
 171 0006 7047     		bx	lr
 172              	.L16:
 173              		.align	2
 174              	.L15:
 175 0008 00400050 		.word	1342193664
 176              		.cfi_endproc
 177              	.LFE167:
 179              		.section	.text.XMC_SCU_GetBootMode,"ax",%progbits
 180              		.align	1
 181              		.p2align 2,,3
 182              		.global	XMC_SCU_GetBootMode
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu fpv4-sp-d16
 188              	XMC_SCU_GetBootMode:
 189              	.LFB168:
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the currently deployed device bootmode */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetBootMode(void)
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 190              		.loc 1 254 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		@ link register save eliminated.
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 195              		.loc 1 255 3 view .LVU24
 196              		.loc 1 255 32 is_stmt 0 view .LVU25
 197 0000 024B     		ldr	r3, .L18
 198 0002 1869     		ldr	r0, [r3, #16]
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 199              		.loc 1 256 1 view .LVU26
 200 0004 00F47060 		and	r0, r0, #3840
 201 0008 7047     		bx	lr
 202              	.L19:
 203 000a 00BF     		.align	2
 204              	.L18:
 205 000c 00400050 		.word	1342193664
 206              		.cfi_endproc
 207              	.LFE168:
 209              		.section	.text.XMC_SCU_SetBootMode,"ax",%progbits
 210              		.align	1
 211              		.p2align 2,,3
 212              		.global	XMC_SCU_SetBootMode
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 216              		.fpu fpv4-sp-d16
 218              	XMC_SCU_SetBootMode:
 219              	.LVL7:
 220              	.LFB169:
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program a new device bootmode */
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 221              		.loc 1 260 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		@ link register save eliminated.
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->STCON = (uint32_t)bootmode;
 226              		.loc 1 261 3 view .LVU28
 227              		.loc 1 261 22 is_stmt 0 view .LVU29
 228 0000 014B     		ldr	r3, .L21
 229 0002 1861     		str	r0, [r3, #16]
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 230              		.loc 1 262 1 view .LVU30
 231 0004 7047     		bx	lr
 232              	.L22:
 233 0006 00BF     		.align	2
 234              	.L21:
 235 0008 00400050 		.word	1342193664
 236              		.cfi_endproc
 237              	.LFE169:
 239              		.section	.text.XMC_SCU_ReadGPR,"ax",%progbits
 240              		.align	1
 241              		.p2align 2,,3
 242              		.global	XMC_SCU_ReadGPR
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 246              		.fpu fpv4-sp-d16
 248              	XMC_SCU_ReadGPR:
 249              	.LVL8:
 250              	.LFB170:
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to read from General purpose register */
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadGPR(const uint32_t index)
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 251              		.loc 1 266 1 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		@ link register save eliminated.
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->GPR[index]);
 256              		.loc 1 267 3 view .LVU32
 257              		.loc 1 267 27 is_stmt 0 view .LVU33
 258 0000 024B     		ldr	r3, .L24
 259 0002 8000     		lsls	r0, r0, #2
 260              	.LVL9:
 261              		.loc 1 267 27 view .LVU34
 262 0004 0344     		add	r3, r3, r0
 263 0006 5868     		ldr	r0, [r3, #4]
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 264              		.loc 1 268 1 view .LVU35
 265 0008 7047     		bx	lr
 266              	.L25:
 267 000a 00BF     		.align	2
 268              	.L24:
 269 000c 28400050 		.word	1342193704
 270              		.cfi_endproc
 271              	.LFE170:
 273              		.section	.text.XMC_SCU_WriteGPR,"ax",%progbits
 274              		.align	1
 275              		.p2align 2,,3
 276              		.global	XMC_SCU_WriteGPR
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 280              		.fpu fpv4-sp-d16
 282              	XMC_SCU_WriteGPR:
 283              	.LVL10:
 284              	.LFB171:
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to write to GPR */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 285              		.loc 1 272 1 is_stmt 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GPR[index] = data;
 290              		.loc 1 273 3 view .LVU37
 291              		.loc 1 273 27 is_stmt 0 view .LVU38
 292 0000 024B     		ldr	r3, .L27
 293 0002 8000     		lsls	r0, r0, #2
 294              	.LVL11:
 295              		.loc 1 273 27 view .LVU39
 296 0004 0344     		add	r3, r3, r0
 297 0006 5960     		str	r1, [r3, #4]
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 298              		.loc 1 274 1 view .LVU40
 299 0008 7047     		bx	lr
 300              	.L28:
 301 000a 00BF     		.align	2
 302              	.L27:
 303 000c 28400050 		.word	1342193704
 304              		.cfi_endproc
 305              	.LFE171:
 307              		.section	.text.XMC_SCU_EnableOutOfRangeComparator,"ax",%progbits
 308              		.align	1
 309              		.p2align 2,,3
 310              		.global	XMC_SCU_EnableOutOfRangeComparator
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 314              		.fpu fpv4-sp-d16
 316              	XMC_SCU_EnableOutOfRangeComparator:
 317              	.LVL12:
 318              	.LFB172:
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 319              		.loc 1 278 1 is_stmt 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323              		@ link register save eliminated.
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 324              		.loc 1 279 3 view .LVU42
 325              		.loc 1 279 97 view .LVU43
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel))
 326              		.loc 1 280 3 view .LVU44
 327              		.loc 1 280 100 view .LVU45
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 328              		.loc 1 282 3 view .LVU46
 329 0000 8000     		lsls	r0, r0, #2
 330              	.LVL13:
 331              		.loc 1 282 3 is_stmt 0 view .LVU47
 332 0002 00F1A040 		add	r0, r0, #1342177280
 333 0006 00F58040 		add	r0, r0, #16384
 334              		.loc 1 282 33 view .LVU48
 335 000a 0123     		movs	r3, #1
 336              		.loc 1 282 30 view .LVU49
 337 000c D0F8A020 		ldr	r2, [r0, #160]
 338              		.loc 1 282 33 view .LVU50
 339 0010 03FA01F1 		lsl	r1, r3, r1
 340              	.LVL14:
 341              		.loc 1 282 30 view .LVU51
 342 0014 1143     		orrs	r1, r1, r2
 343 0016 C0F8A010 		str	r1, [r0, #160]
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 344              		.loc 1 283 1 view .LVU52
 345 001a 7047     		bx	lr
 346              		.cfi_endproc
 347              	.LFE172:
 349              		.section	.text.XMC_SCU_DisableOutOfRangeComparator,"ax",%progbits
 350              		.align	1
 351              		.p2align 2,,3
 352              		.global	XMC_SCU_DisableOutOfRangeComparator
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu fpv4-sp-d16
 358              	XMC_SCU_DisableOutOfRangeComparator:
 359              	.LVL15:
 360              	.LFB173:
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 361              		.loc 1 287 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 366              		.loc 1 288 3 view .LVU54
 367              		.loc 1 288 99 view .LVU55
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel
 368              		.loc 1 289 3 view .LVU56
 369              		.loc 1 289 102 view .LVU57
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 370              		.loc 1 291 3 view .LVU58
 371 0000 8000     		lsls	r0, r0, #2
 372              	.LVL16:
 373              		.loc 1 291 3 is_stmt 0 view .LVU59
 374 0002 00F1A040 		add	r0, r0, #1342177280
 375 0006 00F58040 		add	r0, r0, #16384
 376              		.loc 1 291 49 view .LVU60
 377 000a 0122     		movs	r2, #1
 378              		.loc 1 291 30 view .LVU61
 379 000c D0F8A030 		ldr	r3, [r0, #160]
 380              		.loc 1 291 49 view .LVU62
 381 0010 02FA01F1 		lsl	r1, r2, r1
 382              	.LVL17:
 383              		.loc 1 291 30 view .LVU63
 384 0014 23EA0103 		bic	r3, r3, r1
 385 0018 C0F8A030 		str	r3, [r0, #160]
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 386              		.loc 1 292 1 view .LVU64
 387 001c 7047     		bx	lr
 388              		.cfi_endproc
 389              	.LFE173:
 391 001e 00BF     		.section	.text.XMC_SCU_CalibrateTemperatureSensor,"ax",%progbits
 392              		.align	1
 393              		.p2align 2,,3
 394              		.global	XMC_SCU_CalibrateTemperatureSensor
 395              		.syntax unified
 396              		.thumb
 397              		.thumb_func
 398              		.fpu fpv4-sp-d16
 400              	XMC_SCU_CalibrateTemperatureSensor:
 401              	.LVL18:
 402              	.LFB174:
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to calibrate temperature sensor */
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 403              		.loc 1 296 1 is_stmt 1 view -0
 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 0
 406              		@ frame_needed = 0, uses_anonymous_args = 0
 407              		@ link register save eliminated.
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 408              		.loc 1 297 3 view .LVU66
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 409              		.loc 1 298 41 is_stmt 0 view .LVU67
 410 0000 C902     		lsls	r1, r1, #11
 411              	.LVL19:
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 412              		.loc 1 297 23 view .LVU68
 413 0002 044B     		ldr	r3, .L32
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 414              		.loc 1 297 78 view .LVU69
 415 0004 41EA0011 		orr	r1, r1, r0, lsl #4
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 416              		.loc 1 299 77 view .LVU70
 417 0008 41F40801 		orr	r1, r1, #8912896
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 418              		.loc 1 297 23 view .LVU71
 419 000c C3F88C10 		str	r1, [r3, #140]
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 420              		.loc 1 301 1 view .LVU72
 421 0010 7047     		bx	lr
 422              	.L33:
 423 0012 00BF     		.align	2
 424              	.L32:
 425 0014 00400050 		.word	1342193664
 426              		.cfi_endproc
 427              	.LFE174:
 429              		.section	.text.XMC_SCU_EnableTemperatureSensor,"ax",%progbits
 430              		.align	1
 431              		.p2align 2,,3
 432              		.global	XMC_SCU_EnableTemperatureSensor
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 436              		.fpu fpv4-sp-d16
 438              	XMC_SCU_EnableTemperatureSensor:
 439              	.LFB175:
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable die temperature measurement by powering the DTS module. */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableTemperatureSensor(void)
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 440              		.loc 1 304 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444              		@ link register save eliminated.
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 445              		.loc 1 305 3 view .LVU74
 446              		.loc 1 305 23 is_stmt 0 view .LVU75
 447 0000 034A     		ldr	r2, .L35
 448 0002 D2F88C30 		ldr	r3, [r2, #140]
 449 0006 23F00103 		bic	r3, r3, #1
 450 000a C2F88C30 		str	r3, [r2, #140]
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 451              		.loc 1 306 1 view .LVU76
 452 000e 7047     		bx	lr
 453              	.L36:
 454              		.align	2
 455              	.L35:
 456 0010 00400050 		.word	1342193664
 457              		.cfi_endproc
 458              	.LFE175:
 460              		.section	.text.XMC_SCU_DisableTemperatureSensor,"ax",%progbits
 461              		.align	1
 462              		.p2align 2,,3
 463              		.global	XMC_SCU_DisableTemperatureSensor
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu fpv4-sp-d16
 469              	XMC_SCU_DisableTemperatureSensor:
 470              	.LFB176:
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable die temperature measurement by powering the DTS module off. */
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableTemperatureSensor(void)
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 471              		.loc 1 310 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 476              		.loc 1 311 3 view .LVU78
 477              		.loc 1 311 23 is_stmt 0 view .LVU79
 478 0000 034A     		ldr	r2, .L38
 479 0002 D2F88C30 		ldr	r3, [r2, #140]
 480 0006 43F00103 		orr	r3, r3, #1
 481 000a C2F88C30 		str	r3, [r2, #140]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 482              		.loc 1 312 1 view .LVU80
 483 000e 7047     		bx	lr
 484              	.L39:
 485              		.align	2
 486              	.L38:
 487 0010 00400050 		.word	1342193664
 488              		.cfi_endproc
 489              	.LFE176:
 491              		.section	.text.XMC_SCU_IsTemperatureSensorEnabled,"ax",%progbits
 492              		.align	1
 493              		.p2align 2,,3
 494              		.global	XMC_SCU_IsTemperatureSensorEnabled
 495              		.syntax unified
 496              		.thumb
 497              		.thumb_func
 498              		.fpu fpv4-sp-d16
 500              	XMC_SCU_IsTemperatureSensorEnabled:
 501              	.LFB177:
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to provide the die temperature sensor power status. */
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorEnabled(void)
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 502              		.loc 1 316 1 is_stmt 1 view -0
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 0
 505              		@ frame_needed = 0, uses_anonymous_args = 0
 506              		@ link register save eliminated.
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 507              		.loc 1 317 3 view .LVU82
 508              		.loc 1 317 23 is_stmt 0 view .LVU83
 509 0000 034B     		ldr	r3, .L41
 510 0002 D3F88C00 		ldr	r0, [r3, #140]
 511              		.loc 1 317 62 view .LVU84
 512 0006 C043     		mvns	r0, r0
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 513              		.loc 1 318 1 view .LVU85
 514 0008 00F00100 		and	r0, r0, #1
 515 000c 7047     		bx	lr
 516              	.L42:
 517 000e 00BF     		.align	2
 518              	.L41:
 519 0010 00400050 		.word	1342193664
 520              		.cfi_endproc
 521              	.LFE177:
 523              		.section	.text.XMC_SCU_IsTemperatureSensorReady,"ax",%progbits
 524              		.align	1
 525              		.p2align 2,,3
 526              		.global	XMC_SCU_IsTemperatureSensorReady
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 530              		.fpu fpv4-sp-d16
 532              	XMC_SCU_IsTemperatureSensorReady:
 533              	.LFB178:
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check if the die temperature sensor is ready to start a measurement. */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorReady(void)
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 534              		.loc 1 322 1 is_stmt 1 view -0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 0
 537              		@ frame_needed = 0, uses_anonymous_args = 0
 538              		@ link register save eliminated.
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 539              		.loc 1 323 3 view .LVU87
 540              		.loc 1 323 23 is_stmt 0 view .LVU88
 541 0000 024B     		ldr	r3, .L44
 542 0002 D3F89000 		ldr	r0, [r3, #144]
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 543              		.loc 1 324 1 view .LVU89
 544 0006 C0F38030 		ubfx	r0, r0, #14, #1
 545 000a 7047     		bx	lr
 546              	.L45:
 547              		.align	2
 548              	.L44:
 549 000c 00400050 		.word	1342193664
 550              		.cfi_endproc
 551              	.LFE178:
 553              		.section	.text.XMC_SCU_StartTemperatureMeasurement,"ax",%progbits
 554              		.align	1
 555              		.p2align 2,,3
 556              		.global	XMC_SCU_StartTemperatureMeasurement
 557              		.syntax unified
 558              		.thumb
 559              		.thumb_func
 560              		.fpu fpv4-sp-d16
 562              	XMC_SCU_StartTemperatureMeasurement:
 563              	.LFB179:
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to start device temperature measurements */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 564              		.loc 1 327 1 is_stmt 1 view -0
 565              		.cfi_startproc
 566              		@ args = 0, pretend = 0, frame = 0
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 568              		@ link register save eliminated.
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 569              		.loc 1 328 3 view .LVU91
 570              	.LVL20:
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 571              		.loc 1 330 3 view .LVU92
 572              	.LBB52:
 573              	.LBI52:
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 574              		.loc 1 315 6 view .LVU93
 575              	.LBB53:
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 576              		.loc 1 317 3 view .LVU94
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 577              		.loc 1 317 23 is_stmt 0 view .LVU95
 578 0000 084B     		ldr	r3, .L49
 579              	.LBE53:
 580              	.LBE52:
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorBusy() == true)
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_BUSY;
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* And start the measurement */
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 581              		.loc 1 341 23 view .LVU96
 582 0002 084A     		ldr	r2, .L49
 583              	.LBB55:
 584              	.LBB54:
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 585              		.loc 1 317 23 view .LVU97
 586 0004 D3F88C00 		ldr	r0, [r3, #140]
 587              	.LVL21:
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 588              		.loc 1 317 23 view .LVU98
 589              	.LBE54:
 590              	.LBE55:
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 591              		.loc 1 335 3 is_stmt 1 view .LVU99
 592              	.LBB56:
 593              	.LBI56:
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (status);
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the temperature measured */
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetTemperatureMeasurement(void)
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t temperature;
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     temperature = 0x7FFFFFFFUL;
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((uint32_t)temperature);
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to know whether Die temperature sensor is busy */
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorBusy(void)
 594              		.loc 1 364 6 view .LVU100
 595              	.LBB57:
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 596              		.loc 1 366 3 view .LVU101
 597              		.loc 1 366 23 is_stmt 0 view .LVU102
 598 0008 D3F89030 		ldr	r3, [r3, #144]
 599              	.LBE57:
 600              	.LBE56:
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 601              		.loc 1 335 6 view .LVU103
 602 000c 1B04     		lsls	r3, r3, #16
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 603              		.loc 1 341 23 view .LVU104
 604 000e D2F88C30 		ldr	r3, [r2, #140]
 605 0012 43F00203 		orr	r3, r3, #2
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 606              		.loc 1 328 20 view .LVU105
 607 0016 54BF     		ite	pl
 608 0018 00F00100 		andpl	r0, r0, #1
 609              	.LVL22:
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 610              		.loc 1 337 12 view .LVU106
 611 001c 0220     		movmi	r0, #2
 612              	.LVL23:
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 613              		.loc 1 341 3 is_stmt 1 view .LVU107
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 614              		.loc 1 341 23 is_stmt 0 view .LVU108
 615 001e C2F88C30 		str	r3, [r2, #140]
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 616              		.loc 1 343 3 is_stmt 1 view .LVU109
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 617              		.loc 1 344 1 is_stmt 0 view .LVU110
 618 0022 7047     		bx	lr
 619              	.L50:
 620              		.align	2
 621              	.L49:
 622 0024 00400050 		.word	1342193664
 623              		.cfi_endproc
 624              	.LFE179:
 626              		.section	.text.XMC_SCU_GetTemperatureMeasurement,"ax",%progbits
 627              		.align	1
 628              		.p2align 2,,3
 629              		.global	XMC_SCU_GetTemperatureMeasurement
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv4-sp-d16
 635              	XMC_SCU_GetTemperatureMeasurement:
 636              	.LFB180:
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t temperature;
 637              		.loc 1 348 1 is_stmt 1 view -0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 0
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641              		@ link register save eliminated.
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 642              		.loc 1 349 3 view .LVU112
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 643              		.loc 1 351 3 view .LVU113
 644              	.LBB58:
 645              	.LBI58:
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 646              		.loc 1 315 6 view .LVU114
 647              	.LBB59:
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 648              		.loc 1 317 3 view .LVU115
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 649              		.loc 1 317 23 is_stmt 0 view .LVU116
 650 0000 054B     		ldr	r3, .L54
 651 0002 D3F88C20 		ldr	r2, [r3, #140]
 652              	.LBE59:
 653              	.LBE58:
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 654              		.loc 1 351 6 view .LVU117
 655 0006 D207     		lsls	r2, r2, #31
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 656              		.loc 1 357 5 is_stmt 1 view .LVU118
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 657              		.loc 1 357 42 is_stmt 0 view .LVU119
 658 0008 5ABF     		itte	pl
 659 000a D3F89000 		ldrpl	r0, [r3, #144]
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 660              		.loc 1 357 17 view .LVU120
 661 000e C0F30900 		ubfxpl	r0, r0, #0, #10
 662              	.LVL24:
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 663              		.loc 1 353 17 view .LVU121
 664 0012 6FF00040 		mvnmi	r0, #-2147483648
 665              	.LVL25:
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 666              		.loc 1 360 3 is_stmt 1 view .LVU122
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 667              		.loc 1 361 1 is_stmt 0 view .LVU123
 668 0016 7047     		bx	lr
 669              	.L55:
 670              		.align	2
 671              	.L54:
 672 0018 00400050 		.word	1342193664
 673              		.cfi_endproc
 674              	.LFE180:
 676              		.section	.text.XMC_SCU_IsTemperatureSensorBusy,"ax",%progbits
 677              		.align	1
 678              		.p2align 2,,3
 679              		.global	XMC_SCU_IsTemperatureSensorBusy
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 683              		.fpu fpv4-sp-d16
 685              	XMC_SCU_IsTemperatureSensorBusy:
 686              	.LFB181:
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 687              		.loc 1 365 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		@ link register save eliminated.
 692              		.loc 1 366 3 view .LVU125
 693              		.loc 1 366 23 is_stmt 0 view .LVU126
 694 0000 024B     		ldr	r3, .L57
 695 0002 D3F89000 		ldr	r0, [r3, #144]
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 696              		.loc 1 367 1 view .LVU127
 697 0006 C0F3C030 		ubfx	r0, r0, #15, #1
 698 000a 7047     		bx	lr
 699              	.L58:
 700              		.align	2
 701              	.L57:
 702 000c 00400050 		.word	1342193664
 703              		.cfi_endproc
 704              	.LFE181:
 706              		.section	.text.XMC_SCU_WriteToRetentionMemory,"ax",%progbits
 707              		.align	1
 708              		.p2align 2,,3
 709              		.global	XMC_SCU_WriteToRetentionMemory
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 713              		.fpu fpv4-sp-d16
 715              	XMC_SCU_WriteToRetentionMemory:
 716              	.LVL26:
 717              	.LFB182:
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(SCU_GENERAL_DTEMPLIM_LOWER_Msk) && defined(SCU_GENERAL_DTEMPLIM_UPPER_Msk)
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone past the ceiling */
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HighTemperature(void)
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_OVERFL_Msk;
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program raw values of temperature limits into the DTS */
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp)
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Power up the DTS module */
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~SCU_GENERAL_DTSCON_PWD_Msk;
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = 0;
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = (lower_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk);
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM |= (uint32_t)((upper_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk) << SCU_GENERAL_
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone below the stipulated limit */
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_LowTemperature(void)
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_UNDERFL_Msk;
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif  
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to write into Retention memory in hibernate domain */
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 718              		.loc 1 455 1 is_stmt 1 view -0
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 0
 721              		@ frame_needed = 0, uses_anonymous_args = 0
 722              		@ link register save eliminated.
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 723              		.loc 1 456 3 view .LVU129
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 724              		.loc 1 459 3 view .LVU130
 725              		.loc 1 459 31 is_stmt 0 view .LVU131
 726 0000 0004     		lsls	r0, r0, #16
 727              	.LVL27:
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Write desired data into RMDATA register */  
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMDATA = data;
 728              		.loc 1 465 23 view .LVU132
 729 0002 074A     		ldr	r2, .L62
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 730              		.loc 1 459 9 view .LVU133
 731 0004 00F47020 		and	r0, r0, #983040
 732              	.LVL28:
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 733              		.loc 1 462 3 is_stmt 1 view .LVU134
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 734              		.loc 1 462 9 is_stmt 0 view .LVU135
 735 0008 40F00100 		orr	r0, r0, #1
 736              	.LVL29:
 737              		.loc 1 465 3 is_stmt 1 view .LVU136
 738              		.loc 1 465 23 is_stmt 0 view .LVU137
 739 000c C2F8CC10 		str	r1, [r2, #204]
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Write address & direction of transfer into RMACR register */  
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 740              		.loc 1 468 3 is_stmt 1 view .LVU138
 741              		.loc 1 468 22 is_stmt 0 view .LVU139
 742 0010 C2F8C800 		str	r0, [r2, #200]
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 743              		.loc 1 471 3 is_stmt 1 view .LVU140
 744              	.L60:
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 745              		.loc 1 473 3 discriminator 1 view .LVU141
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 746              		.loc 1 471 8 discriminator 1 view .LVU142
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 747              		.loc 1 471 21 is_stmt 0 discriminator 1 view .LVU143
 748 0014 D2F8C430 		ldr	r3, [r2, #196]
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 749              		.loc 1 471 8 discriminator 1 view .LVU144
 750 0018 9B04     		lsls	r3, r3, #18
 751 001a FBD4     		bmi	.L60
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 752              		.loc 1 474 1 view .LVU145
 753 001c 7047     		bx	lr
 754              	.L63:
 755 001e 00BF     		.align	2
 756              	.L62:
 757 0020 00400050 		.word	1342193664
 758              		.cfi_endproc
 759              	.LFE182:
 761              		.section	.text.XMC_SCU_ReadFromRetentionMemory,"ax",%progbits
 762              		.align	1
 763              		.p2align 2,,3
 764              		.global	XMC_SCU_ReadFromRetentionMemory
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 768              		.fpu fpv4-sp-d16
 770              	XMC_SCU_ReadFromRetentionMemory:
 771              	.LVL30:
 772              	.LFB183:
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to read from Retention memory in hibernate domain */
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 773              		.loc 1 478 1 is_stmt 1 view -0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 0
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777              		@ link register save eliminated.
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 778              		.loc 1 479 3 view .LVU147
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 779              		.loc 1 482 3 view .LVU148
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Writing an adress & direction of transfer into RMACR register */  
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 780              		.loc 1 488 22 is_stmt 0 view .LVU149
 781 0000 064A     		ldr	r2, .L67
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 782              		.loc 1 482 31 view .LVU150
 783 0002 0004     		lsls	r0, r0, #16
 784              	.LVL31:
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 785              		.loc 1 482 9 view .LVU151
 786 0004 00F47020 		and	r0, r0, #983040
 787              	.LVL32:
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 788              		.loc 1 485 3 is_stmt 1 view .LVU152
 789              		.loc 1 488 3 view .LVU153
 790              		.loc 1 488 22 is_stmt 0 view .LVU154
 791 0008 C2F8C800 		str	r0, [r2, #200]
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 792              		.loc 1 491 3 is_stmt 1 view .LVU155
 793              	.L65:
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 794              		.loc 1 493 3 discriminator 1 view .LVU156
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 795              		.loc 1 491 8 discriminator 1 view .LVU157
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 796              		.loc 1 491 21 is_stmt 0 discriminator 1 view .LVU158
 797 000c D2F8C430 		ldr	r3, [r2, #196]
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 798              		.loc 1 491 8 discriminator 1 view .LVU159
 799 0010 9B04     		lsls	r3, r3, #18
 800 0012 FBD4     		bmi	.L65
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->RMDATA);
 801              		.loc 1 495 3 is_stmt 1 view .LVU160
 802              		.loc 1 495 22 is_stmt 0 view .LVU161
 803 0014 D2F8CC00 		ldr	r0, [r2, #204]
 804              	.LVL33:
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 805              		.loc 1 496 1 view .LVU162
 806 0018 7047     		bx	lr
 807              	.L68:
 808 001a 00BF     		.align	2
 809              	.L67:
 810 001c 00400050 		.word	1342193664
 811              		.cfi_endproc
 812              	.LFE183:
 814              		.section	.text.XMC_SCU_TRAP_Enable,"ax",%progbits
 815              		.align	1
 816              		.p2align 2,,3
 817              		.global	XMC_SCU_TRAP_Enable
 818              		.syntax unified
 819              		.thumb
 820              		.thumb_func
 821              		.fpu fpv4-sp-d16
 823              	XMC_SCU_TRAP_Enable:
 824              	.LVL34:
 825              	.LFB185:
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to initialize the clock tree */
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.n_div != 0) &&
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", (config->syspll_config.k_div != 0) &&
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL) ||
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_OFI)) &&
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_oscu
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_EnableHibernateDomain();
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->enable_osculp == true)
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableLowPowerOscillator();
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->enable_oschp == true)
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_DisableSystemPll();
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableSystemPll();
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.p_div,
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.n_div,
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.k_div);
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* use SYSPLL? */
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable a trap source */
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Enable(const uint32_t trap)
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 826              		.loc 1 577 1 is_stmt 1 view -0
 827              		.cfi_startproc
 828              		@ args = 0, pretend = 0, frame = 0
 829              		@ frame_needed = 0, uses_anonymous_args = 0
 830              		@ link register save eliminated.
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 831              		.loc 1 578 3 view .LVU164
 832              		.loc 1 578 21 is_stmt 0 view .LVU165
 833 0000 024A     		ldr	r2, .L70
 834 0002 936E     		ldr	r3, [r2, #104]
 835 0004 23EA0000 		bic	r0, r3, r0
 836              	.LVL35:
 837              		.loc 1 578 21 view .LVU166
 838 0008 9066     		str	r0, [r2, #104]
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 839              		.loc 1 579 1 view .LVU167
 840 000a 7047     		bx	lr
 841              	.L71:
 842              		.align	2
 843              	.L70:
 844 000c 00410050 		.word	1342193920
 845              		.cfi_endproc
 846              	.LFE185:
 848              		.section	.text.XMC_SCU_TRAP_Disable,"ax",%progbits
 849              		.align	1
 850              		.p2align 2,,3
 851              		.global	XMC_SCU_TRAP_Disable
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 855              		.fpu fpv4-sp-d16
 857              	XMC_SCU_TRAP_Disable:
 858              	.LVL36:
 859              	.LFB186:
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable a trap source */
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Disable(const uint32_t trap)
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 860              		.loc 1 583 1 is_stmt 1 view -0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864              		@ link register save eliminated.
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 865              		.loc 1 584 3 view .LVU169
 866              		.loc 1 584 21 is_stmt 0 view .LVU170
 867 0000 024A     		ldr	r2, .L73
 868 0002 936E     		ldr	r3, [r2, #104]
 869 0004 1843     		orrs	r0, r0, r3
 870              	.LVL37:
 871              		.loc 1 584 21 view .LVU171
 872 0006 9066     		str	r0, [r2, #104]
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 873              		.loc 1 585 1 view .LVU172
 874 0008 7047     		bx	lr
 875              	.L74:
 876 000a 00BF     		.align	2
 877              	.L73:
 878 000c 00410050 		.word	1342193920
 879              		.cfi_endproc
 880              	.LFE186:
 882              		.section	.text.XMC_SCU_TRAP_GetStatus,"ax",%progbits
 883              		.align	1
 884              		.p2align 2,,3
 885              		.global	XMC_SCU_TRAP_GetStatus
 886              		.syntax unified
 887              		.thumb
 888              		.thumb_func
 889              		.fpu fpv4-sp-d16
 891              	XMC_SCU_TRAP_GetStatus:
 892              	.LFB187:
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if a trap source has generated event */
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_TRAP_GetStatus(void)
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 893              		.loc 1 589 1 is_stmt 1 view -0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897              		@ link register save eliminated.
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_TRAP->TRAPRAW);
 898              		.loc 1 590 3 view .LVU174
 899              		.loc 1 590 19 is_stmt 0 view .LVU175
 900 0000 014B     		ldr	r3, .L76
 901 0002 586E     		ldr	r0, [r3, #100]
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 902              		.loc 1 591 1 view .LVU176
 903 0004 7047     		bx	lr
 904              	.L77:
 905 0006 00BF     		.align	2
 906              	.L76:
 907 0008 00410050 		.word	1342193920
 908              		.cfi_endproc
 909              	.LFE187:
 911              		.section	.text.XMC_SCU_TRAP_Trigger,"ax",%progbits
 912              		.align	1
 913              		.p2align 2,,3
 914              		.global	XMC_SCU_TRAP_Trigger
 915              		.syntax unified
 916              		.thumb
 917              		.thumb_func
 918              		.fpu fpv4-sp-d16
 920              	XMC_SCU_TRAP_Trigger:
 921              	.LVL38:
 922              	.LFB188:
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually trigger a trap event */
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Trigger(const uint32_t trap)
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 923              		.loc 1 595 1 is_stmt 1 view -0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              		@ link register save eliminated.
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPSET = (uint32_t)trap;
 928              		.loc 1 596 3 view .LVU178
 929              		.loc 1 596 21 is_stmt 0 view .LVU179
 930 0000 014B     		ldr	r3, .L79
 931 0002 1867     		str	r0, [r3, #112]
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 932              		.loc 1 597 1 view .LVU180
 933 0004 7047     		bx	lr
 934              	.L80:
 935 0006 00BF     		.align	2
 936              	.L79:
 937 0008 00410050 		.word	1342193920
 938              		.cfi_endproc
 939              	.LFE188:
 941              		.section	.text.XMC_SCU_TRAP_ClearStatus,"ax",%progbits
 942              		.align	1
 943              		.p2align 2,,3
 944              		.global	XMC_SCU_TRAP_ClearStatus
 945              		.syntax unified
 946              		.thumb
 947              		.thumb_func
 948              		.fpu fpv4-sp-d16
 950              	XMC_SCU_TRAP_ClearStatus:
 951              	.LVL39:
 952              	.LFB189:
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear a trap event */
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 953              		.loc 1 601 1 is_stmt 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957              		@ link register save eliminated.
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPCLR = (uint32_t)trap;
 958              		.loc 1 602 3 view .LVU182
 959              		.loc 1 602 21 is_stmt 0 view .LVU183
 960 0000 014B     		ldr	r3, .L82
 961 0002 D866     		str	r0, [r3, #108]
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 962              		.loc 1 603 1 view .LVU184
 963 0004 7047     		bx	lr
 964              	.L83:
 965 0006 00BF     		.align	2
 966              	.L82:
 967 0008 00410050 		.word	1342193920
 968              		.cfi_endproc
 969              	.LFE189:
 971              		.section	.text.XMC_SCU_PARITY_ClearStatus,"ax",%progbits
 972              		.align	1
 973              		.p2align 2,,3
 974              		.global	XMC_SCU_PARITY_ClearStatus
 975              		.syntax unified
 976              		.thumb
 977              		.thumb_func
 978              		.fpu fpv4-sp-d16
 980              	XMC_SCU_PARITY_ClearStatus:
 981              	.LVL40:
 982              	.LFB190:
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear parity error event */
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 983              		.loc 1 607 1 is_stmt 1 view -0
 984              		.cfi_startproc
 985              		@ args = 0, pretend = 0, frame = 0
 986              		@ frame_needed = 0, uses_anonymous_args = 0
 987              		@ link register save eliminated.
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 988              		.loc 1 608 3 view .LVU186
 989              		.loc 1 608 22 is_stmt 0 view .LVU187
 990 0000 024A     		ldr	r2, .L85
 991 0002 136D     		ldr	r3, [r2, #80]
 992 0004 1843     		orrs	r0, r0, r3
 993              	.LVL41:
 994              		.loc 1 608 22 view .LVU188
 995 0006 1065     		str	r0, [r2, #80]
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 996              		.loc 1 609 1 view .LVU189
 997 0008 7047     		bx	lr
 998              	.L86:
 999 000a 00BF     		.align	2
 1000              	.L85:
 1001 000c 00410050 		.word	1342193920
 1002              		.cfi_endproc
 1003              	.LFE190:
 1005              		.section	.text.XMC_SCU_PARITY_GetStatus,"ax",%progbits
 1006              		.align	1
 1007              		.p2align 2,,3
 1008              		.global	XMC_SCU_PARITY_GetStatus
 1009              		.syntax unified
 1010              		.thumb
 1011              		.thumb_func
 1012              		.fpu fpv4-sp-d16
 1014              	XMC_SCU_PARITY_GetStatus:
 1015              	.LFB191:
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if the specified parity error has occured or not */
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_PARITY_GetStatus(void)
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1016              		.loc 1 613 1 is_stmt 1 view -0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 0
 1019              		@ frame_needed = 0, uses_anonymous_args = 0
 1020              		@ link register save eliminated.
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_PARITY->PEFLAG);
 1021              		.loc 1 614 3 view .LVU191
 1022              		.loc 1 614 21 is_stmt 0 view .LVU192
 1023 0000 014B     		ldr	r3, .L88
 1024 0002 186D     		ldr	r0, [r3, #80]
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** } 
 1025              		.loc 1 615 1 view .LVU193
 1026 0004 7047     		bx	lr
 1027              	.L89:
 1028 0006 00BF     		.align	2
 1029              	.L88:
 1030 0008 00410050 		.word	1342193920
 1031              		.cfi_endproc
 1032              	.LFE191:
 1034              		.section	.text.XMC_SCU_PARITY_Enable,"ax",%progbits
 1035              		.align	1
 1036              		.p2align 2,,3
 1037              		.global	XMC_SCU_PARITY_Enable
 1038              		.syntax unified
 1039              		.thumb
 1040              		.thumb_func
 1041              		.fpu fpv4-sp-d16
 1043              	XMC_SCU_PARITY_Enable:
 1044              	.LVL42:
 1045              	.LFB192:
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable parity error checking for the selected on-chip RAM type */
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Enable(const uint32_t memory)
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1046              		.loc 1 619 1 is_stmt 1 view -0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 0
 1049              		@ frame_needed = 0, uses_anonymous_args = 0
 1050              		@ link register save eliminated.
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN |= (uint32_t)memory; 
 1051              		.loc 1 620 3 view .LVU195
 1052              		.loc 1 620 20 is_stmt 0 view .LVU196
 1053 0000 024A     		ldr	r2, .L91
 1054 0002 D36B     		ldr	r3, [r2, #60]
 1055 0004 1843     		orrs	r0, r0, r3
 1056              	.LVL43:
 1057              		.loc 1 620 20 view .LVU197
 1058 0006 D063     		str	r0, [r2, #60]
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1059              		.loc 1 621 1 view .LVU198
 1060 0008 7047     		bx	lr
 1061              	.L92:
 1062 000a 00BF     		.align	2
 1063              	.L91:
 1064 000c 00410050 		.word	1342193920
 1065              		.cfi_endproc
 1066              	.LFE192:
 1068              		.section	.text.XMC_SCU_PARITY_Disable,"ax",%progbits
 1069              		.align	1
 1070              		.p2align 2,,3
 1071              		.global	XMC_SCU_PARITY_Disable
 1072              		.syntax unified
 1073              		.thumb
 1074              		.thumb_func
 1075              		.fpu fpv4-sp-d16
 1077              	XMC_SCU_PARITY_Disable:
 1078              	.LVL44:
 1079              	.LFB193:
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable parity error checking for the selected on-chip RAM type */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Disable(const uint32_t memory)
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1080              		.loc 1 625 1 is_stmt 1 view -0
 1081              		.cfi_startproc
 1082              		@ args = 0, pretend = 0, frame = 0
 1083              		@ frame_needed = 0, uses_anonymous_args = 0
 1084              		@ link register save eliminated.
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN &= (uint32_t)~memory; 
 1085              		.loc 1 626 3 view .LVU200
 1086              		.loc 1 626 20 is_stmt 0 view .LVU201
 1087 0000 024A     		ldr	r2, .L94
 1088 0002 D36B     		ldr	r3, [r2, #60]
 1089 0004 23EA0000 		bic	r0, r3, r0
 1090              	.LVL45:
 1091              		.loc 1 626 20 view .LVU202
 1092 0008 D063     		str	r0, [r2, #60]
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1093              		.loc 1 627 1 view .LVU203
 1094 000a 7047     		bx	lr
 1095              	.L95:
 1096              		.align	2
 1097              	.L94:
 1098 000c 00410050 		.word	1342193920
 1099              		.cfi_endproc
 1100              	.LFE193:
 1102              		.section	.text.XMC_SCU_PARITY_EnableTrapGeneration,"ax",%progbits
 1103              		.align	1
 1104              		.p2align 2,,3
 1105              		.global	XMC_SCU_PARITY_EnableTrapGeneration
 1106              		.syntax unified
 1107              		.thumb
 1108              		.thumb_func
 1109              		.fpu fpv4-sp-d16
 1111              	XMC_SCU_PARITY_EnableTrapGeneration:
 1112              	.LVL46:
 1113              	.LFB194:
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable trap assertion for the parity error source */
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1114              		.loc 1 631 1 is_stmt 1 view -0
 1115              		.cfi_startproc
 1116              		@ args = 0, pretend = 0, frame = 0
 1117              		@ frame_needed = 0, uses_anonymous_args = 0
 1118              		@ link register save eliminated.
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE |= (uint32_t)memory; 
 1119              		.loc 1 632 3 view .LVU205
 1120              		.loc 1 632 20 is_stmt 0 view .LVU206
 1121 0000 024A     		ldr	r2, .L97
 1122 0002 536C     		ldr	r3, [r2, #68]
 1123 0004 1843     		orrs	r0, r0, r3
 1124              	.LVL47:
 1125              		.loc 1 632 20 view .LVU207
 1126 0006 5064     		str	r0, [r2, #68]
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1127              		.loc 1 633 1 view .LVU208
 1128 0008 7047     		bx	lr
 1129              	.L98:
 1130 000a 00BF     		.align	2
 1131              	.L97:
 1132 000c 00410050 		.word	1342193920
 1133              		.cfi_endproc
 1134              	.LFE194:
 1136              		.section	.text.XMC_SCU_PARITY_DisableTrapGeneration,"ax",%progbits
 1137              		.align	1
 1138              		.p2align 2,,3
 1139              		.global	XMC_SCU_PARITY_DisableTrapGeneration
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1143              		.fpu fpv4-sp-d16
 1145              	XMC_SCU_PARITY_DisableTrapGeneration:
 1146              	.LVL48:
 1147              	.LFB195:
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable the assertion of trap for the parity error source */
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1148              		.loc 1 637 1 is_stmt 1 view -0
 1149              		.cfi_startproc
 1150              		@ args = 0, pretend = 0, frame = 0
 1151              		@ frame_needed = 0, uses_anonymous_args = 0
 1152              		@ link register save eliminated.
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE &= (uint32_t)~memory; 
 1153              		.loc 1 638 3 view .LVU210
 1154              		.loc 1 638 20 is_stmt 0 view .LVU211
 1155 0000 024A     		ldr	r2, .L100
 1156 0002 536C     		ldr	r3, [r2, #68]
 1157 0004 23EA0000 		bic	r0, r3, r0
 1158              	.LVL49:
 1159              		.loc 1 638 20 view .LVU212
 1160 0008 5064     		str	r0, [r2, #68]
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1161              		.loc 1 639 1 view .LVU213
 1162 000a 7047     		bx	lr
 1163              	.L101:
 1164              		.align	2
 1165              	.L100:
 1166 000c 00410050 		.word	1342193920
 1167              		.cfi_endproc
 1168              	.LFE195:
 1170              		.section	.text.XMC_SCU_INTERRUPT_EnableNmiRequest,"ax",%progbits
 1171              		.align	1
 1172              		.p2align 2,,3
 1173              		.global	XMC_SCU_INTERRUPT_EnableNmiRequest
 1174              		.syntax unified
 1175              		.thumb
 1176              		.thumb_func
 1177              		.fpu fpv4-sp-d16
 1179              	XMC_SCU_INTERRUPT_EnableNmiRequest:
 1180              	.LVL50:
 1181              	.LFB196:
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Enables a NMI source */
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1182              		.loc 1 643 1 is_stmt 1 view -0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 0
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 1187              		.loc 1 644 3 view .LVU215
 1188              		.loc 1 644 27 is_stmt 0 view .LVU216
 1189 0000 034A     		ldr	r2, .L103
 1190 0002 D2F88830 		ldr	r3, [r2, #136]
 1191 0006 1843     		orrs	r0, r0, r3
 1192              	.LVL51:
 1193              		.loc 1 644 27 view .LVU217
 1194 0008 C2F88800 		str	r0, [r2, #136]
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1195              		.loc 1 645 1 view .LVU218
 1196 000c 7047     		bx	lr
 1197              	.L104:
 1198 000e 00BF     		.align	2
 1199              	.L103:
 1200 0010 00400050 		.word	1342193664
 1201              		.cfi_endproc
 1202              	.LFE196:
 1204              		.section	.text.XMC_SCU_INTERRUPT_DisableNmiRequest,"ax",%progbits
 1205              		.align	1
 1206              		.p2align 2,,3
 1207              		.global	XMC_SCU_INTERRUPT_DisableNmiRequest
 1208              		.syntax unified
 1209              		.thumb
 1210              		.thumb_func
 1211              		.fpu fpv4-sp-d16
 1213              	XMC_SCU_INTERRUPT_DisableNmiRequest:
 1214              	.LVL52:
 1215              	.LFB197:
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Disables a NMI source */
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1216              		.loc 1 649 1 is_stmt 1 view -0
 1217              		.cfi_startproc
 1218              		@ args = 0, pretend = 0, frame = 0
 1219              		@ frame_needed = 0, uses_anonymous_args = 0
 1220              		@ link register save eliminated.
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 1221              		.loc 1 650 3 view .LVU220
 1222              		.loc 1 650 27 is_stmt 0 view .LVU221
 1223 0000 034A     		ldr	r2, .L106
 1224 0002 D2F88830 		ldr	r3, [r2, #136]
 1225 0006 23EA0000 		bic	r0, r3, r0
 1226              	.LVL53:
 1227              		.loc 1 650 27 view .LVU222
 1228 000a C2F88800 		str	r0, [r2, #136]
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1229              		.loc 1 651 1 view .LVU223
 1230 000e 7047     		bx	lr
 1231              	.L107:
 1232              		.align	2
 1233              	.L106:
 1234 0010 00400050 		.word	1342193664
 1235              		.cfi_endproc
 1236              	.LFE197:
 1238              		.section	.text.XMC_SCU_RESET_AssertPeripheralReset,"ax",%progbits
 1239              		.align	1
 1240              		.p2align 2,,3
 1241              		.global	XMC_SCU_RESET_AssertPeripheralReset
 1242              		.syntax unified
 1243              		.thumb
 1244              		.thumb_func
 1245              		.fpu fpv4-sp-d16
 1247              	XMC_SCU_RESET_AssertPeripheralReset:
 1248              	.LVL54:
 1249              	.LFB198:
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually assert a reset request */
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1250              		.loc 1 655 1 is_stmt 1 view -0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 0, uses_anonymous_args = 0
 1254              		@ link register save eliminated.
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 1255              		.loc 1 656 3 view .LVU225
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1256              		.loc 1 657 3 view .LVU226
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 1257              		.loc 1 659 3 view .LVU227
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1258              		.loc 1 656 12 is_stmt 0 view .LVU228
 1259 0000 030F     		lsrs	r3, r0, #28
 1260              	.LVL55:
 1261              		.loc 1 659 54 view .LVU229
 1262 0002 044A     		ldr	r2, .L109
 1263 0004 03EB4303 		add	r3, r3, r3, lsl #1
 1264              	.LVL56:
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1265              		.loc 1 657 12 view .LVU230
 1266 0008 20F07040 		bic	r0, r0, #-268435456
 1267              	.LVL57:
 1268              		.loc 1 659 54 view .LVU231
 1269 000c 42F82300 		str	r0, [r2, r3, lsl #2]
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1270              		.loc 1 660 1 view .LVU232
 1271 0010 7047     		bx	lr
 1272              	.L110:
 1273 0012 00BF     		.align	2
 1274              	.L109:
 1275 0014 10440050 		.word	1342194704
 1276              		.cfi_endproc
 1277              	.LFE198:
 1279              		.section	.text.XMC_SCU_RESET_DeassertPeripheralReset,"ax",%progbits
 1280              		.align	1
 1281              		.p2align 2,,3
 1282              		.global	XMC_SCU_RESET_DeassertPeripheralReset
 1283              		.syntax unified
 1284              		.thumb
 1285              		.thumb_func
 1286              		.fpu fpv4-sp-d16
 1288              	XMC_SCU_RESET_DeassertPeripheralReset:
 1289              	.LVL58:
 1290              	.LFB199:
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually de-assert a reset request */
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1291              		.loc 1 664 1 is_stmt 1 view -0
 1292              		.cfi_startproc
 1293              		@ args = 0, pretend = 0, frame = 0
 1294              		@ frame_needed = 0, uses_anonymous_args = 0
 1295              		@ link register save eliminated.
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 1296              		.loc 1 665 3 view .LVU234
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1297              		.loc 1 666 3 view .LVU235
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 1298              		.loc 1 668 3 view .LVU236
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1299              		.loc 1 665 12 is_stmt 0 view .LVU237
 1300 0000 030F     		lsrs	r3, r0, #28
 1301              	.LVL59:
 1302              		.loc 1 668 54 view .LVU238
 1303 0002 044A     		ldr	r2, .L112
 1304 0004 03EB4303 		add	r3, r3, r3, lsl #1
 1305              	.LVL60:
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1306              		.loc 1 666 12 view .LVU239
 1307 0008 20F07040 		bic	r0, r0, #-268435456
 1308              	.LVL61:
 1309              		.loc 1 668 54 view .LVU240
 1310 000c 42F82300 		str	r0, [r2, r3, lsl #2]
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1311              		.loc 1 669 1 view .LVU241
 1312 0010 7047     		bx	lr
 1313              	.L113:
 1314 0012 00BF     		.align	2
 1315              	.L112:
 1316 0014 14440050 		.word	1342194708
 1317              		.cfi_endproc
 1318              	.LFE199:
 1320              		.section	.text.XMC_SCU_RESET_IsPeripheralResetAsserted,"ax",%progbits
 1321              		.align	1
 1322              		.p2align 2,,3
 1323              		.global	XMC_SCU_RESET_IsPeripheralResetAsserted
 1324              		.syntax unified
 1325              		.thumb
 1326              		.thumb_func
 1327              		.fpu fpv4-sp-d16
 1329              	XMC_SCU_RESET_IsPeripheralResetAsserted:
 1330              	.LVL62:
 1331              	.LFB200:
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Find out if the peripheral reset is asserted */
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1332              		.loc 1 673 1 is_stmt 1 view -0
 1333              		.cfi_startproc
 1334              		@ args = 0, pretend = 0, frame = 0
 1335              		@ frame_needed = 0, uses_anonymous_args = 0
 1336              		@ link register save eliminated.
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 1337              		.loc 1 674 3 view .LVU243
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1338              		.loc 1 675 3 view .LVU244
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 1339              		.loc 1 677 3 view .LVU245
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 1340              		.loc 1 674 12 is_stmt 0 view .LVU246
 1341 0000 030F     		lsrs	r3, r0, #28
 1342              	.LVL63:
 1343              		.loc 1 677 12 view .LVU247
 1344 0002 064A     		ldr	r2, .L115
 1345 0004 03EB4303 		add	r3, r3, r3, lsl #1
 1346              	.LVL64:
 1347              		.loc 1 677 64 view .LVU248
 1348 0008 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1349 000c 1840     		ands	r0, r0, r3
 1350              	.LVL65:
 1351              		.loc 1 677 72 view .LVU249
 1352 000e 30F07043 		bics	r3, r0, #-268435456
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1353              		.loc 1 678 1 view .LVU250
 1354 0012 14BF     		ite	ne
 1355 0014 0120     		movne	r0, #1
 1356 0016 0020     		moveq	r0, #0
 1357 0018 7047     		bx	lr
 1358              	.L116:
 1359 001a 00BF     		.align	2
 1360              	.L115:
 1361 001c 0C440050 		.word	1342194700
 1362              		.cfi_endproc
 1363              	.LFE200:
 1365              		.section	.text.XMC_SCU_CLOCK_GetSystemPllClockFrequency,"ax",%progbits
 1366              		.align	1
 1367              		.p2align 2,,3
 1368              		.global	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 1369              		.syntax unified
 1370              		.thumb
 1371              		.thumb_func
 1372              		.fpu fpv4-sp-d16
 1374              	XMC_SCU_CLOCK_GetSystemPllClockFrequency:
 1375              	.LFB201:
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL output clock
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1376              		.loc 1 684 1 is_stmt 1 view -0
 1377              		.cfi_startproc
 1378              		@ args = 0, pretend = 0, frame = 0
 1379              		@ frame_needed = 0, uses_anonymous_args = 0
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 1380              		.loc 1 685 3 view .LVU252
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 1381              		.loc 1 686 3 view .LVU253
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 1382              		.loc 1 687 3 view .LVU254
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t k2_div;
 1383              		.loc 1 688 3 view .LVU255
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 1384              		.loc 1 690 3 view .LVU256
 1385              	.LBB62:
 1386              	.LBI62:
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Prescalar mode - fOSC is the parent*/
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)(clock_frequency / 
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Po
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL VCO input clock
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
 1387              		.loc 1 712 10 view .LVU257
 1388              	.LBB63:
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 1389              		.loc 1 714 3 view .LVU258
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Prescalar mode - fOSC is the parent*/
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 1390              		.loc 1 717 3 view .LVU259
 1391              		.loc 1 717 14 is_stmt 0 view .LVU260
 1392 0000 124B     		ldr	r3, .L124
 1393 0002 DB69     		ldr	r3, [r3, #28]
 1394              		.loc 1 717 5 view .LVU261
 1395 0004 DA07     		lsls	r2, r3, #31
 1396              	.LBE63:
 1397              	.LBE62:
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 1398              		.loc 1 684 1 view .LVU262
 1399 0006 10B5     		push	{r4, lr}
 1400              	.LCFI0:
 1401              		.cfi_def_cfa_offset 8
 1402              		.cfi_offset 4, -8
 1403              		.cfi_offset 14, -4
 1404              	.LBB66:
 1405              	.LBB64:
 1406              		.loc 1 717 5 view .LVU263
 1407 0008 1CD5     		bpl	.L123
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = OSCHP_GetFrequency();
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = OFI_FREQUENCY;
 1408              		.loc 1 723 21 view .LVU264
 1409 000a 1148     		ldr	r0, .L124+4
 1410              	.L118:
 1411              	.LVL66:
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 1412              		.loc 1 726 3 is_stmt 1 view .LVU265
 1413              		.loc 1 726 3 is_stmt 0 view .LVU266
 1414              	.LBE64:
 1415              	.LBE66:
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1416              		.loc 1 691 3 is_stmt 1 view .LVU267
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1417              		.loc 1 691 13 is_stmt 0 view .LVU268
 1418 000c 0F4A     		ldr	r2, .L124
 1419 000e 1369     		ldr	r3, [r2, #16]
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1420              		.loc 1 691 5 view .LVU269
 1421 0010 DB07     		lsls	r3, r3, #31
 1422 0012 06D5     		bpl	.L119
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 1423              		.loc 1 694 5 is_stmt 1 view .LVU270
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1424              		.loc 1 695 34 is_stmt 0 view .LVU271
 1425 0014 9369     		ldr	r3, [r2, #24]
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1426              		.loc 1 695 74 view .LVU272
 1427 0016 03F07F03 		and	r3, r3, #127
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1428              		.loc 1 695 104 view .LVU273
 1429 001a 0133     		adds	r3, r3, #1
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 1430              		.loc 1 694 21 view .LVU274
 1431 001c B0FBF3F0 		udiv	r0, r0, r3
 1432              	.LVL67:
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 1433              		.loc 1 707 1 view .LVU275
 1434 0020 10BD     		pop	{r4, pc}
 1435              	.L119:
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 1436              		.loc 1 699 5 is_stmt 1 view .LVU276
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 1437              		.loc 1 699 35 is_stmt 0 view .LVU277
 1438 0022 9169     		ldr	r1, [r2, #24]
 1439              	.LVL68:
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 1440              		.loc 1 700 5 is_stmt 1 view .LVU278
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 1441              		.loc 1 700 35 is_stmt 0 view .LVU279
 1442 0024 9469     		ldr	r4, [r2, #24]
 1443              	.LVL69:
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 1444              		.loc 1 701 5 is_stmt 1 view .LVU280
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 1445              		.loc 1 701 35 is_stmt 0 view .LVU281
 1446 0026 9369     		ldr	r3, [r2, #24]
 1447              	.LVL70:
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1448              		.loc 1 703 5 is_stmt 1 view .LVU282
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 1449              		.loc 1 701 75 is_stmt 0 view .LVU283
 1450 0028 C3F30643 		ubfx	r3, r3, #16, #7
 1451              	.LVL71:
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 1452              		.loc 1 700 74 view .LVU284
 1453 002c C4F3062C 		ubfx	ip, r4, #8, #7
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 1454              		.loc 1 699 74 view .LVU285
 1455 0030 C1F30362 		ubfx	r2, r1, #24, #4
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 1456              		.loc 1 701 12 view .LVU286
 1457 0034 0133     		adds	r3, r3, #1
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1458              		.loc 1 703 40 view .LVU287
 1459 0036 0CFB0000 		mla	r0, ip, r0, r0
 1460              	.LVL72:
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1461              		.loc 1 703 58 view .LVU288
 1462 003a 02FB0333 		mla	r3, r2, r3, r3
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1463              		.loc 1 703 21 view .LVU289
 1464 003e B0FBF3F0 		udiv	r0, r0, r3
 1465              	.LVL73:
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1466              		.loc 1 706 3 is_stmt 1 view .LVU290
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 1467              		.loc 1 707 1 is_stmt 0 view .LVU291
 1468 0042 10BD     		pop	{r4, pc}
 1469              	.LVL74:
 1470              	.L123:
 1471              	.LBB67:
 1472              	.LBB65:
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1473              		.loc 1 719 5 is_stmt 1 view .LVU292
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1474              		.loc 1 719 23 is_stmt 0 view .LVU293
 1475 0044 FFF7FEFF 		bl	OSCHP_GetFrequency
 1476              	.LVL75:
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1477              		.loc 1 719 23 view .LVU294
 1478 0048 E0E7     		b	.L118
 1479              	.L125:
 1480 004a 00BF     		.align	2
 1481              	.L124:
 1482 004c 00470050 		.word	1342195456
 1483 0050 00366E01 		.word	24000000
 1484              	.LBE65:
 1485              	.LBE67:
 1486              		.cfi_endproc
 1487              	.LFE201:
 1489              		.section	.text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency,"ax",%progbits
 1490              		.align	1
 1491              		.p2align 2,,3
 1492              		.global	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 1493              		.syntax unified
 1494              		.thumb
 1495              		.thumb_func
 1496              		.fpu fpv4-sp-d16
 1498              	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:
 1499              	.LFB202:
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 1500              		.loc 1 713 1 is_stmt 1 view -0
 1501              		.cfi_startproc
 1502              		@ args = 0, pretend = 0, frame = 0
 1503              		@ frame_needed = 0, uses_anonymous_args = 0
 1504              		@ link register save eliminated.
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 1505              		.loc 1 714 3 view .LVU296
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1506              		.loc 1 717 3 view .LVU297
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1507              		.loc 1 717 14 is_stmt 0 view .LVU298
 1508 0000 034B     		ldr	r3, .L129
 1509 0002 DB69     		ldr	r3, [r3, #28]
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1510              		.loc 1 717 5 view .LVU299
 1511 0004 DB07     		lsls	r3, r3, #31
 1512 0006 01D5     		bpl	.L128
 1513              	.LVL76:
 1514              		.loc 1 726 3 is_stmt 1 view .LVU300
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1515              		.loc 1 727 1 is_stmt 0 view .LVU301
 1516 0008 0248     		ldr	r0, .L129+4
 1517 000a 7047     		bx	lr
 1518              	.LVL77:
 1519              	.L128:
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1520              		.loc 1 719 5 is_stmt 1 view .LVU302
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1521              		.loc 1 719 23 is_stmt 0 view .LVU303
 1522 000c FFF7FEBF 		b	OSCHP_GetFrequency
 1523              	.LVL78:
 1524              	.L130:
 1525              		.align	2
 1526              	.L129:
 1527 0010 00470050 		.word	1342195456
 1528 0014 00366E01 		.word	24000000
 1529              		.cfi_endproc
 1530              	.LFE202:
 1532              		.section	.text.XMC_SCU_CLOCK_GetUsbPllClockFrequency,"ax",%progbits
 1533              		.align	1
 1534              		.p2align 2,,3
 1535              		.global	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 1536              		.syntax unified
 1537              		.thumb
 1538              		.thumb_func
 1539              		.fpu fpv4-sp-d16
 1541              	XMC_SCU_CLOCK_GetUsbPllClockFrequency:
 1542              	.LFB203:
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of USB PLL output clock
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1543              		.loc 1 733 1 is_stmt 1 view -0
 1544              		.cfi_startproc
 1545              		@ args = 0, pretend = 0, frame = 0
 1546              		@ frame_needed = 0, uses_anonymous_args = 0
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 1547              		.loc 1 734 3 view .LVU305
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 1548              		.loc 1 735 3 view .LVU306
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 1549              		.loc 1 736 3 view .LVU307
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clock_frequency = OSCHP_GetFrequency();
 1550              		.loc 1 738 3 view .LVU308
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 1551              		.loc 1 733 1 is_stmt 0 view .LVU309
 1552 0000 08B5     		push	{r3, lr}
 1553              	.LCFI1:
 1554              		.cfi_def_cfa_offset 8
 1555              		.cfi_offset 3, -8
 1556              		.cfi_offset 14, -4
 1557              		.loc 1 738 21 view .LVU310
 1558 0002 FFF7FEFF 		bl	OSCHP_GetFrequency
 1559              	.LVL79:
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 1560              		.loc 1 739 14 view .LVU311
 1561 0006 084B     		ldr	r3, .L134
 1562              	.LVL80:
 1563              		.loc 1 739 3 is_stmt 1 view .LVU312
 1564              		.loc 1 739 14 is_stmt 0 view .LVU313
 1565 0008 1A6A     		ldr	r2, [r3, #32]
 1566              		.loc 1 739 5 view .LVU314
 1567 000a D207     		lsls	r2, r2, #31
 1568 000c 0BD4     		bmi	.L131
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Normal mode - fVCO is the parent*/
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_ND
 1569              		.loc 1 742 5 is_stmt 1 view .LVU315
 1570              		.loc 1 742 34 is_stmt 0 view .LVU316
 1571 000e 5A6A     		ldr	r2, [r3, #36]
 1572              	.LVL81:
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 1573              		.loc 1 743 5 is_stmt 1 view .LVU317
 1574              		.loc 1 743 34 is_stmt 0 view .LVU318
 1575 0010 5B6A     		ldr	r3, [r3, #36]
 1576              	.LVL82:
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 1577              		.loc 1 744 5 is_stmt 1 view .LVU319
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 1578              		.loc 1 743 77 is_stmt 0 view .LVU320
 1579 0012 C3F30363 		ubfx	r3, r3, #24, #4
 1580              	.LVL83:
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 1581              		.loc 1 742 77 view .LVU321
 1582 0016 C2F30622 		ubfx	r2, r2, #8, #7
 1583              	.LVL84:
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 1584              		.loc 1 743 11 view .LVU322
 1585 001a 0133     		adds	r3, r3, #1
 1586              		.loc 1 744 51 view .LVU323
 1587 001c 02FB0000 		mla	r0, r2, r0, r0
 1588              	.LVL85:
 1589              		.loc 1 744 61 view .LVU324
 1590 0020 5B00     		lsls	r3, r3, #1
 1591              		.loc 1 744 21 view .LVU325
 1592 0022 B0FBF3F0 		udiv	r0, r0, r3
 1593              	.LVL86:
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 1594              		.loc 1 746 3 is_stmt 1 view .LVU326
 1595              	.L131:
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1596              		.loc 1 747 1 is_stmt 0 view .LVU327
 1597 0026 08BD     		pop	{r3, pc}
 1598              	.L135:
 1599              		.align	2
 1600              	.L134:
 1601 0028 00470050 		.word	1342195456
 1602              		.cfi_endproc
 1603              	.LFE203:
 1605              		.section	.text.XMC_SCU_CLOCK_GetCcuClockFrequency,"ax",%progbits
 1606              		.align	1
 1607              		.p2align 2,,3
 1608              		.global	XMC_SCU_CLOCK_GetCcuClockFrequency
 1609              		.syntax unified
 1610              		.thumb
 1611              		.thumb_func
 1612              		.fpu fpv4-sp-d16
 1614              	XMC_SCU_CLOCK_GetCcuClockFrequency:
 1615              	.LFB204:
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of CCU clock frequency
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1616              		.loc 1 753 1 is_stmt 1 view -0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 0
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1621              		.loc 1 754 3 view .LVU329
 1622              	.LVL87:
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 1623              		.loc 1 755 3 view .LVU330
 1624              	.LBB68:
 1625              	.LBI68:
 1626              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @file xmc4_scu.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @date 2016-06-15
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2015-06-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Initial version
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Documentation improved
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2015-11-30:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Documentation improved
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *      
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-03-09:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_POWER_EnableMonitor/XMC_SCU_POWER_DisableMonitor
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_POWER_GetEVRStatus, XMC_SCU_POWER_GetEVR13Voltage, XMC_SCU_POWER_GetEVR33Vol
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-04-15:
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Fixed naming of XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG peripheral clock.
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *       Added enable and disable for peripheral clocks       
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-05-19:
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_POWER_WaitForInterrupt() and XMC_SCU_POWER_WaitForEvent()
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Removed XMC_SCU_INTERRUPT_EVENT_OSCULSTAT_UPDATED, XMC_SCU_INTERRUPT_EVENT_HDSTAT_UPDATED
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-06-14:
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_IsWakeupEventDetected() and XMC_SCU_HIB_ClearWakeupEventDetectionStatus(
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-06-15:
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @endcond 
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #ifndef XMC4_SCU_H
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC4_SCU_H
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HEADER FILES
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #include "xmc_common.h"
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if UC_FAMILY == XMC4
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @{
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @addtogroup SCU
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @{
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * MACROS
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_8MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8MH
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_8MHZ (89U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8M
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_8MHZ (2U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 8
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_12MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 12
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_12MHZ (79U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_12MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_16MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 16
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_16MHZ (59U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_16MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_WDT_WARN           SCU_INTERRUPT_SRSTAT_PRWARN_Msk /**< Watchdog pr
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_PERIODIC       SCU_INTERRUPT_SRSTAT_PI_Msk     /**< RTC periodi
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_ALARM          SCU_INTERRUPT_SRSTAT_AI_Msk     /**< RTC alarm e
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_DLR_OVERRUN        SCU_INTERRUPT_SRSTAT_DLROVR_Msk /**< DLR overrun
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCR_Msk)
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCR_UPDATED     SCU_INTERRUPT_SRSTAT_LPACCR_Msk /**< LPAC Contro
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH0_Msk)
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH0_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH0_Msk /**< LPAC Thres
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH1_Msk)
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH1_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH1_Msk  /**< LPAC Thre
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACST_Msk)
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACST_UPDATED     SCU_INTERRUPT_SRSTAT_LPACST_Msk  /**< LPAC Statu
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCLR_Msk)
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCLR_UPDATED    SCU_INTERRUPT_SRSTAT_LPACCLR_Msk /**< LPAC event
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACSET_Msk)
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACSET_UPDATED    SCU_INTERRUPT_SRSTAT_LPACSET_Msk /**< LPAC event
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTST_Msk)
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTST_UPDATED     SCU_INTERRUPT_SRSTAT_HINTST_Msk /**< HIB HINTST 
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTCLR_Msk)
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTCLR_UPDATED    SCU_INTERRUPT_SRSTAT_HINTCLR_Msk /**< HIB HINTCL
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTSET_Msk)
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTSET_UPDATED    SCU_INTERRUPT_SRSTAT_HINTSET_Msk /**< HIB HINTSE
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED      SCU_INTERRUPT_SRSTAT_HDCLR_Msk /**< HIB HDCLR re
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSET_UPDATED      SCU_INTERRUPT_SRSTAT_HDSET_Msk /**< HIB HDSET re
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED       SCU_INTERRUPT_SRSTAT_HDCR_Msk /**< HIB HDCR regi
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCSICTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk /**< HIB OSCS
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk /**< HIB OSCU
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCCTR_UPDATED     SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk /**< HIB RTCCTR
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM0_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk /**< HIB RTCA
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM1_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk /**< HIB RTCA
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM0_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk /**< HIB TIM0 
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM1_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk /**< HIB TIM1 
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RMX_UPDATED        SCU_INTERRUPT_SRSTAT_RMX_Msk /**< HIB RMX regist
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * ENUMS
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines Capture/Compare unit timer slice trigger, that enables synchronous start function avail
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  CCUCON register. Use type \a XMC_SCU_CCU_TRIGGER_t for accessing these enum parameters.
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CCU_TRIGGER
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU40)
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU40 = SCU_GENERAL_CCUCON_GSC40_Msk, /**< Trigger mask used for Global Start
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU40 peripheral. */
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU41 = SCU_GENERAL_CCUCON_GSC41_Msk, /**< Trigger mask used for Global Start
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU41 peripheral. */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU42 = SCU_GENERAL_CCUCON_GSC42_Msk, /**< Trigger mask used for Global Start
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU42 peripheral. */
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU43 = SCU_GENERAL_CCUCON_GSC43_Msk, /**< Trigger mask used for Global Start
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU43 peripheral. */
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU80 = SCU_GENERAL_CCUCON_GSC80_Msk, /**< Trigger mask used for Global Start
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU80 peripheral. */
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU81 = SCU_GENERAL_CCUCON_GSC81_Msk /**< Trigger mask used for Global Start 
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU81 peripheral. */
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CCU_TRIGGER_t;
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations representing the status of trap cause. The cause of the trap gets automati
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  the \a TRAPSTAT register and can be checked by user software to determine the state of the syst
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  purpose. 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_TRAP_t for accessing these enum parameters.
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_TRAP 
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_OSC_WDG      = SCU_TRAP_TRAPSTAT_SOSCWDGT_Msk, /**< OSC_HP Oscillator Watchdog trap.
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_VCO_LOCK     = SCU_TRAP_TRAPSTAT_SVCOLCKT_Msk, /**< PLL loss of lock trap. */
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_USB_VCO_LOCK = SCU_TRAP_TRAPSTAT_UVCOLCKT_Msk, /**< USB PLL loss of lock trap. */ 
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PARITY_ERROR = SCU_TRAP_TRAPSTAT_PET_Msk,      /**< Memory Parity error trap. */  
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_BROWNOUT     = SCU_TRAP_TRAPSTAT_BRWNT_Msk,    /**< Brownout trap. */ 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_ULP_WDG      = SCU_TRAP_TRAPSTAT_ULPWDGT_Msk,  /**< Unstable 32KHz clock trap. */ 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE0  = SCU_TRAP_TRAPSTAT_BWERR0T_Msk,  /**< Bad memory access of peripherals
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE1  = SCU_TRAP_TRAPSTAT_BWERR1T_Msk,  /**< Bad memory access of peripherals
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPHIT_Msk)
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_HIGH = SCU_TRAP_TRAPSTAT_TEMPHIT_Msk,  /**< Die temperature higher than expe
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPLOT_Msk)
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_LOW  = SCU_TRAP_TRAPSTAT_TEMPLOT_Msk,  /**< Die temperature lower than expec
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_ECAT_RESET = SCU_TRAP_TRAPSTAT_ECAT0RST_Msk, /**< EtherCat Reset */ 
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_TRAP_t;
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for different parity event generating modules that in turn generate a trap
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Parity can be enabled with \a PETE register in order to get the trap flag reflected in \a TRAPR
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  configure parity error trap generation mechanism bits of \a PETE register.
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PETE register.
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PARITY_t for accessing these enum parameters.
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PARITY
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_PSRAM_MEM  = SCU_PARITY_PEEN_PEENPS_Msk,   /**< Program SRAM parity error trap. */
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM1_MEM = SCU_PARITY_PEEN_PEENDS1_Msk,  /**< Data SRAM-1 parity error trap. */ 
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_DSRAM2_MEM)
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM2_MEM = SCU_PARITY_PEEN_PEENDS2_Msk,  /**< Data SRAM-2 parity error trap. */ 
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC0_MEM  = SCU_PARITY_PEEN_PEENU0_Msk,   /**< USIC0 memory parity error trap. */
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC1_MEM)
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC1_MEM  = SCU_PARITY_PEEN_PEENU1_Msk,   /**< USIC1 memory parity error trap. */
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC2_MEM)
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC2_MEM  = SCU_PARITY_PEEN_PEENU2_Msk,   /**< USIC2 memory parity error trap. */
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_MCAN_MEM   = SCU_PARITY_PEEN_PEENMC_Msk,   /**< CAN memory parity error trap. */
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_PMU_MEM    = SCU_PARITY_PEEN_PEENPPRF_Msk, /**< PMU Prefetch memory parity error t
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USB_MEM    = SCU_PARITY_PEEN_PEENUSB_Msk,  /**< USB memory parity error trap. */ 
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0TX_Msk)
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_ETH_TXMEM  = SCU_PARITY_PEEN_PEENETH0TX_Msk, /**< Ethernet transmit memory parity 
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0RX_Msk)
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_ETH_RXMEM  = SCU_PARITY_PEEN_PEENETH0RX_Msk, /**< Ethernet receive memory parity e
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD0_Msk)
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM0 = SCU_PARITY_PEEN_PEENSD0_Msk, /**< SDMMC Memory-0 parity error trap. *
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD1_Msk)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM1 = SCU_PARITY_PEEN_PEENSD1_Msk, /**< SDMMC Memory-1 parity error trap. *
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PARITY_t;
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the different causes for last reset. The cause of the last reset gets automatically sto
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  the \a SCU_RSTSTAT register and can be checked by user software to determine the state of the s
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  purpose. All the enum items are tabulated as per bits present in \a SCU_RSTSTAT register.
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_RESET_REASON_t for accessing these enum parameters.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_RESET_REASON
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PORST        = (1UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_SWD          = (2UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sup
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PV           = (4UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_SW           = (8UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sof
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_LOCKUP       = (16UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to re
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_WATCHDOG     = (32UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Wa
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to r
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_RESET_REASON_t;
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for events which can lead to interrupt. These enumeration values represent
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * status of one of the bits in \a SRSTAT register. 
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_INTERRUPT_EVENT_t for accessing these enum parameters.
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumeration for the events that can generate non maskable interrupt(NMI).
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The NMI generation can be enabled with \a NMIREQEN register. The event will be reflected in \a 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  mirrored in the TRAPSTAT register. These enums can be used to configure NMI request generation 
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  NMIREQEN register.  Once configured, these events can generate non maskable interrupt.
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a NMIREQEN register.
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_NMIREQ_t for accessing these enum parameters.
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_NMIREQ
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_WDT_WARN = SCU_INTERRUPT_NMIREQEN_PRWARN_Msk, /**< Watchdog timer Pre-Warning even
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_PI   = SCU_INTERRUPT_NMIREQEN_PI_Msk,     /**< RTC Periodic event */ 
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_AI   = SCU_INTERRUPT_NMIREQEN_AI_Msk,     /**< RTC Alarm event */ 
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_0   = SCU_INTERRUPT_NMIREQEN_ERU00_Msk,  /**< Channel 0 event of ERU0 */  
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_1   = SCU_INTERRUPT_NMIREQEN_ERU01_Msk,  /**< Channel 1 event of ERU0 */ 
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_2   = SCU_INTERRUPT_NMIREQEN_ERU02_Msk,  /**< Channel 2 event of ERU0 */ 
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_3   = SCU_INTERRUPT_NMIREQEN_ERU03_Msk   /**< Channel 3 event of ERU0 */ 
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_NMIREQ_t;
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumeration representing different peripheral reset bits in the \a PRSTAT registers.
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PRSTAT0,  \a PRSTAT1,  \a PRSTAT2,
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  \a PRSTAT3 registers. Use type \a XMC_SCU_PERIPHERAL_RESET_t for accessing these enum parameter
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Note: Release of reset should be prevented when the peripheral clock is gated in cases where ke
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock and bus interface clocks are shared, in order to avoid system hang-up.
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_RESET
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_VADC   = SCU_RESET_PRSTAT0_VADCRS_Msk,   /**< VADC reset. */ 
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DSD)
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DSD    = SCU_RESET_PRSTAT0_DSDRS_Msk,    /**< DSD reset. */
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU40  = SCU_RESET_PRSTAT0_CCU40RS_Msk,  /**< CCU40 reset. */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU41  = SCU_RESET_PRSTAT0_CCU41RS_Msk,  /**< CCU41 reset. */
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU42  = SCU_RESET_PRSTAT0_CCU42RS_Msk,  /**< CCU42 reset. */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU80  = SCU_RESET_PRSTAT0_CCU80RS_Msk,  /**< CCU80 reset. */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU81  = SCU_RESET_PRSTAT0_CCU81RS_Msk,  /**< CCU81 reset. */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF0)
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF0 = SCU_RESET_PRSTAT0_POSIF0RS_Msk, /**< POSIF0 reset. */
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF1)
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF1 = SCU_RESET_PRSTAT0_POSIF1RS_Msk, /**< POSIF1 reset.*/
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC0  = SCU_RESET_PRSTAT0_USIC0RS_Msk,  /**< USIC0 reset. */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ERU1   = SCU_RESET_PRSTAT0_ERU1RS_Msk,   /**< ERU1 reset. */
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(HRPWM0)
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_HRPWM0 = SCU_RESET_PRSTAT0_HRPWM0RS_Msk,  /**< HRPWM0 reset. */
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU43  = (SCU_RESET_PRSTAT1_CCU43RS_Msk | 0x10000000UL),   /**< CCU43 re
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(LEDTS0)
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_LEDTS0 = (SCU_RESET_PRSTAT1_LEDTSCU0RS_Msk | 0x10000000UL), /**< LEDTS0 
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CAN)
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_MCAN   = (SCU_RESET_PRSTAT1_MCAN0RS_Msk | 0x10000000UL), /**< MCAN reset
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DAC)  
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DAC    = (SCU_RESET_PRSTAT1_DACRS_Msk | 0x10000000UL),    /**< DAC reset
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_SDMMC  = (SCU_RESET_PRSTAT1_MMCIRS_Msk | 0x10000000UL),     /**< SDMMC r
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC1)
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC1  = (SCU_RESET_PRSTAT1_USIC1RS_Msk | 0x10000000UL),    /**< USIC1 r
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC2)
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC2  = (SCU_RESET_PRSTAT1_USIC2RS_Msk | 0x10000000UL),    /**< USIC2 r
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_PORTS  = (SCU_RESET_PRSTAT1_PPORTSRS_Msk | 0x10000000UL),   /**< PORTS r
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_WDT    = (SCU_RESET_PRSTAT2_WDTRS_Msk | 0x20000000UL),      /**< WDT res
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ETH0   = (SCU_RESET_PRSTAT2_ETH0RS_Msk | 0x20000000UL),     /**< ETH0 re
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA0 = (SCU_RESET_PRSTAT2_DMA0RS_Msk | 0x20000000UL),     /**< DMA0 re
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(GPDMA1)
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA1 = (SCU_RESET_PRSTAT2_DMA1RS_Msk | 0x20000000UL),     /**< DMA1 re
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(FCE)
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_FCE    = (SCU_RESET_PRSTAT2_FCERS_Msk | 0x20000000UL),      /**< FCE res
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)  
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USB0   = (SCU_RESET_PRSTAT2_USBRS_Msk | 0x20000000UL),      /**< USB0 re
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)  
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ECAT0  = (SCU_RESET_PRSTAT2_ECAT0RS_Msk | 0x20000000UL),      /**< ECAT0
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_EBU    = (SCU_RESET_PRSTAT3_EBURS_Msk | 0x30000000UL)       /**< EBU res
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PERIPHERAL_RESET_t;
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for disabling the clocks sources of peripherals. Disabling of the peripher
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock is configured via the \a CLKCLR registers.
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USB = SCU_CLK_CLKCLR_USBCDI_Msk, /**< USB module clock. */
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_MMC = SCU_CLK_CLKCLR_MMCCDI_Msk, /**< MMC module clock. */
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ETH = SCU_CLK_CLKCLR_ETH0CDI_Msk, /**< Ethernet module clock. */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EBU = SCU_CLK_CLKCLR_EBUCDI_Msk, /**< EBU module clock. */
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_CCU = SCU_CLK_CLKCLR_CCUCDI_Msk, /**< CCU module clock. */
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDT = SCU_CLK_CLKCLR_WDTCDI_Msk  /**< WDT module clock. */
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_t;
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if(UC_SERIES != XMC45)
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines enumeration for peripherals that support clock gating. 
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The enumerations can be used for gating or ungating the peripheral clocks.
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * All the enum items are tabulated as per bits present in \a CGATSTAT0 register.
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_CLOCK
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_VADC   = SCU_CLK_CGATSTAT0_VADC_Msk,  /**< VADC peripheral gating. */
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DSD)
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DSD    = SCU_CLK_CGATSTAT0_DSD_Msk,   /**< DSD peripheral gating. */
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU40  = SCU_CLK_CGATSTAT0_CCU40_Msk,  /**< CCU40 peripheral gating. */
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU41  = SCU_CLK_CGATSTAT0_CCU41_Msk,  /**< CCU41 peripheral gating. */
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU42  = SCU_CLK_CGATSTAT0_CCU42_Msk,  /**< CCU42 peripheral gating. */
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU80  = SCU_CLK_CGATSTAT0_CCU80_Msk,  /**< CCU80 peripheral gating. */
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU81  = SCU_CLK_CGATSTAT0_CCU81_Msk,  /**< CCU81 peripheral gating. */
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF0)
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF0 = SCU_CLK_CGATSTAT0_POSIF0_Msk,  /**< POSIF0 peripheral gating. *
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF1)
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF1 = SCU_CLK_CGATSTAT0_POSIF1_Msk,   /**< POSIF1 peripheral gating. 
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC0  = SCU_CLK_CGATSTAT0_USIC0_Msk,   /**< USIC0 peripheral gating. */
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ERU1   = SCU_CLK_CGATSTAT0_ERU1_Msk,    /**< ERU1 peripheral gating. */
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(HRPWM0)
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_HRPWM0 = SCU_CLK_CGATSTAT0_HRPWM0_Msk,  /**< HRPWM0 peripheral gating. *
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU43  = (SCU_CLK_CGATSTAT1_CCU43_Msk | 0x10000000UL),   /**< CCU43 peri
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(LEDTS0)
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_LEDTS0 = (SCU_CLK_CGATSTAT1_LEDTSCU0_Msk | 0x10000000UL), /**< LEDTS0 pe
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CAN)
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_MCAN   = (SCU_CLK_CGATSTAT1_MCAN0_Msk | 0x10000000UL),   /**< MCAN perip
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DAC)  
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DAC    = (SCU_CLK_CGATSTAT1_DAC_Msk | 0x10000000UL),     /**< DAC periph
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_SDMMC  = (SCU_CLK_CGATSTAT1_MMCI_Msk | 0x10000000UL),    /**< SDMMC peri
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC1)
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC1  = (SCU_CLK_CGATSTAT1_USIC1_Msk | 0x10000000UL),   /**< USIC1 peri
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC2)
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC2  = (SCU_CLK_CGATSTAT1_USIC2_Msk | 0x10000000UL),    /**< USIC2 per
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_PORTS  = (SCU_CLK_CGATSTAT1_PPORTS_Msk | 0x10000000UL),   /**< PORTS per
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_WDT    = (SCU_CLK_CGATSTAT2_WDT_Msk | 0x20000000UL),      /**< WDT perip
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ETH0   = (SCU_CLK_CGATSTAT2_ETH0_Msk | 0x20000000UL),     /**< ETH0 peri
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA0 = (SCU_CLK_CGATSTAT2_DMA0_Msk | 0x20000000UL),     /**< DMA0 peri
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(GPDMA1)
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA1 = (SCU_CLK_CGATSTAT2_DMA1_Msk | 0x20000000UL),     /**< DMA1 peri
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(FCE)
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_FCE    = (SCU_CLK_CGATSTAT2_FCE_Msk | 0x20000000UL),      /**< FCE perip
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USB0   = (SCU_CLK_CGATSTAT2_USB_Msk | 0x20000000UL),      /**< USB0 peri
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ECAT0   = (SCU_CLK_CGATSTAT2_ECAT0_Msk | 0x20000000UL),      /**< ECAT0 
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_EBU    = (SCU_CLK_CGATSTAT3_EBU_Msk | 0x30000000UL)       /**< EBU perip
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PERIPHERAL_CLOCK_t;
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for system clock (fSYS) source. These enums are used to configure \a SYSSEL bit
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Clock Control Register. 
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_SYSCLKSRC_t for accessing these enum parameters.
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSCLKSRC
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos), /**< Internal Fast Clock (fOF
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for system clock 
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos)  /**< PLL output (fPLL) as a
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for system clock 
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSCLKSRC_t;
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the P-Divider input frequency. These enums are used to configure 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_OSCCLKSRC_t for accessing these enum parameters.
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,  /**< External crystal oscillator
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                 (fOHP) as the source for P-Divider. */
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk /**< Ba
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                              as the source for P-Di
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLLCLKSRC_t;
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines options for selecting the USB clock source(fUSB/fSDMMC).
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * These enums are used to configure \a USBSEL bits of \a USBCLKCR
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. User can choose either fPLL or fUSBPLL clock as a source for USB clock. 
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_USBCLKSRC
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << SCU_CLK_USBCLKCR_USBSEL_Pos), /**< USB PLL(fUSB PLL) as 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for USB clock (fU
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << SCU_CLK_USBCLKCR_USBSEL_Pos)  /**< Main PLL output (fPLL
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for USB clock (fU
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_USBCLKSRC_t;
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0) 
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines options for selecting the ECAT clock source.
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_ECATCLKSRC
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_USBPLL = (0UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos), /**< USB PLL (fUSBPLL) 
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL = (1UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos)  /**< Main PLL output (f
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_ECATCLKSRC_t;
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of WDT clock(fWDT). These enums are used to configure 
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fOFI or fPLL or fSTDBY clock as a source for WDT clock. 
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_WDTCLKSRC
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos),  /**< Internal Fast Clock 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            (fOFI) as the source for
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos), /**< Standby clock 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            (fSTDBY) as the source f
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos)   /**< PLL output (fPLL) as th
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for WDT clock (fW
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_WDTCLKSRC_t;
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of external clock out (fEXT). These enums are used to 
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fSYS or fPLL or fUSBPLL clock as a source for external clock o
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_EXTOUTCLKSRC_t for accessing these enum parameters.
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos),  /**< System clock (fSYS) 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             the source for external
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< USB PLL output(fUSB P
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Main PLL output(fPLL)
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if ((UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY = (4UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Standby clock(fSTDB
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_EXTOUTCLKSRC_t;
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of RTC Clock (fRTC). These enums are used to configure
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose either fOSI or fULP clock as a source for RTC Clock (fRTC).
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_RTCCLKSRC_t for accessing these enum parameters.
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_RTCCLKSRC
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_RCS_Pos), /**< Internal Slow Clock
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                          (fOSI) as the source for R
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << SCU_HIBERNATE_HDCR_RCS_Pos) /**< Ultra Low Power Clock (fULP)
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                         as the source for RTC Clock
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_RTCCLKSRC_t;
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of Standby Clock (fSTDBY). These enums are used to con
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fOSI or fULP clock as a source for Standby Clock (fSTDBY).
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_STDBYCLKSRC_t for accessing these enum parameters.
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_STDBYCLKSRC
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos), /**< Internal Slow Clock 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fOSI) as the source for 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fSTDBY). */
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) /**< Ultra Low Power Cl
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fULP) as the source for 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fSTDBY). */
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_STDBYCLKSRC_t;
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for backup clock trimming. These enums are used to configure \a AOTREN  \a FOTR
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  PLLCON0 register. Use type \a XMC_SCU_CLOCK_BACKUP_TRIM_t for accessing these enum parameters.
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY   = 0UL,  /**< Factory Oscillator Calibration: 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                         Force adjustment of the internal oscillator
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL   /**<  Automatic Oscillator Calibration adju
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting device boot mode. These enums are used to configure \a SWCON bits
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose among various boot modes by configuring SWCON bits.
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_BOOTMODE_t for accessing these enum parameters.
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_BOOTMODE 
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_NORMAL     = (0UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from start of flash
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ASC_BSL    = (1UL << SCU_GENERAL_STCON_SWCON_Pos), /**< UART bootstrap. */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_BMI        = (2UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot Mode Index - Custom
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            sequence. */
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_CAN_BSL    = (3UL << SCU_GENERAL_STCON_SWCON_Pos), /**< CAN bootstrap. */
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from PSRAM. */
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM0       = (8UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            address 0. */
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM1       = (12UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             address 1. */
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_FABM       = (14UL << SCU_GENERAL_STCON_SWCON_Pos), /**< fallback Alternate Boot
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             Try ABM-0 then try ABM-
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_BOOTMODE_t;
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines various PLL modes of operation. These enums are used to configure \a VCOBYP bit of \a P
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose either normal or prescalar mode by configuring VCOBYP bit.
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PLL_MODE_t for accessing these enum parameters.
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLL_MODE
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED, /**< fPLL derived from fOSC and PLL operating in prescalar mo
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,  /**< fPLL derived from fVCO and PLL operating in normal mode. 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR /**< fPLL derived from fOSC and PLL operating in prescalar mo
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_MODE_t;
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in SLEEP state.
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetSleepConfig before going to SLEEP state.
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The SLEEP state of the system corresponds to the SLEEP state of the CPU. The state is
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  stopped. Peripherals are only clocked when configured to stay enabled. 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Peripherals can continue to operate unaffected and eventually generate an event to
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  wake-up the CPU. Any interrupt to the NVIC will bring the CPU back to operation. The
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock tree upon exit from SLEEP state is restored to what it was before entry into SLEEP
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  state.
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in SLEEP 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  /**< fPLL used as syst
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in SLEEP state */
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  /**< USB clock enabled i
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in SLEEP state */
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,/**< SDMMC clock enabled
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in SLEEP state */
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  /**< ETH clock enabled 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in SLEEP state */
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  /**< EBU clock enabled i
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_CCU = 0,  /**< CCU clock disabled in SLEEP state */
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  /**< CCU clock enabled i
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_WDT = 0,  /**< WDT clock disabled in SLEEP state */
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  /**< WDT clock enabled i
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in DEEPSLEEP state.
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  In addition the state of FLASH, PLL and PLLVCO during DEEPSLEEP state.
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetDeepSleepConfig before going to DEEPSLEEP state.
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The DEEPSLEEP state of the system corresponds to the DEEPSLEEP state of the CPU. The state is
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  stopped. 
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  In Deep Sleep state the OSC_HP and the PLL may be switched off. The wake-up logic in the NVIC i
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  by a free-running clock. Peripherals are only clocked when configured to stay enabled. 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Configuration of peripherals and any SRAM content is preserved.
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The Flash module can be put into low-power mode to achieve a further power reduction.
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  On wake-up Flash module will be restarted again before instructions or data access is possible.
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Any interrupt will bring the system back to operation via the NVIC.The clock setup before
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entering Deep Sleep state is restored upon wake-up.
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in DE
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_DSLEEPCR_SYSSEL_Msk,  /**< fPLL used as
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = SCU_CLK_DSLEEPCR_FPDN_Msk,/**< Flash power 
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = SCU_CLK_DSLEEPCR_PLLPDN_Msk,  /**<  Switch of
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = SCU_CLK_DSLEEPCR_VCOPDN_Msk,  /**<  Switch of
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in DEEPSLEEP state 
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_DSLEEPCR_USBCR_Msk,  /**< USB clock enab
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in DEEPSLEEP stat
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_DSLEEPCR_MMCCR_Msk,/**< SDMMC clock en
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in DEEPSLEEP state 
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_DSLEEPCR_ETH0CR_Msk,  /**< ETH clock ena
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in DEEPSLEEP state 
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_DSLEEPCR_EBUCR_Msk,  /**< EBU clock enab
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = 0,  /**< CCU clock disabled in DEEPSLEEP state 
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_DSLEEPCR_CCUCR_Msk,  /**< CCU clock enab
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = 0,  /**< WDT clock disabled in DEEPSLEEP state 
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_DSLEEPCR_WDTCR_Msk,  /**< WDT clock enab
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines status of EVR13 regulator
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_POWER_EVR_STATUS
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_OK = 0, /**< EVR13 regulator No overvoltage condition */
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_EVR13_OVERVOLTAGE = SCU_POWER_EVRSTAT_OV13_Msk /**< EVR13 regulator is i
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_POWER_EVR_STATUS_t;
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Define status of external hibernate control  
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_CTRL_STATUS
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_NO_ACTIVE = 0, /**< Hibernate not driven active to pads */
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_ACTIVE = SCU_HIBERNATE_HDSTAT_HIBNOUT_Msk, /**< Hibernate driven active t
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_CTRL_STATUS_t;
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Hibernate domain event status
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_EVENT
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_POS_EDGE = SCU_HIBERNATE_HDCR_WKPEP_Msk, /**< Wake-up on positive edg
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_NEG_EDGE = SCU_HIBERNATE_HDCR_WKPEN_Msk, /**< Wake-up on negative edg
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_RTC = SCU_HIBERNATE_HDCR_RTCE_Msk, /**< Wake-up on RTC event */
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_ULPWDG = SCU_HIBERNATE_HDCR_ULPWDGEN_Msk, /**< ULP watchdog alarm status */
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE = SCU_HIBERNATE_HDSTAT_VBATPEV_Msk, /**< Wake-up on LPAC posi
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE = SCU_HIBERNATE_HDSTAT_VBATNEV_Msk, /**< Wake-up on LPAC nega
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0PEV_Msk, /**< Wake-up on LP
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0NEV_Msk, /**< Wake-up on LP
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Msk, /**< Wake-up on LP
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Msk, /**< Wake-up on LP
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_EVENT_t;
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   * Hibernate domain dedicated pins
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   */
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_0 = 0, /**< HIB_IO_0 pin. 
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                              At the first power-up and with every reset of the hibernate domain thi
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_1 = 1 /**< HIB_IO_1 pin. 
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                             At the first power-up and with every reset of the hibernate domain this
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                             @note : Only available in certain packages*/
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_IO_t;
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB_IOx pin I/O control
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_PIN_MODE
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_NONE = 0 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_DOWN = 1 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_UP = 2 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, in
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_HIBCTRL = 8 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_WDTSRV = 9 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-p
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_GPIO = 10 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-pu
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_HIBCTRL = 12 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Ope
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_WDTSRV = 13 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_GPIO = 14 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open d
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_PIN_MODE_t;
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the output polarity of the HIB_IOx
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO_OUTPUT_LEVEL
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_LOW = 0 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos, /**< Direct value */
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_HIGH = 1 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos /**< Inverted value */
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_IO_OUTPUT_LEVEL_t;
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects hibernate mode
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_HIBERNATE_MODE
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL = 0, /**< Request external hibernate mode */
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL = 1, /**< Request internal hibernate mode. @note Only availab
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_HIBERNATE_MODE_t;
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects input signal HIB_SR0 of ERU0
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR0_INPUT
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI0SEL_Msk, /**< Set HIB_SR0 to HIB_IO_0 dig
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR0 to HIB_IO_1 digital input. @note Only availa
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_ACMP0 = SCU_HIBERNATE_HDCR_ADIG0SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP0. @n
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_SR0_INPUT_t;
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects input signal HIB_SR1 of ERU0. @note Only available in XMC44 in certain packages.
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR1_INPUT
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI1SEL_Msk, /**< Set HIB_SR1 to HIB_IO_0 dig
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR1 to HIB_IO_1 digital input.  */
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_ACMP1 = SCU_HIBERNATE_HDCR_ADIG1SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP1. */
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_XTAL_GPI = SCU_HIBERNATE_HDCR_XTALGPI1SEL_Msk,  /**< Set HIB_SR0 to RTC_XTA
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_SR1_INPUT_t;
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC input selection
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_INPUT
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_DISABLED = 0 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator permanen
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_VBAT = 0x1 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activated 
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_0 = 0x2 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))      
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_1 = 0x4 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_INPUT_t;
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC start trigger selection for selected inputs
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_TRIGGER
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SUBSECOND_INTERVAL_COUNTER = 0 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /*
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_ALARM_EVENT = 0x1 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC al
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_PERIODIC_EVENT = 0x2 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_POSITIVE_EDGE_EVENT = 0x3 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_NEGATIVE_EDGE_EVENT = 0x5 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_CONTINOUS = 0x6 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Continuous m
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SINGLE_SHOT = 0x7 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Single sho
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_TRIGGER_t;
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC status
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_STATUS
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_COMPARE_DONE = SCU_HIBERNATE_LPACST_VBATSCMP_Msk, /**< VBAT compare 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO0SCMP_Msk, /**< HBI_IO
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO1SCMP_Msk, /**< HBI_IO
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_VBATVAL_Msk, /**< VBAT compar
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO0VAL_Msk, /**< HBI_
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO1VAL_Msk, /**< HBI_
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_STATUS_t;
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif /* (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41)
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * DATA STRUCTURES
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines a data structure for initializing the PLL functional block.
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Structure holds divider values for N-DIV, P-DIV, K1-DIV, K2-DIV in order to generate desired 
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  frequency using VCO. It holds the PLL mode of operation either normal or prescaler (VCO bypasse
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_PLL_CONFIG_t for accessing these structure parameters.
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t n_div;                       /**<  PLL N-Divider value. */
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t p_div;                       /**<  PLL P-Divider value. */
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t k_div;                       /**<  K1-Divider(Prescalar mode) or K2-Divider (Normal mode)
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_t mode;    /**<  PLL mode of operation. */
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc; /**<  PLL divider input frequency. */
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_CONFIG_t;
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines a data structure used for initializing the clock functional block.
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Clock functional block configures clock source needed for various peripheral and its divider va
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_CONFIG_t for accessing these structure parameters.
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_CONFIG
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_CONFIG_t         syspll_config;      /**< PLL configuration */
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   bool                                  enable_oschp;       /**< Enable external high precision osc
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  Should be enabled when fOHP has to
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   bool                                  enable_osculp;      /**< Enable external ultra low power os
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  Should be enabled when fULP has to
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;   /**< Backup clock trimming mode. */
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_t             fstdby_clksrc;      /**< Standby clock source. */
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_t             fsys_clksrc;        /**< Choice of system clock. */
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fsys_clkdiv;        /**< Ratio of fPLL to fSYS. */
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fcpu_clkdiv;        /**< Ratio of fSys to fCPU. */
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fccu_clkdiv;        /**< Ratio of fSys to fCCU. */
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fperipheral_clkdiv; /**< Ratio of fSYS to fPERI. */
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } const XMC_SCU_CLOCK_CONFIG_t;
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Low power modes
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_POWER_MODE_t
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_MODE_SLEEP = 0, /**< sleep mode stops the processor clock */
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_MODE_DEEPSLEEP = SCB_SCR_SLEEPDEEP_Msk /**< deep sleep mode stops the system clock 
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_POWER_MODE_t;
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * API PROTOTYPES
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #ifdef __cplusplus
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** extern "C" {
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 0 or 1.
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables out of range comparator for the selected ADC group and channel. \n\n
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The ADC channel input is compared by Out of Range Comparator (ORC) for overvoltage monitoring
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * or for detection of out of range analog inputs. ORC must be turned on explicitly
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to leverage the auditing feature. ORC is enabled by setting the enable bit in the GORCEN registe
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_DisableOutOfRangeComparator()\n\n\n
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 0 or 1.
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the out of range comparator for the selected ADC group and the channel. \n\n
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Out of range comparator is disabled by clearing the enable bit in the GORCEN register.
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableOutOfRangeComparator()\n\n\n
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables die temperature measurement by powering the DTS module.\n\n
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Die temperature sensor is enabled by setting the PWD bit of DTSCON register.
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_DisableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTempe
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_EnableTemperatureSensor(void);
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables die temperature measurement by powering the DTS module off.\n\n
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Die temperature sensor is disabled by clearing the PWD bit of DTSCON register.
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTemper
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_DisableTemperatureSensor(void);
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of die temperature sensor. \n
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: true - if temperature sensor is enabled.\n
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    false - if temperature sensor is disabled.
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the die temperature sensor power status.\n\n
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is obtained by reading the PWD bit of DTSCON register.
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorEnabled(void);
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param offset  Offset value for calibrating the DTS result.\n
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 0 to 127.
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param gain    Gain value for calibrating the DTS conversion result.\n
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 0 to 63.
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Calibrates the measurement of temperature by configuring the values of offset and gain of \a DTS
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Allows to improve the accuracy of the temperature measurement with the adjustment of \a OFFSET a
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a DTSCON register.
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Offset adjustment is defined as a shift of the conversion result. The range of the offset adjust
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * resolution that corresponds to +/- 12.5�C. The offset value gets added to the measure result. 
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Offset is considered as a signed value.
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Gain adjustment helps in minimizing gain error. When the \a gain value is 0, result is generated
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When the \a gain value is 63, result is generated with least gain, i.e, \a RESULT - 63 at the hi
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CalibrateTempMonitor with desired offset and gain calibration values to the DT
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * conversion complete.\n
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(),
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain);
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_STATUS_t  Result of starting the temperature measurement.\n
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                           \b Range: \n 
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_OK if the measurement is started successfully.\n
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_ERROR if temperature sensor is not enabled.\n
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_BUSY if temperature sensor is busy measuring the tem
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Starts die temperature measurement using internal temperature sensor.\n\n
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks if the temperature sensor is enabled and is not busy in measurement.\n
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * conversion complete.\n
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void);
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Measured temperature value.\n
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Valid temperature range is 0 to 1023. \n
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              If sensor is not enabled, 0x7FFFFFFFH is returned.
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Reads the measured value of die temperature.\n\n
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Temperature measurement result is read from \a RESULT bit field of \a DTSSTAT register.
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The temperature measured in �C is given by (RESULT - 605) / 2.05 [�C]
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_GetTemperatureMeasurement(void);
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the die temperature sensor is busy.\n
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    \b Range: \a true if sensor is busy in temperature measurement.
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    \a false if sensor is free and can accept a new request for measurement.
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks whether Die Temperature Sensor (DTS) is busy in temperature measurement.\n\n
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is read from the \a BUSY bit field of the \a DTSSTAT register.
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorBusy(void);
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool Status of die temperature sensor whether it is ready to start measurement. \n
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: \n \a true if temperature sensor is ready to start measurement. \n
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \a false if temperature sensor is not ready to start measurement.
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the die temperature sensor is ready to start a measurement\n\n
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is obtained by reading \a RDY bit of \a DTSSTAT register. It is recommended
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to check the ready status of die temperature sensor before starting it.
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorReady(void);
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (UC_SERIES != XMC45)
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has exceeded the configured upper 
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: \a true if the temperature value has exceeded the configured upper limit.
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              if the temperature value is less than the configured upper limit.
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the measured temperature has exceeded the configured upper limit of temperature.\n\n
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks \a OVERFL bit (Upper Limit Overflow Status bit) of \a DTEMPALARM register.
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The \a OVERFL bit will be set if the measured temperature has exceeded the limit configured in 
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the bitfield \a UPPER in the \a DTEMPLIM register.
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_LowTemperature() \n\n\n
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_HighTemperature(void);
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param lower_temp  Lower threshold of die temperature. If measured temperature falls below this 
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    alarm bit will be set in \a UNDERFL bit field of \a DTEMPALARM register.
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param upper_temp  Upper threshold of die temperature. If measured temperature exceeds this valu
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    alarm bit will be set in \a OVERFL bit field of \a DTEMPALARM register.
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the lower and upper threshold of die temperature.\n\n
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * API configures \a DTEMPLIM register for upper and lower die temperature threshold limits.
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When the measured temperature is outside the range defined by the limits, alarm bits \a UNDERFL 
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * will be set in the register \a DTEMPALARM.\n
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Use \a XMC_SCU_HighTemperature() and XMC_SCU_LowTemperature() to monitor the temperature.\n
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HighTemperature(), XMC_SCU_LowTemperature() \n\n\n
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp);
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has dropped below the configured l
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: \a true if the temperature value has dropped below the configured lower l
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              if the temperature value is higher than the configured lower limit.
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the measured temperature has dropped below the configured lower limit of temperature.\
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks \a UNDERFL bit (Lower LimitUnderflow Status bit) of \a DTEMPALARM register.
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The \a UNDERFL bit will be set if the measured temperature has dropped below the limit configure
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the bitfield \a LOWER in the \a DTEMPLIM register.
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_HighTemperature() \n\n\n
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_LowTemperature(void);
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t Configured boot mode for the device.\n
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for enumeration of different boot modes.
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the boot mode configured for the device.\n\n
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The boot mode is read from the \a STCON register bit field \a SWCON.
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetBootMode() \n\n\n
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_GetBootMode(void);
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param mode Boot mode to be configured for the device.\n
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for selecting the boot mode.
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the desired boot mode for the device.\n\n
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The XMC4 series devices support multiple boot modes. A running application can set a desired boo
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * launch it by means of software reset. Switching of boot modes should be handled carefully. User 
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the initial boot sequence is executed. A stable execution environment should be maintained when 
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * eventually handed over to the application program.\n
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to launch requested bootmode:\n
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetBootMode() with desired boot mode value.\n
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Trigger a software reset using system reset request by enabling a bit \a SYSRESETREQ of AIRCR 
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *   (PPB->AIRCR |= PPB_AIRCR_SYSRESETREQ_Msk).\n
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetBootMode() \n\n\n
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t mode);
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param index  The SCU general purpose register to be read.\n
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Data read from the selected general purpose register.
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides stored data from general purpose SCU register.\n\n
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * data. The API reads from either GPR0 or GPR1 based on the \a index value.
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_WriteGPR()\n\n\n
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_ReadGPR(const uint32_t index);
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param index  The SCU general purpose register to be written.\n
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param data  Data to be written to the selected general purpose register.
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Stores data in the selected general purpose SCU register.\n\n
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * data. The API writes data to either GPR0 or GPR1 based on the \a index value.
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_ReadGPR()\n\n\n
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data);
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param address  Location in the retention memory to be written.\n
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0 to 15.
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param data    32 bit data to be written into retention memory. The API writes
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                one word(4 bytes) of data to the address specified.\n
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 32 bit data.
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Writes input data to the selected address of Retention memory in hibernate domain.\n\n
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_ReadFromRetentionMemory() \n\n\n
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data);
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param address  Location in the retention memory to be read.\n
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0 to 15.
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  32 bit data read from retention memory. The API reads
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                one word(4 bytes) of data from the address specified.\n
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 32 bit data.
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Reads data from selected address of retention memory in hibernate domain.\n\n
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_WriteToRetentionMemory() \n\n\n
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address);
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be enabled.\n
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selectively enables interrupt sources to generate non maskable interrupt(NMI).\n\n
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * NMI assertion can be individually enabled by setting corresponding bit of an interrupt in the 
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \a NMIREQEN register.
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_DisableNmiRequest() \n\n\n
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request);
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be disabled.\n
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selectively disables interrupt sources from generating non maskable interrupt(NMI).\n\n
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * NMI assertion can be individually disabled by clearing corresponding bits in the \a NMIREQEN reg
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request);
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be enabled.\n
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables assertion of trap for the selected trap event.\n\n
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be individually enabled by clearing respective bit of the 
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * event in \a TRAPDIS register in order to get an exception.
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_TRAP_Disable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Enable(const uint32_t trap);
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be disabled.\n
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables assertion of trap for the selected trap event.\n\n
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be individually disabled by setting the respective event bit 
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a TRAPDIS register in order to suppress trap generation.
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Disable(const uint32_t trap);
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap status bit has to be cleared.\n
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clears the trap status of input event.\n\n
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Once a trap event is detected, it will have to be acknowledged and later serviced. 
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The trap status bit should be cleared to detect the occurence of trap next time. 
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * This is useful while polling for TRAPSTAT without enabling the NMI for trap.
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap status can be cleared by setting the event bit in the \a TRAPCLR register.
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap);
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Status of trap generating events.\n
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event. The returned
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * value indicates the status of multiple events at their respective bit positions.
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * User should mask the bits of the events of interest using the type specified.
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the status of trap generating events. \n\n
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is read from \a TRAPRAW register. Status of the specific events can be checked
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * using their respective bits in the \a TRAPRAW register. The bit masks can be obtained from
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the enumeration type @ref XMC_SCU_TRAP_t. Multiple events can be combined using \a OR operation.
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * A trap event is considered to be asserted if the respective bit of the event is set to 1.
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_ClearStatus() \n\n\n
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_TRAP_GetStatus(void);  
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap has to be triggered.\n
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Triggers trap generation for the event specified. \n\n
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The trap source has to be enabled before invocation of this API. 
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap event can be triggered by setting its respective bit in the \a TRAPSET register.
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap event can be configured to generate a non maskable interrupt by using the API XMC_SCU_INTER
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to manually assert a trap event:\n
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_EnableEvent with desired trap request source ID.\n
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_SetEvent with same trap request source ID to manually assert a trap event
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Trigger(const uint32_t trap);
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral to be reset.\n
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Puts the specified peripheral in to reset state. \n\n
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API achieves reset of peripherals by setting the respective bit in the \a PRSET0,  \a PRSET1
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. Status of reset assertion automatically stored in the \a PRSTATn register and can be c
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * user software to determine the state of the system and for debug purpose.\n
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to assert a peripheral reset:\n
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_AssertPeripheralReset() with desired peripheral identifier.\n
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted with same peripheral identifier to verify whet
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is in reset state.\n
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_IsPeripheralResetAsserted() \n\n\n
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral to be moved out of reset state.\n
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the specified peripheral by moving it out of reset state.  \n\n
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Any peripheral should be moved out of reset state for executing its functionality.
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API enables the peripheral by setting its respective bit in the \a PRCLR0,  \a PRCLR1 or  \a
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. Status of reset deassertion is automatically stored in the \a PRSTATn register and can
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the user software to determine the state of the system and for debug purpose.\n
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to deassert a peripheral reset:\n
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_DeassertPeripheralReset() with desired peripheral identifier.\n
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted() with desired peripheral identifier to verify
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * has been enabled.\n
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral, whose reset status has to be checked.\n
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals.
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Status of peripheral reset. \n
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *               \b Range: \a true if peripheral is in reset state. \a false if peripheral is enabl
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks the reset status of the selected peripheral.\n\n
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API reads the reset status from \a PRSTATn register. Returns true if the peripheral is in
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * reset state. On power up of the device, all the peripherals will be in reset state. 
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If the peripheral is enabled, \a false will be returned as the status.
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n 
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error status has to be cleared.\n
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory status bits can be cleared by using the \a OR operation.
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clears the parity error status bit. \n\n
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When a memory parity error is detected using the status bits in \a PEFLAG register. It has to 
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * be cleared by software to detect the parity error from the same memory next time.
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API clears the parity error status bit of the selected peripheral by setting the 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * respective bit in the \a PEFLAG register. Status of multiple memory parity errors 
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * can be cleared by combining the enum values using \a OR operation.
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_GetStatus(), XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_EnableTrapGeneration() \n\n\
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory);
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error checking has to be enabled.\n
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables parity error checking for the selected on-chip RAM type.\n\n
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error checking can be enabled by setting respective bits in the \a PEEN register.
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Additionally parity error can be configured to generate trap when the error is detected,
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * using the API XMC_SCU_PARITY_EnableTrapGeneration(). Such a trap can be further configured
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to generate non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration(), XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_Enable(const uint32_t memory);
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory   The on-chip RAM type, for which the parity error checking has to be disabled.\n
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables parity error checking for the selected on-chip RAM type.\n\n
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error detection can be disabled by clearing the respective bit in the \a PEEN register.
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_Disable(const uint32_t memory);
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be enable
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables trap assertion for the parity error source.\n\n
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error detection for different types of on-chip RAM can generate trap.
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion for parity error can be individually enabled by setting the respective bits
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a PETE register. The generated trap can be additionally configured to generate
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory);
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be disabl
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the assertion of trap for the parity error source.\n\n
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be disabled by clearing the respective bit of the RAM type in the \a PETE reg
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration() \n\n\n
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory);
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Status of parity error detection for the on-chip RAM modules.\n
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to get the bit mask of each RAM module type.
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the status of parity error detection for the on-chip RAM modules.\n\n
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error status information is obtained from the \a PEFLAG register.
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If a particular RAM module has parity error, its respective bit field will be set to 1 in the 
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * returned value. A check for the status of a particular RAM module can be done by
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * masking the returned value with the RAM module identifier from the type @ref XMC_SCU_PARITY_t.
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_ClearStatus() \n\n\n
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_PARITY_GetStatus(void);  
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be enabled. \n
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the source clock for selected peripheral.\n\n
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually enabled by setting the pe
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * specific bit in the \a CLKSET register.\n
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to verify whether a source clock of peripheral is enabl
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_EnableClock() with desired peripheral identifier.\n
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled() with same peripheral identifier to verify whether the c
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableClock(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock);
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be disabled. \n
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables source clock for the peripheral selected.\n\n
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually disabled  by setting the 
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * specific bits in the \a CLKCLR register.\n
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to verify whether clock source of the peripheral is ena
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_DisableClock with desired peripheral identifier.\n
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled with same peripheral identifier to verify whether periphe
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock);
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock   Peripheral for which the clock status has to be checked. \n
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Status of peripheral clock.\n
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: \a true if peripheral clock is enabled. \a false if peripheral clock is disable
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks the status of peripheral source clock.\n\n
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status of peripheral source clock is read from the \a CLKSTATn register. 
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Returns \a true if clock is enabled and returns \a false otherwise.
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_CLOCK_DisableClock() \n\n\n
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock);
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of clock for fSYS.\n
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI for selecting internal fast clock as fSYS.\n
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL for selecting the output of PLL fPLL as fSYS.
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source for system clock (fSYS).\n\n
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * System clock is selected by setting \a SYSSEL bits in the \a SYSCLKCR register.
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSCLKSRC_PLL is selected, then the dividers of the PLL have to be
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * additionally configured to achieve the required system clock frequency. 
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   * \par<b>Related APIs:</b><BR>
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_StartSystemPll(), XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source);
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_SYSCLKSRC_t   Source of clock for fSYS.\n
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI - internal fast clock selected as fSYS.\n
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL - output of PLL fPLL selected as fSYS.
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the selected source of system clock (fSYS). \n\n
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selected source of fSYS is obtained by reading \a SYSSEL bits of \a SYSCLKCR register.
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource(), XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSCLKSRC_t)(SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk);
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to select the source of clock.\n
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL as source of USB clock(fUSB/
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL as source of USB clock(fUSB
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of USB/SDMMC clock (fUSB/SDMMC).\n\n
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * USB and SDMMC use a common clock source. They can either use fUSB PLL or fPLL as the source of c
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The selection is done by configuring the \a USBSEL bits of \a USBCLKCR register.
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source);
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_USBCLKSRC_t   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to identify the source of clock.\n
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL is selected as source of USB
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL is selected as source of US
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the selected source of USB and SDMMC clock frequency.\n\n
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Clock source for watchdog timer.\n
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of WDT clock (fWDT).\n\n
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The selected value is configured to the \a WDTSEL bits of \a WDTCLKCR register.
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The watchdog timer counts at the frequency selected using this API. So the time for
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * timeout or pre-warning of watchdog has to be calculated based on this selection.
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_GetWdtClockFrequency() \n\n\n
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source);
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_WDTCLKSRC_t   Clock source configured for watchdog timer.\n
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of clock used for watchdog timer.\n\n
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a WDTSEL bits of \a WDTCLKCR register.
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The time for timeout or pre-warning of watchdog has to be calculated based on 
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the clock source selected.
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source   Source for standby clock.\n
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of Standby clock (fSTDBY).\n\n
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clock source is configured by setting the \a STDBYSEL bits of \a HDCR register.
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Hibernate domain should be enabled explicitly before using the API.
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_GetStdbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source);
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source clock of standby clock(fSTDBY).\n
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of standby clock (fSTDBY).\n\n
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a STDBYSEL bits of \a HDCR register.\n
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetStandbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_STDBYSEL_Msk);
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of RTC clock.\n
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of RTC clock (fRTC).\n\n
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a RCS bit of \a HDCR register.
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * fULP needs external input powered by VBAT or VDDP. fOSI is internal clock.
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_GetRtcClockSource() \n\n\n
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source);
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source of RTC clock.\n
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of RTC clock (fRTC).
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a RCS bit of \a HDCR register.
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_RCS_Msk);
1831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Source of external clock output(fEXT).\n
1836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC42
1841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC41
1845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of external clock out (fEXT).\n\n
1852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value will be configured to \a ECKSEL bits of \a EXTCLKCR register.
1853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t clock);
1857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_EXTOUTCLKSRC_t   Source of external clock output(fEXT).\n
1860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC42
1865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC41
1868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of external clock output(fEXT).\n\n
1873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
1874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
1878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
1880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of clock for system PLL.\n
1885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of system PLL.\n\n
1893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a VCOBYP bit of \a PLLCON0 register.
1894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP is selected, ensure that the high performance oscillator 
1895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * enabled by using the API XMC_SCU_CLOCK_EnableHighPerformanceOscillator().
1896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator()\n\n\n
1898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source);
1900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_OSCCLKSRC_t   Source of clock for system PLL.\n
1903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of system PLL clock (fPLL). \n\n
1909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a VCOBYP bit of \a PLLCON0 register.
1910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator(), XMC_SCU_CLOCK_SetSystemPllClockSource()\n\n\n
1912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)
1914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSPLLCLKSRC_t)(SCU_PLL->PLLCON0 & SCU_PLL_PLLCON0_VCOBYP_Msk);
1916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0) 
1919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of ECAT clock.\n
1922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of ECAT clock (fECAT).\n\n
1930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
1931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
1933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
1935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
1937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                       ((uint32_t)source);
1938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_ECATCLKSRC_t   Source of ECAT clock.\n
1942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of ECAT clock (fECAT).
1948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECATSEL bit of \a ECATCLKCR register.
1949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_ECATCLKSRC_t XMC_SCU_CLOCK_GetECATClockSource(void)
1953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_ECATCLKSRC_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) >> SCU_C
1955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
1957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param divider   Ratio of fSYS clock source to the value of fSYS.
1961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 1 to 256.
1962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the ratio of system clock source to the value of system clock frequency.\n\n
1967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured as \a SYSDIV bits of \a SYSCLKCR register. The divider value is 
1968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * decremented by 1 before configuring.
1969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider);
1973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   Ratio of fSYS clock source to the value of fSYS.
1976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 0 to 255.
1977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of ratio between the source of system clock to the the value of system clock 
1980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a SYSDIV bits of \a SYSCLKCR register.
1981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)
1985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) >> SCU_CLK_SYSCLKCR_SYSDIV_Po
1987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio of fCCU clock source to the value of fCCU.
1992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 1 or 2.\n
1993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  1-> fCCU= fSYS \n
1994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  2-> fCCU= fSYS/2.
1995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the divider for CCU clock source. \n\n
2000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Capture compare unit(CCU) can take either fSYS or fSYS/2 as the source of clock.
2001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The configuration is set to \a CCUDIV bit of \a CCUCLKCR register. The CCUDIV bit is 1 bit wide.
2002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCcuClockDivider() \n\n\n
2005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t ratio);
2007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of fCCU clock source to the value of fCCU.
2010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 0 or 1.\n
2011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
2012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
2013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio of CCU clock(fCCU) to system clock(fSYS).\n\n
2016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a CCUDIV bit of \a CCUCLKCR register.
2017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCcuClockDivider() \n\n\n
2020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)
2022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >> SCU_CLK_CCUCLKCR_CCUDIV_Po
2024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio between system clock(fSYS) and CPU clock(fCPU).
2029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            1-> fCPU= fSYS. \n
2031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            2-> fCPU= fSYS/2.
2032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the CPU clock by setting the divider value for the system clock. \n\n
2037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is set to the \a CPUDIV bit of \a CPUCLKCR register.
2038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockDivider() \n\n\n
2040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t ratio);
2042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   Ratio between system clock(fSYS) and CPU clock(fCPU).
2045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
2047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
2048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between system clock(fSYS) and CPU clock(fCPU). \n\n
2051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a CPUDIV bit of \a CPUCLKCR register.
2052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCpuClockDivider() \n\n\n
2054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)
2056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Po
2058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio of peripheral clock source to the value of peripheral clock.\n
2063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                1-> fPERIPH= fCPU.\n
2065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                2-> fPERIPH= fCPU/2.
2066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the peripheral clock by setting the divider for CPU clock(fCPU).\n\n
2071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The peripheral clock can be equal to either fCPU or fCPU/2. The value is configured to \a PBDIV 
2072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockDivider() \n\n\n
2075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t ratio);
2077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of peripheral clock source to the value of peripheral clock.\n
2080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
2082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
2083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio of CPU clock(fCPU) to peripheral clock(fPERIPH).\n\n
2086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a PBDIV bit of \a PBCLKCR register.
2087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetPeripheralClockDivider() \n\n\n
2089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)
2091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos);
2093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 8.
2099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the USB clock(fUSB) by setting the USB clock divider. \n\n
2104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is decremented by 1 before setting it to \a USBDIV bits of \a USBCLKCR register.
2105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbClockDivider(), XMC_SCU_CLOCK_SetUsbClockSource() \n\n\n
2108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t ratio);
2110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 7.
2115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between PLL output frequency(fPLL) and USB clock(fUSB).\n\n
2118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a USBDIV bit of \a USBCLKCR register.
2119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbClockSource() \n\n\n
2121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)
2123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >> SCU_CLK_USBCLKCR_USBDIV_Po
2125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
2130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 64.
2134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the EBU clock(fEBU) by setting the divider value.\n\n
2139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The clock divider is configured to the \a EBUDIV bits of \a EBUCLKCR register.
2140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetEbuClockDivider() \n\n\n
2142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t ratio);
2144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 63.
2149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between PLL clock(fPLL) and EBU clock(fEBU).\n\n
2152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a EBUDIV bits of \a EBUCLKCR register.
2153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetEbuClockDivider() \n\n\n
2155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)
2157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >> SCU_CLK_EBUCLKCR_EBUDIV_Po
2159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
2161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio between the source of WDT clock and the WDT clock.\n
2165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 256.
2166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the WDT clock by setting the clock divider for the WDT clock source.\n\n
2171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a WDTDIV bits of \a WDTCLKCR register. The value of divider
2172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is decremented by 1 before configuring. Check the selected clock source for the WDT clock
2173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * before configuring the divider using the API XMC_SCU_CLOCK_SetWdtClockSource().
2174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_GetWdtClockDivider() \n\n\n
2176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t ratio);
2178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the source of WDT clock and the WDT clock.\n
2182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 255.
2183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between the WDT parent clock and the WDT clock. \n\n
2186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a WDTDIV bits of \a WDTCLKCR register.
2187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Ensure that the WDT parent clock is considered before using the value of
2188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the divider value.
2189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_SetWdtClockDivider() \n\n\n
2191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)
2193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >> SCU_CLK_WDTCLKCR_WDTDIV_Po
2195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio between the external output parent clock selected and the output clock.\n
2200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 512.
2201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the external output clock by setting the divider value for the parent clock. \n\n
2206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value will be configured to \a ECKDIV bits of \a EXTCLKCR register.
2207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The divider value is decremented by 1 before storing it to the bit fields.
2208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Ensure that the source of external output clock is configured appropriately using the API
2209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource().
2210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_GetExternalOutputClockDivider() \n\n
2212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t ratio);
2214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the external output parent clock selected and the output clock.\
2218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 511.
2219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the divider value applied on parent clock before the generation of external output cloc
2222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a EXTDIV bit of \a EXTCLKCR register.
2223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
2225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)
2227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >> SCU_CLK_EXTCLKCR_ECKDIV_Po
2229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
2232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio between the source of ECAT clock and the ECAT clock.\n
2235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 4.
2236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the ECAT clock by setting the clock divider for the ECAT clock source.\n\n
2241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a ECADIV bits of \a ECATCLKCR register. The value of divider
2242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is decremented by 1 before configuring.
2243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_GetECATClockDivider() \n\n\n
2245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider);
2247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the source of ECAT clock and the ECAT clock.\n
2251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 3.
2252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between the ECAT parent clock and the ECAT clock. \n\n
2255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECADIV bits of \a ECATCLKCR register.
2256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_SetECATClockDivider() \n\n\n
2258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetECATClockDivider(void)
2260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECADIV_Msk) >> SCU_CLK_ECATCLKCR_ECADIV
2262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
2264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the high precision oscillator by configuring external crystal mode.\n\n
2271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 0, there by configuring the 
2272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * external clock input.
2273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The System Oscillator Watchdog is enabled. The user should check the status 
2274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable()
2275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void);
2279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the high precision oscillator by disabling the external oscillator.\n\n
2285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 1, there by disabling the 
2286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * external oscillator. 
2287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void);
2291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of high performance oscillator
2295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the OSC_HP oscillator is stable and usable
2298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void);
2302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus to monitor the status of
2310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableHighPerformanceOscillator
2311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void);
2315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void);
2326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status OSC_HP XTAL1 pin
2330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Monitor the status of OSC_HP XTAL1 pin.
2333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void);
2337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables ultra low power oscillator(ULP). \n\n
2344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It enables the hibernate domain, configures the ultra low power oscillator
2345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * uisng the \a MODE bits of the \a OSCULCTRL register. The \a Mode bits will be
2346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * reset to 0 to enable the low power oscillator. Mirror register update delays 
2347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * are handled internally.
2348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The OSC_ULP Oscillator Watchdog is enabled. The user should check the status 
2349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsLowPowerOscillatorStable()
2350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() 
2352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_IsLowPowerOscillatorStable() \n\n\n
2353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void);
2355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables ultra low power oscillator.\n\n
2362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is disabled by setting the \a MODE bits of \a OSCULCTRL register to value 2.
2363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * By default on power up, the ultra low power osciallator is disabled.
2364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void);
2368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of low power oscillator
2372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the OSC_ULP oscillator is stable and usable
2375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void);
2379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus to monitor the status of OSC_UL
2387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableLowPowerOscillator().
2388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
2390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() \n\n\n
2394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void);
2396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
2406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void);
2411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status OSC_ULP XTAL1 pin 
2415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Monitor the status of OSC_ULP XTAL1 pin.
2418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void);
2422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   System frequency in Hertz.\n
2426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: clock frequency in Hertz. Range of the value depends on the source clock fr
2427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            and the configured values of dividers.
2428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of system PLL output clock frequency(fPLL).\n\n
2431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API uses \a N-DIV,  \a P-DIV,  \a K1-DIV,  \a K2-DIV bits information from \a PLLCON1 regist
2432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * VCOBYP bit information from \a PLLCON0 register. It calculates frequency of system pll clock usi
2433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If normal Mode : fPLL = (fOSC * N)/(P * K2).
2434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If prescaler mode: fPLL = fOSC/ K1.
2435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
2437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void);
2439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Source clock used for deriving system clock.\n
2443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: fOHP frequency if external high precision frequency is used. \n
2444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    fOFI fast internal clock frequency.
2445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of the input clock frequency for deriving the system clock.
2448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API retrieves frequency of system PLL input clock (fPLLin).
2449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Based on \a PINSEL bits information from \a PLLCON2 register, the parent clock source is obtaine
2450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * This bit field specifies if fOHP or fOFI is used for deriving system clock.
2451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * System clock frequency is obtained by dividing the source clock frequency with different divider
2452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockFrequency() \n\n\n
2454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void);
2456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   USB PLL output clock frequency.
2460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the frequency of USB PLL output clock (fUSBPLL).\n\n
2463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It obtains the \a VCOBYP bits information from \a USBPLLCON register and decides if USB PLL mode
2464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If USB PLL mode is used, the USB clock frequency is obtained by dividing the source clock by USB
2465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency is obtained using following formula:\n
2466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If Normal Mode : fUSBPLL = (fOSC * N)/(P * 2).\n
2467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If Prescaler mode: fPLL = fOSC.
2468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
2470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void);
2472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   System clock frequency in Hertz.
2476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the frequency of system clock (fSYS).\n\n
2479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value obtained by dividing \a CPUDIV bits information of \a CPUCLKCR register with SystemCor
2480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Based on these values, fSYS clock frequency is derived using the following formula:\n
2481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * fSYS = fCPU << CPUDIV.
2482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
2484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
 1627              		.loc 2 2485 26 view .LVU331
 1628              	.LBB69:
2486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_
 1629              		.loc 2 2487 3 view .LVU332
 1630              		.loc 2 2487 38 is_stmt 0 view .LVU333
 1631 0000 054B     		ldr	r3, .L137
 1632              		.loc 2 2487 26 view .LVU334
 1633 0002 0649     		ldr	r1, .L137+4
 1634              		.loc 2 2487 38 view .LVU335
 1635 0004 1A69     		ldr	r2, [r3, #16]
 1636              	.LVL88:
 1637              		.loc 2 2487 38 view .LVU336
 1638              	.LBE69:
 1639              	.LBE68:
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 1640              		.loc 1 757 3 is_stmt 1 view .LVU337
 1641              	.LBB72:
 1642              	.LBB70:
 1643              		.loc 2 2487 26 is_stmt 0 view .LVU338
 1644 0006 0868     		ldr	r0, [r1]
 1645              	.LBE70:
 1646              	.LBE72:
 1647              		.loc 1 757 54 view .LVU339
 1648 0008 1B6A     		ldr	r3, [r3, #32]
 1649              	.LBB73:
 1650              	.LBB71:
 1651              		.loc 2 2487 80 view .LVU340
 1652 000a 02F00102 		and	r2, r2, #1
 1653              	.LVL89:
 1654              		.loc 2 2487 26 view .LVU341
 1655 000e 9040     		lsls	r0, r0, r2
 1656              	.LVL90:
 1657              		.loc 2 2487 26 view .LVU342
 1658              	.LBE71:
 1659              	.LBE73:
 1660              		.loc 1 757 35 view .LVU343
 1661 0010 03F00103 		and	r3, r3, #1
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                               SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1662              		.loc 1 759 1 view .LVU344
 1663 0014 D840     		lsrs	r0, r0, r3
 1664              	.LVL91:
 1665              		.loc 1 759 1 view .LVU345
 1666 0016 7047     		bx	lr
 1667              	.L138:
 1668              		.align	2
 1669              	.L137:
 1670 0018 00460050 		.word	1342195200
 1671 001c 00000000 		.word	SystemCoreClock
 1672              		.cfi_endproc
 1673              	.LFE204:
 1675              		.section	.text.XMC_SCU_CLOCK_GetUsbClockFrequency,"ax",%progbits
 1676              		.align	1
 1677              		.p2align 2,,3
 1678              		.global	XMC_SCU_CLOCK_GetUsbClockFrequency
 1679              		.syntax unified
 1680              		.thumb
 1681              		.thumb_func
 1682              		.fpu fpv4-sp-d16
 1684              	XMC_SCU_CLOCK_GetUsbClockFrequency:
 1685              	.LFB205:
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve USB and SDMMC clock frequency
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1686              		.loc 1 765 1 is_stmt 1 view -0
 1687              		.cfi_startproc
 1688              		@ args = 0, pretend = 0, frame = 0
 1689              		@ frame_needed = 0, uses_anonymous_args = 0
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1690              		.loc 1 766 3 view .LVU347
 1691              	.LVL92:
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_USBCLKSRC_t clksrc;
 1692              		.loc 1 767 3 view .LVU348
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 1693              		.loc 1 769 3 view .LVU349
 1694              	.LBB74:
 1695              	.LBI74:
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 1696              		.loc 2 1707 43 view .LVU350
 1697              	.LBB75:
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1698              		.loc 2 1709 3 view .LVU351
 1699              	.LBE75:
 1700              	.LBE74:
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1701              		.loc 1 765 1 is_stmt 0 view .LVU352
 1702 0000 08B5     		push	{r3, lr}
 1703              	.LCFI2:
 1704              		.cfi_def_cfa_offset 8
 1705              		.cfi_offset 3, -8
 1706              		.cfi_offset 14, -4
 1707              	.LBB77:
 1708              	.LBB76:
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1709              		.loc 2 1709 45 view .LVU353
 1710 0002 084B     		ldr	r3, .L143
 1711 0004 9B69     		ldr	r3, [r3, #24]
 1712              	.LVL93:
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1713              		.loc 2 1709 45 view .LVU354
 1714              	.LBE76:
 1715              	.LBE77:
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 1716              		.loc 1 771 3 is_stmt 1 view .LVU355
 1717              		.loc 1 771 6 is_stmt 0 view .LVU356
 1718 0006 DB03     		lsls	r3, r3, #15
 1719              	.LVL94:
 1720              		.loc 1 771 6 view .LVU357
 1721 0008 09D5     		bpl	.L140
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 1722              		.loc 1 773 5 is_stmt 1 view .LVU358
 1723              		.loc 1 773 17 is_stmt 0 view .LVU359
 1724 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 1725              	.LVL95:
 1726              	.L141:
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1727              		.loc 1 781 3 is_stmt 1 view .LVU360
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 1728              		.loc 1 783 3 view .LVU361
 1729              		.loc 1 783 43 is_stmt 0 view .LVU362
 1730 000e 054B     		ldr	r3, .L143
 1731 0010 9B69     		ldr	r3, [r3, #24]
 1732              		.loc 1 783 85 view .LVU363
 1733 0012 03F00703 		and	r3, r3, #7
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 1734              		.loc 1 784 65 view .LVU364
 1735 0016 0133     		adds	r3, r3, #1
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1736              		.loc 1 785 1 view .LVU365
 1737 0018 B0FBF3F0 		udiv	r0, r0, r3
 1738              	.LVL96:
 1739              		.loc 1 785 1 view .LVU366
 1740 001c 08BD     		pop	{r3, pc}
 1741              	.LVL97:
 1742              	.L140:
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 1743              		.loc 1 775 8 is_stmt 1 view .LVU367
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1744              		.loc 1 777 5 view .LVU368
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1745              		.loc 1 777 17 is_stmt 0 view .LVU369
 1746 001e FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 1747              	.LVL98:
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1748              		.loc 1 777 17 view .LVU370
 1749 0022 F4E7     		b	.L141
 1750              	.L144:
 1751              		.align	2
 1752              	.L143:
 1753 0024 00460050 		.word	1342195200
 1754              		.cfi_endproc
 1755              	.LFE205:
 1757              		.section	.text.XMC_SCU_CLOCK_GetEbuClockFrequency,"ax",%progbits
 1758              		.align	1
 1759              		.p2align 2,,3
 1760              		.global	XMC_SCU_CLOCK_GetEbuClockFrequency
 1761              		.syntax unified
 1762              		.thumb
 1763              		.thumb_func
 1764              		.fpu fpv4-sp-d16
 1766              	XMC_SCU_CLOCK_GetEbuClockFrequency:
 1767              	.LFB206:
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve EBU clock frequency
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1768              		.loc 1 792 1 is_stmt 1 view -0
 1769              		.cfi_startproc
 1770              		@ args = 0, pretend = 0, frame = 0
 1771              		@ frame_needed = 0, uses_anonymous_args = 0
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 1772              		.loc 1 793 3 view .LVU372
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 1773              		.loc 1 792 1 is_stmt 0 view .LVU373
 1774 0000 08B5     		push	{r3, lr}
 1775              	.LCFI3:
 1776              		.cfi_def_cfa_offset 8
 1777              		.cfi_offset 3, -8
 1778              		.cfi_offset 14, -4
 1779              		.loc 1 793 24 view .LVU374
 1780 0002 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 1781              	.LVL99:
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 1782              		.loc 1 795 3 is_stmt 1 view .LVU375
 1783              		.loc 1 795 43 is_stmt 0 view .LVU376
 1784 0006 044B     		ldr	r3, .L147
 1785 0008 DB69     		ldr	r3, [r3, #28]
 1786              		.loc 1 795 85 view .LVU377
 1787 000a 03F03F03 		and	r3, r3, #63
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 1788              		.loc 1 796 65 view .LVU378
 1789 000e 0133     		adds	r3, r3, #1
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1790              		.loc 1 797 1 view .LVU379
 1791 0010 B0FBF3F0 		udiv	r0, r0, r3
 1792              	.LVL100:
 1793              		.loc 1 797 1 view .LVU380
 1794 0014 08BD     		pop	{r3, pc}
 1795              	.L148:
 1796 0016 00BF     		.align	2
 1797              	.L147:
 1798 0018 00460050 		.word	1342195200
 1799              		.cfi_endproc
 1800              	.LFE206:
 1802              		.section	.text.XMC_SCU_CLOCK_GetWdtClockFrequency,"ax",%progbits
 1803              		.align	1
 1804              		.p2align 2,,3
 1805              		.global	XMC_SCU_CLOCK_GetWdtClockFrequency
 1806              		.syntax unified
 1807              		.thumb
 1808              		.thumb_func
 1809              		.fpu fpv4-sp-d16
 1811              	XMC_SCU_CLOCK_GetWdtClockFrequency:
 1812              	.LFB207:
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve ECAT clock frequency
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetECATClockFrequency(void)
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency;
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if ((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) != 0U)
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (XMC_SCU_CLOCK_GetECATClockDivider() + 1UL)));
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve WDT clock frequency
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1813              		.loc 1 825 1 is_stmt 1 view -0
 1814              		.cfi_startproc
 1815              		@ args = 0, pretend = 0, frame = 0
 1816              		@ frame_needed = 0, uses_anonymous_args = 0
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1817              		.loc 1 826 3 view .LVU382
 1818              	.LVL101:
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;
 1819              		.loc 1 827 3 view .LVU383
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 1820              		.loc 1 829 3 view .LVU384
 1821              	.LBB78:
 1822              	.LBI78:
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 1823              		.loc 2 1748 43 view .LVU385
 1824              	.LBB79:
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1825              		.loc 2 1750 3 view .LVU386
 1826              	.LBE79:
 1827              	.LBE78:
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1828              		.loc 1 825 1 is_stmt 0 view .LVU387
 1829 0000 08B5     		push	{r3, lr}
 1830              	.LCFI4:
 1831              		.cfi_def_cfa_offset 8
 1832              		.cfi_offset 3, -8
 1833              		.cfi_offset 14, -4
 1834              	.LBB81:
 1835              	.LBB80:
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1836              		.loc 2 1750 45 view .LVU388
 1837 0002 0D4B     		ldr	r3, .L156
 1838 0004 5B6A     		ldr	r3, [r3, #36]
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1839              		.loc 2 1750 10 view .LVU389
 1840 0006 03F44033 		and	r3, r3, #196608
 1841              	.LVL102:
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1842              		.loc 2 1750 10 view .LVU390
 1843              	.LBE80:
 1844              	.LBE81:
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 1845              		.loc 1 831 3 is_stmt 1 view .LVU391
 1846              		.loc 1 831 6 is_stmt 0 view .LVU392
 1847 000a B3F5003F 		cmp	r3, #131072
 1848 000e 0FD0     		beq	.L155
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 1849              		.loc 1 835 8 is_stmt 1 view .LVU393
 1850              		.loc 1 835 11 is_stmt 0 view .LVU394
 1851 0010 63B1     		cbz	r3, .L152
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = OFI_FREQUENCY;
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 1852              		.loc 1 839 8 is_stmt 1 view .LVU395
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = OSI_FREQUENCY;
 1853              		.loc 1 841 15 is_stmt 0 view .LVU396
 1854 0012 B3F5803F 		cmp	r3, #65536
 1855 0016 14BF     		ite	ne
 1856 0018 0020     		movne	r0, #0
 1857 001a 4FF40040 		moveq	r0, #32768
 1858              	.LVL103:
 1859              	.L151:
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1860              		.loc 1 846 3 is_stmt 1 view .LVU397
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 1861              		.loc 1 848 3 view .LVU398
 1862              		.loc 1 848 44 is_stmt 0 view .LVU399
 1863 001e 064B     		ldr	r3, .L156
 1864 0020 5B6A     		ldr	r3, [r3, #36]
 1865              		.loc 1 848 86 view .LVU400
 1866 0022 DBB2     		uxtb	r3, r3
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 1867              		.loc 1 849 66 view .LVU401
 1868 0024 0133     		adds	r3, r3, #1
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1869              		.loc 1 850 1 view .LVU402
 1870 0026 B0FBF3F0 		udiv	r0, r0, r3
 1871              	.LVL104:
 1872              		.loc 1 850 1 view .LVU403
 1873 002a 08BD     		pop	{r3, pc}
 1874              	.LVL105:
 1875              	.L152:
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1876              		.loc 1 837 15 view .LVU404
 1877 002c 0348     		ldr	r0, .L156+4
 1878 002e F6E7     		b	.L151
 1879              	.L155:
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1880              		.loc 1 833 5 is_stmt 1 view .LVU405
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1881              		.loc 1 833 17 is_stmt 0 view .LVU406
 1882 0030 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 1883              	.LVL106:
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1884              		.loc 1 833 17 view .LVU407
 1885 0034 F3E7     		b	.L151
 1886              	.L157:
 1887 0036 00BF     		.align	2
 1888              	.L156:
 1889 0038 00460050 		.word	1342195200
 1890 003c 00366E01 		.word	24000000
 1891              		.cfi_endproc
 1892              	.LFE207:
 1894              		.section	.text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency,"ax",%progbits
 1895              		.align	1
 1896              		.p2align 2,,3
 1897              		.global	XMC_SCU_CLOCK_GetExternalOutputClockFrequency
 1898              		.syntax unified
 1899              		.thumb
 1900              		.thumb_func
 1901              		.fpu fpv4-sp-d16
 1903              	XMC_SCU_CLOCK_GetExternalOutputClockFrequency:
 1904              	.LFB208:
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @brief API to retrieve EXTERNAL-OUT clock frequency
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @retval Clock frequency
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1905              		.loc 1 857 1 is_stmt 1 view -0
 1906              		.cfi_startproc
 1907              		@ args = 0, pretend = 0, frame = 0
 1908              		@ frame_needed = 0, uses_anonymous_args = 0
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1909              		.loc 1 858 3 view .LVU409
 1910              	.LVL107:
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;
 1911              		.loc 1 859 3 view .LVU410
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 1912              		.loc 1 861 3 view .LVU411
 1913              	.LBB82:
 1914              	.LBI82:
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 1915              		.loc 2 1877 46 view .LVU412
 1916              	.LBB83:
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1917              		.loc 2 1879 3 view .LVU413
 1918              	.LBE83:
 1919              	.LBE82:
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 1920              		.loc 1 857 1 is_stmt 0 view .LVU414
 1921 0000 10B5     		push	{r4, lr}
 1922              	.LCFI5:
 1923              		.cfi_def_cfa_offset 8
 1924              		.cfi_offset 4, -8
 1925              		.cfi_offset 14, -4
 1926              	.LBB85:
 1927              	.LBB84:
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1928              		.loc 2 1879 48 view .LVU415
 1929 0002 124C     		ldr	r4, .L167
 1930 0004 A36A     		ldr	r3, [r4, #40]
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1931              		.loc 2 1879 10 view .LVU416
 1932 0006 03F00303 		and	r3, r3, #3
 1933              	.LVL108:
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 1934              		.loc 2 1879 10 view .LVU417
 1935              	.LBE84:
 1936              	.LBE85:
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 1937              		.loc 1 863 3 is_stmt 1 view .LVU418
 1938              		.loc 1 863 6 is_stmt 0 view .LVU419
 1939 000a 032B     		cmp	r3, #3
 1940 000c 0BD0     		beq	.L164
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 1941              		.loc 1 870 8 is_stmt 1 view .LVU420
 1942              		.loc 1 870 11 is_stmt 0 view .LVU421
 1943 000e 1BB1     		cbz	r3, .L165
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 1944              		.loc 1 874 8 is_stmt 1 view .LVU422
 1945              		.loc 1 874 11 is_stmt 0 view .LVU423
 1946 0010 022B     		cmp	r3, #2
 1947 0012 11D0     		beq	.L166
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;
 1948              		.loc 1 858 12 view .LVU424
 1949 0014 0020     		movs	r0, #0
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1950              		.loc 1 884 3 is_stmt 1 view .LVU425
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (frequency);
 1951              		.loc 1 886 3 view .LVU426
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1952              		.loc 1 887 1 is_stmt 0 view .LVU427
 1953 0016 10BD     		pop	{r4, pc}
 1954              	.L165:
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1955              		.loc 1 872 5 is_stmt 1 view .LVU428
 1956              	.LBB86:
 1957              	.LBI86:
2485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 1958              		.loc 2 2485 26 view .LVU429
 1959              	.LBB87:
 1960              		.loc 2 2487 3 view .LVU430
 1961              		.loc 2 2487 26 is_stmt 0 view .LVU431
 1962 0018 0D4A     		ldr	r2, .L167+4
 1963              		.loc 2 2487 38 view .LVU432
 1964 001a 2369     		ldr	r3, [r4, #16]
 1965              	.LVL109:
 1966              		.loc 2 2487 26 view .LVU433
 1967 001c 1068     		ldr	r0, [r2]
 1968              		.loc 2 2487 80 view .LVU434
 1969 001e 03F00103 		and	r3, r3, #1
 1970              		.loc 2 2487 26 view .LVU435
 1971 0022 9840     		lsls	r0, r0, r3
 1972              	.LVL110:
 1973              		.loc 2 2487 26 view .LVU436
 1974              	.LBE87:
 1975              	.LBE86:
 1976              		.loc 1 887 1 view .LVU437
 1977 0024 10BD     		pop	{r4, pc}
 1978              	.LVL111:
 1979              	.L164:
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 1980              		.loc 1 865 5 is_stmt 1 view .LVU438
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 1981              		.loc 1 865 17 is_stmt 0 view .LVU439
 1982 0026 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 1983              	.LVL112:
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1984              		.loc 1 867 5 is_stmt 1 view .LVU440
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1985              		.loc 1 867 52 is_stmt 0 view .LVU441
 1986 002a A36A     		ldr	r3, [r4, #40]
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1987              		.loc 1 867 95 view .LVU442
 1988 002c C3F30843 		ubfx	r3, r3, #16, #9
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 1989              		.loc 1 868 46 view .LVU443
 1990 0030 0133     		adds	r3, r3, #1
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 1991              		.loc 1 867 15 view .LVU444
 1992 0032 B0FBF3F0 		udiv	r0, r0, r3
 1993              	.LVL113:
 1994              		.loc 1 887 1 view .LVU445
 1995 0036 10BD     		pop	{r4, pc}
 1996              	.LVL114:
 1997              	.L166:
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 1998              		.loc 1 876 5 is_stmt 1 view .LVU446
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 1999              		.loc 1 876 17 is_stmt 0 view .LVU447
 2000 0038 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2001              	.LVL115:
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2002              		.loc 1 878 5 is_stmt 1 view .LVU448
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2003              		.loc 1 878 52 is_stmt 0 view .LVU449
 2004 003c A36A     		ldr	r3, [r4, #40]
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2005              		.loc 1 878 95 view .LVU450
 2006 003e C3F30843 		ubfx	r3, r3, #16, #9
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 2007              		.loc 1 879 46 view .LVU451
 2008 0042 0133     		adds	r3, r3, #1
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 2009              		.loc 1 878 15 view .LVU452
 2010 0044 B0FBF3F0 		udiv	r0, r0, r3
 2011              	.LVL116:
 2012              		.loc 1 887 1 view .LVU453
 2013 0048 10BD     		pop	{r4, pc}
 2014              	.L168:
 2015 004a 00BF     		.align	2
 2016              	.L167:
 2017 004c 00460050 		.word	1342195200
 2018 0050 00000000 		.word	SystemCoreClock
 2019              		.cfi_endproc
 2020              	.LFE208:
 2022              		.section	.text.XMC_SCU_CLOCK_GetPeripheralClockFrequency,"ax",%progbits
 2023              		.align	1
 2024              		.p2align 2,,3
 2025              		.global	XMC_SCU_CLOCK_GetPeripheralClockFrequency
 2026              		.syntax unified
 2027              		.thumb
 2028              		.thumb_func
 2029              		.fpu fpv4-sp-d16
 2031              	XMC_SCU_CLOCK_GetPeripheralClockFrequency:
 2032              	.LFB209:
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional c
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2033              		.loc 1 893 1 is_stmt 1 view -0
 2034              		.cfi_startproc
 2035              		@ args = 0, pretend = 0, frame = 0
 2036              		@ frame_needed = 0, uses_anonymous_args = 0
 2037              		@ link register save eliminated.
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 2038              		.loc 1 894 3 view .LVU455
 2039              	.LBB88:
 2040              	.LBI88:
 2041              		.file 3 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @file xmc_scu.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @date 2016-03-09
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-05-20:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Documentation improved <br>
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - XMC_ASSERT() hanging issues have fixed for XMC4 devices. <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-06-20:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Removed STATIC_INLINE property for the below APIs and declared as void
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERRUPT_EnableEvent, XMC_SCU_INTERRUPT_DisableEvent,
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERRUPT_TriggerEvent, XMC_SCU_INTERUPT_GetEventStatus,
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERUPT_ClearEventStatus
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-11-30:
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Documentation improved <br>
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *      
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2016-03-09:
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Optimization of write only registers
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *      
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @endcond 
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #ifndef XMC_SCU_H
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #define XMC_SCU_H
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * HEADER FILES
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc_common.h>
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @{
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @addtogroup SCU
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @brief System Control Unit(SCU) driver for XMC microcontroller family.
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * System control unit is the SoC power, reset and a clock manager with additional responsibility o
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * providing system stability protection and other auxiliary functions.<br>
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU provides the following features,
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Power control
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4 
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Hibernate control 
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Reset control
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Clock control
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Miscellaneous control(boot mode, system interrupts etc.)<br><br>
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The SCU driver is divided in to clock control logic, reset control logic, system interrupt contr
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * , hibernate control logic, trap control logic, parity control logic 
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * and miscellaneous control logic.<br>
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clock driver features:
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows clock configuration using the structure XMC_SCU_CLOCK_CONFIG_t and API XMC_SCU_CLOCK_I
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides structure XMC_SCU_CLOCK_SYSPLL_CONFIG_t for configuring the system PLL
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of clock source for system PLL, XMC_SCU_CLOCK_GetSystemPllClockSource()
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for configuring different module clock frequencies XMC_SCU_CLOCK_SetWdtClockDiv
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of clock source for external output, XMC_SCU_CLOCK_SetExternalOutputClockSou
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for enabling external high power oscillator and ultra low power oscillator, XMC
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for getting various clock frequencies XMC_SCU_CLOCK_GetPeripheralClockFrequency
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  XMC_SCU_CLOCK_GetCpuClockFrequency(), XMC_SCU_CLOCK_GetSystemClockFrequency()<br>
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of peripheral clock frequency, XMC_SCU_CLOCK_SetFastPeripheralClockSource()
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API to get the peripheral clock frequency, XMC_SCU_CLOCK_GetFastPeripheralClockFrequ
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Reset driver features:
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to handle peripheral reset XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_Deasse
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of NMI generation for selected events, XMC_SCU_INTERRUPT_EnableNmiReques
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to trigger device reset XMC_SCU_RESET_AssertMasterReset()
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to configure multiple sources for reset, XMC_SCU_RESET_EnableResetRequest()
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif <br>
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Interrupt driver features:
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for enabling/ disabling interrupt event generation XMC_SCU_INTERRUPT_EnableEven
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  XMC_SCU_INTERRUPT_DisableEvent()
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API for registering callback function for events XMC_SCU_INTERRUPT_SetEventHandler()
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Hibernate driver features:
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of hibernate domain XMC_SCU_HIB_EnableHibernateDomain(), XMC_SCU_HIB_Dis
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of standby clock source, XMC_SCU_HIB_SetStandbyClockSource()
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of RTC clock source, XMC_SCU_HIB_SetRtcClockSource()
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API for enabling slow internal clock used for backup clock, XMC_SCU_HIB_EnableIntern
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Trap driver features:
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows handling of trap XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_GetStatus(), XMC_SCU_TRAP_Trigger
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Parity driver features:
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Parity error generated by on-chip RAM can be monitored, XMC_SCU_PARITY_Enable(), XMC_SCU_PARI
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of trap generation on detection of parity error, XMC_SCU_PARITY_EnableTr
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Power driver features:
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to power the USB module XMC_SCU_POWER_EnableUsb(), XMC_SCU_POWER_DisableUsb()
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Miscellaneous features:
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to trigger multiple capture compare unit(CCU) channels to be started together XMC_SCU_
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of out of range comparator (ORC) XMC_SCU_EnableOutOfRangeComparator()
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_EnableTemperatureSensor(), XMC_SCU_Ca
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of device boot mode XMC_SCU_SetBootMode()<br>
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_StartTempMeasurement(), XMC_SCU_SetRa
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuring supply monitor unit using the structure XMC_SCU_SUPPLYMONITOR_t and API XM
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows handling of protected bits XMC_SCU_LockProtectedBits(), XMC_SCU_UnlockProtectedBits()<
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @{
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * MACROS
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * ENUMS
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *  Defines the status of SCU API execution, used to verify the SCU related API calls.
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** typedef enum XMC_SCU_STATUS 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_OK   = 0UL, /**< SCU related operation successfully completed.*/
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_ERROR,      /**< SCU related operation failed. When API cannot fulfill request, th
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_BUSY,       /**< Cannot execute the SCU related operation request because
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****                                   another operation is in progress. \a XMC_SCU_STATUS_BUSY is retur
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****                                   processing another request. */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** } XMC_SCU_STATUS_t;
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DATA TYPES
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Function pointer type used for registering callback functions on SCU event occurrence.
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DEVICE EXTENSIONS
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #if (UC_FAMILY == XMC1)
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc1_scu.h>
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #elif (UC_FAMILY == XMC4)
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc4_scu.h>
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #else
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #error "Unspecified chipset"
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * API Prototypes
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #ifdef __cplusplus
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** extern "C" {
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param trigger    CCU slices to be triggered synchronously via software. The value is a bitmask 
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    in the register CCUCON. <br>
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    combined using \a OR operation.
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Generates active edge(low to high) trigger for multiple CCU units at the same time.\n\n
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The edge of the start signal should be selected as active edge.
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the timer using this API.<BR>
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_GENERAL->CCUCON |= (uint32_t)trigger;
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param trigger  CCU slices to be triggered synchronously via software. The value is a bitmask of
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    in the register CCUCON. <br>
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    combined using \a OR operation.
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Generates passive edge(high to low) trigger for multiple CCU units at the same time.\n\n
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The edge of the start signal should be selected as passive edge.
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the timer using this API.<BR>
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_GENERAL->CCUCON &= (uint32_t)~trigger;
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param config Pointer to structure holding the clock prescaler values and divider values for 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                configuring clock generators and clock tree.\n
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                \b Range: Configure the members of structure @ref XMC_SCU_CLOCK_CONFIG_t for vari
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                parameters of clock setup.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Initializes clock generators and clock tree.\n\n
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Peripheral clock and system clock are configured based on the input configuration \a config.
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The system clock frequency is tuned by configuring the FDIV and IDIV values of CLKCR register.
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The values of FDIV and IDIV can be provided as part of input configuration.
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The PCLK divider determines the ratio of peripheral clock to the system clock. 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The source of RTC clock is set based on the input configuration. 
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \a SystemCoreClock variable will be updated with the value of
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * system clock frequency. Access to protected bit fields are handled internally.
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the high precision oscillator(fOHP) input and configures the system and peripheral clock
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Based on the system clock source selected in \a config, either fPLL or fOFI will be chosen as sy
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Based on PLL mode(normal or prescaler mode) used, PLL ramps up in steps to achieve target freque
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The clock dividers for CPU, CCU and peripheral clocks will be set based on the input configurati
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The \a SystemCoreClock variable is set with the value of system clock frequency.
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GetCpuClockFrequency() \n\n\n
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config);
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the event to enable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the generation of interrupt for the input events.\n\n
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are enabled by setting the respective bit fields in the SRMSK register. \n
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: User should separately enable the NVIC node responsible for handling the SCU interrupt.
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The interrupt will be generated when the respective event occurs.
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERRUPT_DisableEvent()\n\n\n
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the event to disable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Disables generation of interrupt on occurrence of the input event.\n\n
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are disabled by resetting the respective bit fields in the SRMSK register. \n
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_DisableIRQ(), XMC_SCU_INTERRUPT_EnableEvent()\n\n\n
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event Bit mask of the event to be triggered. \b Range: Use type @ref XMC_SCU_INTERRUPT_EV
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Triggers the event as if the hardware raised it.\n\n
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Event will be triggered by setting the respective bitfield in the SRSET register.\n
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: User should enable the NVIC node that handles the respective event for interrupt generatio
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_ClearEventStatus() \n\n\n
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t  event);
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Status of the SCU events.
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the status of all SCU events.\n\n
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The status is read from the SRRAW register. To check the status of a particular 
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * event, the returned value should be masked with the bit mask of the event. The bitmask
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * of events can be obtained using the type @ref XMC_SCU_INTERRUPT_EVENT_t. Multiple events'
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * status can be checked by combining the bit masks using \a OR operation. 
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * After detecting the event, the event status should be cleared using software to detect the event
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_INTERRUPT_ClearEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent(), XMC_SCU_INTERRUPT_SetEve
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void);
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the events to clear. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clears the event status bit in SRRAW register.\n\n
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are cleared by writing value 1 to their bit positions in the SRCLR register.
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The API can be used when polling method is used. After detecting the event, the event status
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * should be cleared using software to detect the event again.
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent() \n\n\n
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event);
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Status representing the reason for device reset.
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the value representing the reason for device reset.\n\n
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The return value is an encoded word, which can indicate multiple reasons for the last reset. Eac
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * returned word is representative of a last reset cause. The returned value should be appropriatel
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the cause of reset. 
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The cause of the last reset gets automatically stored in 
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the \a SCU_RSTSTAT register. The reset status shall be reset after each
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * startup in order to ensure consistent source indication after the next reset.
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \b Range: The type @ref XMC_SCU_RESET_REASON_t can be used to get the bit masks of the reset cau
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_RESET_ClearDeviceResetReason() \n\n\n
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_RESET_GetDeviceResetReason(void)
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_RSTSTAT_Msk);
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None 
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clears the reset reason bits in the reset status register. \n\n
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clearing of the reset status information in the \a SCU_RSTSTAT register via register bit \a RSTC
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * recommended to ensure a clear indication of the cause of next reset.
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_RESET_GetDeviceResetReason() \n\n\n
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_RESET_ClearDeviceResetReason(void)
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   /* Clear RSTSTAT.RSTSTAT bitfield */
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_RSCLR_Msk;
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Value of CPU clock frequency.
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the vlaue of CPU clock frequency.\n\n
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value is stored in a global variable \a \b SystemCoreClock.
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * It is updated when the clock configuration is done using the SCU LLD APIs.
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value represents the frequency of clock used for CPU operation.
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \b Range: Value is of type uint32_t, and gives the value of frequency in Hertz.
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
 2042              		.loc 3 425 26 view .LVU456
 2043              	.LBB89:
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return SystemCoreClock;
 2044              		.loc 3 427 3 view .LVU457
 2045              	.LBE89:
 2046              	.LBE88:
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****          ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 2047              		.loc 1 895 19 is_stmt 0 view .LVU458
 2048 0000 034B     		ldr	r3, .L170
 2049              	.LBB91:
 2050              	.LBB90:
 2051              		.loc 3 427 10 view .LVU459
 2052 0002 044A     		ldr	r2, .L170+4
 2053              	.LBE90:
 2054              	.LBE91:
 2055              		.loc 1 895 19 view .LVU460
 2056 0004 5B69     		ldr	r3, [r3, #20]
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****          ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 2057              		.loc 1 894 10 view .LVU461
 2058 0006 1068     		ldr	r0, [r2]
 2059              		.loc 1 895 58 view .LVU462
 2060 0008 03F00103 		and	r3, r3, #1
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2061              		.loc 1 896 1 view .LVU463
 2062 000c D840     		lsrs	r0, r0, r3
 2063 000e 7047     		bx	lr
 2064              	.L171:
 2065              		.align	2
 2066              	.L170:
 2067 0010 00460050 		.word	1342195200
 2068 0014 00000000 		.word	SystemCoreClock
 2069              		.cfi_endproc
 2070              	.LFE209:
 2072              		.section	.text.XMC_SCU_CLOCK_SetSystemClockSource,"ax",%progbits
 2073              		.align	1
 2074              		.p2align 2,,3
 2075              		.global	XMC_SCU_CLOCK_SetSystemClockSource
 2076              		.syntax unified
 2077              		.thumb
 2078              		.thumb_func
 2079              		.fpu fpv4-sp-d16
 2081              	XMC_SCU_CLOCK_SetSystemClockSource:
 2082              	.LVL117:
 2083              	.LFB210:
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fSYS */
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2084              		.loc 1 900 1 is_stmt 1 view -0
 2085              		.cfi_startproc
 2086              		@ args = 0, pretend = 0, frame = 0
 2087              		@ frame_needed = 0, uses_anonymous_args = 0
 2088              		@ link register save eliminated.
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 2089              		.loc 1 901 3 view .LVU465
 2090              		.loc 1 901 31 is_stmt 0 view .LVU466
 2091 0000 034A     		ldr	r2, .L173
 2092 0002 D368     		ldr	r3, [r2, #12]
 2093              		.loc 1 901 42 view .LVU467
 2094 0004 23F48033 		bic	r3, r3, #65536
 2095              		.loc 1 901 86 view .LVU468
 2096 0008 1843     		orrs	r0, r0, r3
 2097              	.LVL118:
 2098              		.loc 1 901 21 view .LVU469
 2099 000a D060     		str	r0, [r2, #12]
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2100              		.loc 1 903 1 view .LVU470
 2101 000c 7047     		bx	lr
 2102              	.L174:
 2103 000e 00BF     		.align	2
 2104              	.L173:
 2105 0010 00460050 		.word	1342195200
 2106              		.cfi_endproc
 2107              	.LFE210:
 2109              		.section	.text.XMC_SCU_CLOCK_SetUsbClockSource,"ax",%progbits
 2110              		.align	1
 2111              		.p2align 2,,3
 2112              		.global	XMC_SCU_CLOCK_SetUsbClockSource
 2113              		.syntax unified
 2114              		.thumb
 2115              		.thumb_func
 2116              		.fpu fpv4-sp-d16
 2118              	XMC_SCU_CLOCK_SetUsbClockSource:
 2119              	.LVL119:
 2120              	.LFB211:
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fUSB */
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2121              		.loc 1 907 1 is_stmt 1 view -0
 2122              		.cfi_startproc
 2123              		@ args = 0, pretend = 0, frame = 0
 2124              		@ frame_needed = 0, uses_anonymous_args = 0
 2125              		@ link register save eliminated.
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 2126              		.loc 1 908 3 view .LVU472
 2127              		.loc 1 908 31 is_stmt 0 view .LVU473
 2128 0000 034A     		ldr	r2, .L176
 2129 0002 9369     		ldr	r3, [r2, #24]
 2130              		.loc 1 908 42 view .LVU474
 2131 0004 23F48033 		bic	r3, r3, #65536
 2132              		.loc 1 908 86 view .LVU475
 2133 0008 1843     		orrs	r0, r0, r3
 2134              	.LVL120:
 2135              		.loc 1 908 21 view .LVU476
 2136 000a 9061     		str	r0, [r2, #24]
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2137              		.loc 1 910 1 view .LVU477
 2138 000c 7047     		bx	lr
 2139              	.L177:
 2140 000e 00BF     		.align	2
 2141              	.L176:
 2142 0010 00460050 		.word	1342195200
 2143              		.cfi_endproc
 2144              	.LFE211:
 2146              		.section	.text.XMC_SCU_CLOCK_SetWdtClockSource,"ax",%progbits
 2147              		.align	1
 2148              		.p2align 2,,3
 2149              		.global	XMC_SCU_CLOCK_SetWdtClockSource
 2150              		.syntax unified
 2151              		.thumb
 2152              		.thumb_func
 2153              		.fpu fpv4-sp-d16
 2155              	XMC_SCU_CLOCK_SetWdtClockSource:
 2156              	.LVL121:
 2157              	.LFB212:
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fWDT */
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2158              		.loc 1 914 1 is_stmt 1 view -0
 2159              		.cfi_startproc
 2160              		@ args = 0, pretend = 0, frame = 0
 2161              		@ frame_needed = 0, uses_anonymous_args = 0
 2162              		@ link register save eliminated.
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 2163              		.loc 1 915 3 view .LVU479
 2164              		.loc 1 915 31 is_stmt 0 view .LVU480
 2165 0000 034A     		ldr	r2, .L179
 2166 0002 536A     		ldr	r3, [r2, #36]
 2167              		.loc 1 915 42 view .LVU481
 2168 0004 23F44033 		bic	r3, r3, #196608
 2169              		.loc 1 915 86 view .LVU482
 2170 0008 1843     		orrs	r0, r0, r3
 2171              	.LVL122:
 2172              		.loc 1 915 21 view .LVU483
 2173 000a 5062     		str	r0, [r2, #36]
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2174              		.loc 1 917 1 view .LVU484
 2175 000c 7047     		bx	lr
 2176              	.L180:
 2177 000e 00BF     		.align	2
 2178              	.L179:
 2179 0010 00460050 		.word	1342195200
 2180              		.cfi_endproc
 2181              	.LFE212:
 2183              		.section	.text.XMC_SCU_CLOCK_SetExternalOutputClockSource,"ax",%progbits
 2184              		.align	1
 2185              		.p2align 2,,3
 2186              		.global	XMC_SCU_CLOCK_SetExternalOutputClockSource
 2187              		.syntax unified
 2188              		.thumb
 2189              		.thumb_func
 2190              		.fpu fpv4-sp-d16
 2192              	XMC_SCU_CLOCK_SetExternalOutputClockSource:
 2193              	.LVL123:
 2194              	.LFB213:
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fEXT */
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2195              		.loc 1 921 1 is_stmt 1 view -0
 2196              		.cfi_startproc
 2197              		@ args = 0, pretend = 0, frame = 0
 2198              		@ frame_needed = 0, uses_anonymous_args = 0
 2199              		@ link register save eliminated.
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 2200              		.loc 1 922 3 view .LVU486
 2201              		.loc 1 922 31 is_stmt 0 view .LVU487
 2202 0000 034A     		ldr	r2, .L182
 2203 0002 936A     		ldr	r3, [r2, #40]
 2204              		.loc 1 922 42 view .LVU488
 2205 0004 23F00303 		bic	r3, r3, #3
 2206              		.loc 1 922 86 view .LVU489
 2207 0008 1843     		orrs	r0, r0, r3
 2208              	.LVL124:
 2209              		.loc 1 922 21 view .LVU490
 2210 000a 9062     		str	r0, [r2, #40]
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2211              		.loc 1 924 1 view .LVU491
 2212 000c 7047     		bx	lr
 2213              	.L183:
 2214 000e 00BF     		.align	2
 2215              	.L182:
 2216 0010 00460050 		.word	1342195200
 2217              		.cfi_endproc
 2218              	.LFE213:
 2220              		.section	.text.XMC_SCU_CLOCK_SetSystemPllClockSource,"ax",%progbits
 2221              		.align	1
 2222              		.p2align 2,,3
 2223              		.global	XMC_SCU_CLOCK_SetSystemPllClockSource
 2224              		.syntax unified
 2225              		.thumb
 2226              		.thumb_func
 2227              		.fpu fpv4-sp-d16
 2229              	XMC_SCU_CLOCK_SetSystemPllClockSource:
 2230              	.LVL125:
 2231              	.LFB214:
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fPLL */
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2232              		.loc 1 928 1 is_stmt 1 view -0
 2233              		.cfi_startproc
 2234              		@ args = 0, pretend = 0, frame = 0
 2235              		@ frame_needed = 0, uses_anonymous_args = 0
 2236              		@ link register save eliminated.
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Check input clock */
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 2237              		.loc 1 930 3 view .LVU493
 2238              	.LBB94:
 2239              	.LBB95:
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 2240              		.loc 1 932 22 is_stmt 0 view .LVU494
 2241 0000 074A     		ldr	r2, .L187
 2242 0002 D369     		ldr	r3, [r2, #28]
 2243              	.LBE95:
 2244              	.LBE94:
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 2245              		.loc 1 930 6 view .LVU495
 2246 0004 28B9     		cbnz	r0, .L185
 2247              	.LBB97:
 2248              	.LBI94:
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2249              		.loc 1 927 6 is_stmt 1 view .LVU496
 2250              	.LVL126:
 2251              	.LBB96:
 2252              		.loc 1 932 5 view .LVU497
 2253              		.loc 1 932 22 is_stmt 0 view .LVU498
 2254 0006 23F48073 		bic	r3, r3, #256
 2255 000a 23F00103 		bic	r3, r3, #1
 2256 000e D361     		str	r3, [r2, #28]
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2257              		.loc 1 938 1 view .LVU499
 2258 0010 7047     		bx	lr
 2259              	.LVL127:
 2260              	.L185:
 2261              		.loc 1 938 1 view .LVU500
 2262              	.LBE96:
 2263              	.LBE97:
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 2264              		.loc 1 936 5 is_stmt 1 view .LVU501
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 2265              		.loc 1 936 22 is_stmt 0 view .LVU502
 2266 0012 43F48073 		orr	r3, r3, #256
 2267 0016 43F00103 		orr	r3, r3, #1
 2268 001a D361     		str	r3, [r2, #28]
 2269              		.loc 1 938 1 view .LVU503
 2270 001c 7047     		bx	lr
 2271              	.L188:
 2272 001e 00BF     		.align	2
 2273              	.L187:
 2274 0020 00470050 		.word	1342195456
 2275              		.cfi_endproc
 2276              	.LFE214:
 2278              		.section	.text.XMC_SCU_HIB_SetRtcClockSource,"ax",%progbits
 2279              		.align	1
 2280              		.p2align 2,,3
 2281              		.global	XMC_SCU_HIB_SetRtcClockSource
 2282              		.syntax unified
 2283              		.thumb
 2284              		.thumb_func
 2285              		.fpu fpv4-sp-d16
 2287              	XMC_SCU_HIB_SetRtcClockSource:
 2288              	.LVL128:
 2289              	.LFB215:
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fRTC */
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** { 
 2290              		.loc 1 942 1 is_stmt 1 view -0
 2291              		.cfi_startproc
 2292              		@ args = 0, pretend = 0, frame = 0
 2293              		@ frame_needed = 0, uses_anonymous_args = 0
 2294              		@ link register save eliminated.
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of HDCR register in hibernate domain is completed */
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 2295              		.loc 1 944 3 view .LVU505
 2296              		.loc 1 944 21 is_stmt 0 view .LVU506
 2297 0000 054A     		ldr	r2, .L192
 2298              	.L190:
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 2299              		.loc 1 946 3 is_stmt 1 discriminator 1 view .LVU507
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 2300              		.loc 1 944 8 discriminator 1 view .LVU508
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 2301              		.loc 1 944 21 is_stmt 0 discriminator 1 view .LVU509
 2302 0002 D2F8C430 		ldr	r3, [r2, #196]
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 2303              		.loc 1 944 8 discriminator 1 view .LVU510
 2304 0006 1B07     		lsls	r3, r3, #28
 2305 0008 FBD4     		bmi	.L190
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 2306              		.loc 1 948 3 is_stmt 1 view .LVU511
 2307              		.loc 1 948 39 is_stmt 0 view .LVU512
 2308 000a 044A     		ldr	r2, .L192+4
 2309 000c D368     		ldr	r3, [r2, #12]
 2310              		.loc 1 948 46 view .LVU513
 2311 000e 23F04003 		bic	r3, r3, #64
 2312              		.loc 1 948 89 view .LVU514
 2313 0012 1843     		orrs	r0, r0, r3
 2314              	.LVL129:
 2315              		.loc 1 948 23 view .LVU515
 2316 0014 D060     		str	r0, [r2, #12]
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2317              		.loc 1 950 1 view .LVU516
 2318 0016 7047     		bx	lr
 2319              	.L193:
 2320              		.align	2
 2321              	.L192:
 2322 0018 00400050 		.word	1342193664
 2323 001c 00430050 		.word	1342194432
 2324              		.cfi_endproc
 2325              	.LFE215:
 2327              		.section	.text.XMC_SCU_HIB_SetStandbyClockSource,"ax",%progbits
 2328              		.align	1
 2329              		.p2align 2,,3
 2330              		.global	XMC_SCU_HIB_SetStandbyClockSource
 2331              		.syntax unified
 2332              		.thumb
 2333              		.thumb_func
 2334              		.fpu fpv4-sp-d16
 2336              	XMC_SCU_HIB_SetStandbyClockSource:
 2337              	.LVL130:
 2338              	.LFB216:
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fSTDBY */
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2339              		.loc 1 954 1 is_stmt 1 view -0
 2340              		.cfi_startproc
 2341              		@ args = 0, pretend = 0, frame = 0
 2342              		@ frame_needed = 0, uses_anonymous_args = 0
 2343              		@ link register save eliminated.
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 2344              		.loc 1 955 3 view .LVU518
 2345              		.loc 1 955 21 is_stmt 0 view .LVU519
 2346 0000 054A     		ldr	r2, .L197
 2347              	.L195:
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 2348              		.loc 1 958 3 is_stmt 1 discriminator 1 view .LVU520
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 2349              		.loc 1 955 8 discriminator 1 view .LVU521
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 2350              		.loc 1 955 21 is_stmt 0 discriminator 1 view .LVU522
 2351 0002 D2F8C430 		ldr	r3, [r2, #196]
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 2352              		.loc 1 955 8 discriminator 1 view .LVU523
 2353 0006 1B07     		lsls	r3, r3, #28
 2354 0008 FBD4     		bmi	.L195
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 2355              		.loc 1 959 3 is_stmt 1 view .LVU524
 2356              		.loc 1 959 39 is_stmt 0 view .LVU525
 2357 000a 044A     		ldr	r2, .L197+4
 2358 000c D368     		ldr	r3, [r2, #12]
 2359              		.loc 1 959 46 view .LVU526
 2360 000e 23F08003 		bic	r3, r3, #128
 2361              		.loc 1 959 94 view .LVU527
 2362 0012 1843     		orrs	r0, r0, r3
 2363              	.LVL131:
 2364              		.loc 1 959 23 view .LVU528
 2365 0014 D060     		str	r0, [r2, #12]
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2366              		.loc 1 961 1 view .LVU529
 2367 0016 7047     		bx	lr
 2368              	.L198:
 2369              		.align	2
 2370              	.L197:
 2371 0018 00400050 		.word	1342193664
 2372 001c 00430050 		.word	1342194432
 2373              		.cfi_endproc
 2374              	.LFE216:
 2376              		.section	.text.XMC_SCU_CLOCK_SetSystemClockDivider,"ax",%progbits
 2377              		.align	1
 2378              		.p2align 2,,3
 2379              		.global	XMC_SCU_CLOCK_SetSystemClockDivider
 2380              		.syntax unified
 2381              		.thumb
 2382              		.thumb_func
 2383              		.fpu fpv4-sp-d16
 2385              	XMC_SCU_CLOCK_SetSystemClockDivider:
 2386              	.LVL132:
 2387              	.LFB217:
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsys and its parent */
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2388              		.loc 1 965 1 is_stmt 1 view -0
 2389              		.cfi_startproc
 2390              		@ args = 0, pretend = 0, frame = 0
 2391              		@ frame_needed = 0, uses_anonymous_args = 0
 2392              		@ link register save eliminated.
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
 2393              		.loc 1 966 3 view .LVU531
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );
 2394              		.loc 1 967 65 view .LVU532
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 2395              		.loc 1 969 3 view .LVU533
 2396              		.loc 1 969 31 is_stmt 0 view .LVU534
 2397 0000 034A     		ldr	r2, .L200
 2398 0002 D368     		ldr	r3, [r2, #12]
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 2399              		.loc 1 970 24 view .LVU535
 2400 0004 0138     		subs	r0, r0, #1
 2401              	.LVL133:
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 2402              		.loc 1 969 42 view .LVU536
 2403 0006 23F0FF03 		bic	r3, r3, #255
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 2404              		.loc 1 969 86 view .LVU537
 2405 000a 0343     		orrs	r3, r3, r0
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 2406              		.loc 1 969 21 view .LVU538
 2407 000c D360     		str	r3, [r2, #12]
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2408              		.loc 1 971 1 view .LVU539
 2409 000e 7047     		bx	lr
 2410              	.L201:
 2411              		.align	2
 2412              	.L200:
 2413 0010 00460050 		.word	1342195200
 2414              		.cfi_endproc
 2415              	.LFE217:
 2417              		.section	.text.XMC_SCU_CLOCK_SetCcuClockDivider,"ax",%progbits
 2418              		.align	1
 2419              		.p2align 2,,3
 2420              		.global	XMC_SCU_CLOCK_SetCcuClockDivider
 2421              		.syntax unified
 2422              		.thumb
 2423              		.thumb_func
 2424              		.fpu fpv4-sp-d16
 2426              	XMC_SCU_CLOCK_SetCcuClockDivider:
 2427              	.LVL134:
 2428              	.LFB218:
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fccu and its parent */
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2429              		.loc 1 975 1 is_stmt 1 view -0
 2430              		.cfi_startproc
 2431              		@ args = 0, pretend = 0, frame = 0
 2432              		@ frame_needed = 0, uses_anonymous_args = 0
 2433              		@ link register save eliminated.
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );
 2434              		.loc 1 976 3 view .LVU541
 2435              		.loc 1 976 97 view .LVU542
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 2436              		.loc 1 978 3 view .LVU543
 2437              		.loc 1 978 31 is_stmt 0 view .LVU544
 2438 0000 034A     		ldr	r2, .L203
 2439 0002 136A     		ldr	r3, [r2, #32]
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 2440              		.loc 1 979 23 view .LVU545
 2441 0004 0138     		subs	r0, r0, #1
 2442              	.LVL135:
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 2443              		.loc 1 978 42 view .LVU546
 2444 0006 23F00103 		bic	r3, r3, #1
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 2445              		.loc 1 978 86 view .LVU547
 2446 000a 0343     		orrs	r3, r3, r0
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 2447              		.loc 1 978 21 view .LVU548
 2448 000c 1362     		str	r3, [r2, #32]
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2449              		.loc 1 980 1 view .LVU549
 2450 000e 7047     		bx	lr
 2451              	.L204:
 2452              		.align	2
 2453              	.L203:
 2454 0010 00460050 		.word	1342195200
 2455              		.cfi_endproc
 2456              	.LFE218:
 2458              		.section	.text.XMC_SCU_CLOCK_SetCpuClockDivider,"ax",%progbits
 2459              		.align	1
 2460              		.p2align 2,,3
 2461              		.global	XMC_SCU_CLOCK_SetCpuClockDivider
 2462              		.syntax unified
 2463              		.thumb
 2464              		.thumb_func
 2465              		.fpu fpv4-sp-d16
 2467              	XMC_SCU_CLOCK_SetCpuClockDivider:
 2468              	.LVL136:
 2469              	.LFB219:
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fcpu and its parent */
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2470              		.loc 1 984 1 is_stmt 1 view -0
 2471              		.cfi_startproc
 2472              		@ args = 0, pretend = 0, frame = 0
 2473              		@ frame_needed = 0, uses_anonymous_args = 0
 2474              		@ link register save eliminated.
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );
 2475              		.loc 1 985 3 view .LVU551
 2476              		.loc 1 985 94 view .LVU552
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 2477              		.loc 1 987 3 view .LVU553
 2478              		.loc 1 987 31 is_stmt 0 view .LVU554
 2479 0000 034A     		ldr	r2, .L206
 2480 0002 1369     		ldr	r3, [r2, #16]
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 2481              		.loc 1 988 23 view .LVU555
 2482 0004 0138     		subs	r0, r0, #1
 2483              	.LVL137:
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 2484              		.loc 1 987 42 view .LVU556
 2485 0006 23F00103 		bic	r3, r3, #1
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 2486              		.loc 1 987 86 view .LVU557
 2487 000a 0343     		orrs	r3, r3, r0
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 2488              		.loc 1 987 21 view .LVU558
 2489 000c 1361     		str	r3, [r2, #16]
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2490              		.loc 1 989 1 view .LVU559
 2491 000e 7047     		bx	lr
 2492              	.L207:
 2493              		.align	2
 2494              	.L206:
 2495 0010 00460050 		.word	1342195200
 2496              		.cfi_endproc
 2497              	.LFE219:
 2499              		.section	.text.XMC_SCU_CLOCK_SetPeripheralClockDivider,"ax",%progbits
 2500              		.align	1
 2501              		.p2align 2,,3
 2502              		.global	XMC_SCU_CLOCK_SetPeripheralClockDivider
 2503              		.syntax unified
 2504              		.thumb
 2505              		.thumb_func
 2506              		.fpu fpv4-sp-d16
 2508              	XMC_SCU_CLOCK_SetPeripheralClockDivider:
 2509              	.LVL138:
 2510              	.LFB220:
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fperiph and its parent */
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2511              		.loc 1 993 1 is_stmt 1 view -0
 2512              		.cfi_startproc
 2513              		@ args = 0, pretend = 0, frame = 0
 2514              		@ frame_needed = 0, uses_anonymous_args = 0
 2515              		@ link register save eliminated.
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) 
 2516              		.loc 1 994 3 view .LVU561
 2517              		.loc 1 994 101 view .LVU562
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 2518              		.loc 1 996 3 view .LVU563
 2519              		.loc 1 996 30 is_stmt 0 view .LVU564
 2520 0000 034A     		ldr	r2, .L209
 2521 0002 5369     		ldr	r3, [r2, #20]
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 2522              		.loc 1 997 23 view .LVU565
 2523 0004 0138     		subs	r0, r0, #1
 2524              	.LVL139:
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 2525              		.loc 1 996 40 view .LVU566
 2526 0006 23F00103 		bic	r3, r3, #1
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 2527              		.loc 1 996 82 view .LVU567
 2528 000a 0343     		orrs	r3, r3, r0
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 2529              		.loc 1 996 20 view .LVU568
 2530 000c 5361     		str	r3, [r2, #20]
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2531              		.loc 1 998 1 view .LVU569
 2532 000e 7047     		bx	lr
 2533              	.L210:
 2534              		.align	2
 2535              	.L209:
 2536 0010 00460050 		.word	1342195200
 2537              		.cfi_endproc
 2538              	.LFE220:
 2540              		.section	.text.XMC_SCU_CLOCK_SetUsbClockDivider,"ax",%progbits
 2541              		.align	1
 2542              		.p2align 2,,3
 2543              		.global	XMC_SCU_CLOCK_SetUsbClockDivider
 2544              		.syntax unified
 2545              		.thumb
 2546              		.thumb_func
 2547              		.fpu fpv4-sp-d16
 2549              	XMC_SCU_CLOCK_SetUsbClockDivider:
 2550              	.LVL140:
 2551              	.LFB221:
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsdmmc and its parent */
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2552              		.loc 1 1002 1 is_stmt 1 view -0
 2553              		.cfi_startproc
 2554              		@ args = 0, pretend = 0, frame = 0
 2555              		@ frame_needed = 0, uses_anonymous_args = 0
 2556              		@ link register save eliminated.
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
 2557              		.loc 1 1003 3 view .LVU571
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );
 2558              		.loc 1 1004 65 view .LVU572
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 2559              		.loc 1 1006 3 view .LVU573
 2560              		.loc 1 1006 31 is_stmt 0 view .LVU574
 2561 0000 034A     		ldr	r2, .L212
 2562 0002 9369     		ldr	r3, [r2, #24]
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 2563              		.loc 1 1007 23 view .LVU575
 2564 0004 0138     		subs	r0, r0, #1
 2565              	.LVL141:
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 2566              		.loc 1 1006 42 view .LVU576
 2567 0006 23F00703 		bic	r3, r3, #7
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 2568              		.loc 1 1006 86 view .LVU577
 2569 000a 0343     		orrs	r3, r3, r0
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 2570              		.loc 1 1006 21 view .LVU578
 2571 000c 9361     		str	r3, [r2, #24]
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2572              		.loc 1 1008 1 view .LVU579
 2573 000e 7047     		bx	lr
 2574              	.L213:
 2575              		.align	2
 2576              	.L212:
 2577 0010 00460050 		.word	1342195200
 2578              		.cfi_endproc
 2579              	.LFE221:
 2581              		.section	.text.XMC_SCU_CLOCK_SetEbuClockDivider,"ax",%progbits
 2582              		.align	1
 2583              		.p2align 2,,3
 2584              		.global	XMC_SCU_CLOCK_SetEbuClockDivider
 2585              		.syntax unified
 2586              		.thumb
 2587              		.thumb_func
 2588              		.fpu fpv4-sp-d16
 2590              	XMC_SCU_CLOCK_SetEbuClockDivider:
 2591              	.LVL142:
 2592              	.LFB222:
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between febu and its parent */
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2593              		.loc 1 1013 1 is_stmt 1 view -0
 2594              		.cfi_startproc
 2595              		@ args = 0, pretend = 0, frame = 0
 2596              		@ frame_needed = 0, uses_anonymous_args = 0
 2597              		@ link register save eliminated.
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
 2598              		.loc 1 1014 3 view .LVU581
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );
 2599              		.loc 1 1015 66 view .LVU582
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 2600              		.loc 1 1017 3 view .LVU583
 2601              		.loc 1 1017 31 is_stmt 0 view .LVU584
 2602 0000 034A     		ldr	r2, .L215
 2603 0002 D369     		ldr	r3, [r2, #28]
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 2604              		.loc 1 1018 23 view .LVU585
 2605 0004 0138     		subs	r0, r0, #1
 2606              	.LVL143:
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 2607              		.loc 1 1017 42 view .LVU586
 2608 0006 23F03F03 		bic	r3, r3, #63
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 2609              		.loc 1 1017 86 view .LVU587
 2610 000a 0343     		orrs	r3, r3, r0
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 2611              		.loc 1 1017 21 view .LVU588
 2612 000c D361     		str	r3, [r2, #28]
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2613              		.loc 1 1019 1 view .LVU589
 2614 000e 7047     		bx	lr
 2615              	.L216:
 2616              		.align	2
 2617              	.L215:
 2618 0010 00460050 		.word	1342195200
 2619              		.cfi_endproc
 2620              	.LFE222:
 2622              		.section	.text.XMC_SCU_CLOCK_SetWdtClockDivider,"ax",%progbits
 2623              		.align	1
 2624              		.p2align 2,,3
 2625              		.global	XMC_SCU_CLOCK_SetWdtClockDivider
 2626              		.syntax unified
 2627              		.thumb
 2628              		.thumb_func
 2629              		.fpu fpv4-sp-d16
 2631              	XMC_SCU_CLOCK_SetWdtClockDivider:
 2632              	.LVL144:
 2633              	.LFB223:
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fwdt and its parent */
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2634              		.loc 1 1024 1 is_stmt 1 view -0
 2635              		.cfi_startproc
 2636              		@ args = 0, pretend = 0, frame = 0
 2637              		@ frame_needed = 0, uses_anonymous_args = 0
 2638              		@ link register save eliminated.
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
 2639              		.loc 1 1025 3 view .LVU591
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );
 2640              		.loc 1 1026 66 view .LVU592
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 2641              		.loc 1 1028 3 view .LVU593
 2642              		.loc 1 1028 31 is_stmt 0 view .LVU594
 2643 0000 034A     		ldr	r2, .L218
 2644 0002 536A     		ldr	r3, [r2, #36]
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 2645              		.loc 1 1029 23 view .LVU595
 2646 0004 0138     		subs	r0, r0, #1
 2647              	.LVL145:
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 2648              		.loc 1 1028 42 view .LVU596
 2649 0006 23F0FF03 		bic	r3, r3, #255
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 2650              		.loc 1 1028 86 view .LVU597
 2651 000a 0343     		orrs	r3, r3, r0
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 2652              		.loc 1 1028 21 view .LVU598
 2653 000c 5362     		str	r3, [r2, #36]
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2654              		.loc 1 1030 1 view .LVU599
 2655 000e 7047     		bx	lr
 2656              	.L219:
 2657              		.align	2
 2658              	.L218:
 2659 0010 00460050 		.word	1342195200
 2660              		.cfi_endproc
 2661              	.LFE223:
 2663              		.section	.text.XMC_SCU_CLOCK_SetExternalOutputClockDivider,"ax",%progbits
 2664              		.align	1
 2665              		.p2align 2,,3
 2666              		.global	XMC_SCU_CLOCK_SetExternalOutputClockDivider
 2667              		.syntax unified
 2668              		.thumb
 2669              		.thumb_func
 2670              		.fpu fpv4-sp-d16
 2672              	XMC_SCU_CLOCK_SetExternalOutputClockDivider:
 2673              	.LVL146:
 2674              	.LFB224:
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fext and its parent */
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2675              		.loc 1 1034 1 is_stmt 1 view -0
 2676              		.cfi_startproc
 2677              		@ args = 0, pretend = 0, frame = 0
 2678              		@ frame_needed = 0, uses_anonymous_args = 0
 2679              		@ link register save eliminated.
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
 2680              		.loc 1 1035 3 view .LVU601
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );
 2681              		.loc 1 1036 66 view .LVU602
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 2682              		.loc 1 1038 3 view .LVU603
 2683              		.loc 1 1038 31 is_stmt 0 view .LVU604
 2684 0000 054A     		ldr	r2, .L221
 2685 0002 936A     		ldr	r3, [r2, #40]
 2686              		.loc 1 1038 42 view .LVU605
 2687 0004 23F0FF73 		bic	r3, r3, #33423360
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 2688              		.loc 1 1039 35 view .LVU606
 2689 0008 0138     		subs	r0, r0, #1
 2690              	.LVL147:
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 2691              		.loc 1 1038 42 view .LVU607
 2692 000a 23F48033 		bic	r3, r3, #65536
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 2693              		.loc 1 1038 86 view .LVU608
 2694 000e 43EA0043 		orr	r3, r3, r0, lsl #16
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 2695              		.loc 1 1038 21 view .LVU609
 2696 0012 9362     		str	r3, [r2, #40]
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2697              		.loc 1 1040 1 view .LVU610
 2698 0014 7047     		bx	lr
 2699              	.L222:
 2700 0016 00BF     		.align	2
 2701              	.L221:
 2702 0018 00460050 		.word	1342195200
 2703              		.cfi_endproc
 2704              	.LFE224:
 2706              		.section	.text.XMC_SCU_CLOCK_EnableClock,"ax",%progbits
 2707              		.align	1
 2708              		.p2align 2,,3
 2709              		.global	XMC_SCU_CLOCK_EnableClock
 2710              		.syntax unified
 2711              		.thumb
 2712              		.thumb_func
 2713              		.fpu fpv4-sp-d16
 2715              	XMC_SCU_CLOCK_EnableClock:
 2716              	.LVL148:
 2717              	.LFB225:
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable a given module clock */
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2718              		.loc 1 1053 1 is_stmt 1 view -0
 2719              		.cfi_startproc
 2720              		@ args = 0, pretend = 0, frame = 0
 2721              		@ frame_needed = 0, uses_anonymous_args = 0
 2722              		@ link register save eliminated.
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKSET = ((uint32_t)clock);
 2723              		.loc 1 1054 3 view .LVU612
 2724              		.loc 1 1054 19 is_stmt 0 view .LVU613
 2725 0000 014B     		ldr	r3, .L224
 2726 0002 5860     		str	r0, [r3, #4]
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2727              		.loc 1 1055 1 view .LVU614
 2728 0004 7047     		bx	lr
 2729              	.L225:
 2730 0006 00BF     		.align	2
 2731              	.L224:
 2732 0008 00460050 		.word	1342195200
 2733              		.cfi_endproc
 2734              	.LFE225:
 2736              		.section	.text.XMC_SCU_CLOCK_DisableClock,"ax",%progbits
 2737              		.align	1
 2738              		.p2align 2,,3
 2739              		.global	XMC_SCU_CLOCK_DisableClock
 2740              		.syntax unified
 2741              		.thumb
 2742              		.thumb_func
 2743              		.fpu fpv4-sp-d16
 2745              	XMC_SCU_CLOCK_DisableClock:
 2746              	.LVL149:
 2747              	.LFB226:
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable a given module clock */
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2748              		.loc 1 1059 1 is_stmt 1 view -0
 2749              		.cfi_startproc
 2750              		@ args = 0, pretend = 0, frame = 0
 2751              		@ frame_needed = 0, uses_anonymous_args = 0
 2752              		@ link register save eliminated.
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKCLR = ((uint32_t)clock);
 2753              		.loc 1 1060 3 view .LVU616
 2754              		.loc 1 1060 19 is_stmt 0 view .LVU617
 2755 0000 014B     		ldr	r3, .L227
 2756 0002 9860     		str	r0, [r3, #8]
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2757              		.loc 1 1061 1 view .LVU618
 2758 0004 7047     		bx	lr
 2759              	.L228:
 2760 0006 00BF     		.align	2
 2761              	.L227:
 2762 0008 00460050 		.word	1342195200
 2763              		.cfi_endproc
 2764              	.LFE226:
 2766              		.section	.text.XMC_SCU_CLOCK_IsClockEnabled,"ax",%progbits
 2767              		.align	1
 2768              		.p2align 2,,3
 2769              		.global	XMC_SCU_CLOCK_IsClockEnabled
 2770              		.syntax unified
 2771              		.thumb
 2772              		.thumb_func
 2773              		.fpu fpv4-sp-d16
 2775              	XMC_SCU_CLOCK_IsClockEnabled:
 2776              	.LVL150:
 2777              	.LFB227:
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if module clock of the given peripheral is enabled */
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2778              		.loc 1 1065 1 is_stmt 1 view -0
 2779              		.cfi_startproc
 2780              		@ args = 0, pretend = 0, frame = 0
 2781              		@ frame_needed = 0, uses_anonymous_args = 0
 2782              		@ link register save eliminated.
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 2783              		.loc 1 1066 3 view .LVU620
 2784              		.loc 1 1066 24 is_stmt 0 view .LVU621
 2785 0000 034B     		ldr	r3, .L230
 2786 0002 1B68     		ldr	r3, [r3]
 2787              		.loc 1 1066 10 view .LVU622
 2788 0004 1842     		tst	r0, r3
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2789              		.loc 1 1067 1 view .LVU623
 2790 0006 14BF     		ite	ne
 2791 0008 0120     		movne	r0, #1
 2792              	.LVL151:
 2793              		.loc 1 1067 1 view .LVU624
 2794 000a 0020     		moveq	r0, #0
 2795 000c 7047     		bx	lr
 2796              	.L231:
 2797 000e 00BF     		.align	2
 2798              	.L230:
 2799 0010 00460050 		.word	1342195200
 2800              		.cfi_endproc
 2801              	.LFE227:
 2803              		.section	.text.XMC_SCU_POWER_GetEVR13Voltage,"ax",%progbits
 2804              		.align	1
 2805              		.p2align 2,,3
 2806              		.global	XMC_SCU_POWER_GetEVR13Voltage
 2807              		.syntax unified
 2808              		.thumb
 2809              		.thumb_func
 2810              		.fpu fpv4-sp-d16
 2812              	XMC_SCU_POWER_GetEVR13Voltage:
 2813              	.LFB228:
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(CLOCK_GATING_SUPPORTED)
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to gate a given module clock */
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR13Voltage(void)
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2814              		.loc 1 1099 1 is_stmt 1 view -0
 2815              		.cfi_startproc
 2816              		@ args = 0, pretend = 0, frame = 0
 2817              		@ frame_needed = 0, uses_anonymous_args = 0
 2818              		@ link register save eliminated.
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 2819              		.loc 1 1100 3 view .LVU626
 2820              		.loc 1 1100 20 is_stmt 0 view .LVU627
 2821 0000 064B     		ldr	r3, .L233
 2822              		.loc 1 1100 71 view .LVU628
 2823 0002 9FED077A 		vldr.32	s14, .L233+4
 2824              		.loc 1 1100 20 view .LVU629
 2825 0006 5B69     		ldr	r3, [r3, #20]
 2826              		.loc 1 1100 34 view .LVU630
 2827 0008 DBB2     		uxtb	r3, r3
 2828              		.loc 1 1100 71 view .LVU631
 2829 000a 07EE903A 		vmov	s15, r3	@ int
 2830 000e F8EEE77A 		vcvt.f32.s32	s15, s15
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2831              		.loc 1 1101 1 view .LVU632
 2832 0012 67EE877A 		vmul.f32	s15, s15, s14
 2833 0016 17EE900A 		vmov	r0, s15
 2834 001a 7047     		bx	lr
 2835              	.L234:
 2836              		.align	2
 2837              	.L233:
 2838 001c 00420050 		.word	1342194176
 2839 0020 ED0DBE3B 		.word	1002311149
 2840              		.cfi_endproc
 2841              	.LFE228:
 2843              		.section	.text.XMC_SCU_POWER_GetEVR33Voltage,"ax",%progbits
 2844              		.align	1
 2845              		.p2align 2,,3
 2846              		.global	XMC_SCU_POWER_GetEVR33Voltage
 2847              		.syntax unified
 2848              		.thumb
 2849              		.thumb_func
 2850              		.fpu fpv4-sp-d16
 2852              	XMC_SCU_POWER_GetEVR33Voltage:
 2853              	.LFB229:
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR33Voltage(void)
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2854              		.loc 1 1104 1 is_stmt 1 view -0
 2855              		.cfi_startproc
 2856              		@ args = 0, pretend = 0, frame = 0
 2857              		@ frame_needed = 0, uses_anonymous_args = 0
 2858              		@ link register save eliminated.
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VAD
 2859              		.loc 1 1105 3 view .LVU634
 2860              		.loc 1 1105 21 is_stmt 0 view .LVU635
 2861 0000 074B     		ldr	r3, .L236
 2862              		.loc 1 1105 110 view .LVU636
 2863 0002 9FED087A 		vldr.32	s14, .L236+4
 2864              		.loc 1 1105 21 view .LVU637
 2865 0006 5B69     		ldr	r3, [r3, #20]
 2866              		.loc 1 1105 72 view .LVU638
 2867 0008 C3F30723 		ubfx	r3, r3, #8, #8
 2868              		.loc 1 1105 110 view .LVU639
 2869 000c 07EE903A 		vmov	s15, r3	@ int
 2870 0010 F8EEE77A 		vcvt.f32.s32	s15, s15
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2871              		.loc 1 1106 1 view .LVU640
 2872 0014 67EE877A 		vmul.f32	s15, s15, s14
 2873 0018 17EE900A 		vmov	r0, s15
 2874 001c 7047     		bx	lr
 2875              	.L237:
 2876 001e 00BF     		.align	2
 2877              	.L236:
 2878 0020 00420050 		.word	1342194176
 2879 0024 EC51B83C 		.word	1018712556
 2880              		.cfi_endproc
 2881              	.LFE229:
 2883              		.section	.text.XMC_SCU_CLOCK_EnableUsbPll,"ax",%progbits
 2884              		.align	1
 2885              		.p2align 2,,3
 2886              		.global	XMC_SCU_CLOCK_EnableUsbPll
 2887              		.syntax unified
 2888              		.thumb
 2889              		.thumb_func
 2890              		.fpu fpv4-sp-d16
 2892              	XMC_SCU_CLOCK_EnableUsbPll:
 2893              	.LFB230:
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable USB PLL for USB clock */
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableUsbPll(void)
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2894              		.loc 1 1110 1 is_stmt 1 view -0
 2895              		.cfi_startproc
 2896              		@ args = 0, pretend = 0, frame = 0
 2897              		@ frame_needed = 0, uses_anonymous_args = 0
 2898              		@ link register save eliminated.
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 2899              		.loc 1 1111 3 view .LVU642
 2900              		.loc 1 1111 22 is_stmt 0 view .LVU643
 2901 0000 034A     		ldr	r2, .L239
 2902 0002 536A     		ldr	r3, [r2, #36]
 2903 0004 23F48033 		bic	r3, r3, #65536
 2904 0008 23F00203 		bic	r3, r3, #2
 2905 000c 5362     		str	r3, [r2, #36]
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2906              		.loc 1 1112 1 view .LVU644
 2907 000e 7047     		bx	lr
 2908              	.L240:
 2909              		.align	2
 2910              	.L239:
 2911 0010 00470050 		.word	1342195456
 2912              		.cfi_endproc
 2913              	.LFE230:
 2915              		.section	.text.XMC_SCU_CLOCK_DisableUsbPll,"ax",%progbits
 2916              		.align	1
 2917              		.p2align 2,,3
 2918              		.global	XMC_SCU_CLOCK_DisableUsbPll
 2919              		.syntax unified
 2920              		.thumb
 2921              		.thumb_func
 2922              		.fpu fpv4-sp-d16
 2924              	XMC_SCU_CLOCK_DisableUsbPll:
 2925              	.LFB231:
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL for USB clock */
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableUsbPll(void)
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2926              		.loc 1 1116 1 is_stmt 1 view -0
 2927              		.cfi_startproc
 2928              		@ args = 0, pretend = 0, frame = 0
 2929              		@ frame_needed = 0, uses_anonymous_args = 0
 2930              		@ link register save eliminated.
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 2931              		.loc 1 1117 3 view .LVU646
 2932              		.loc 1 1117 22 is_stmt 0 view .LVU647
 2933 0000 034A     		ldr	r2, .L242
 2934 0002 536A     		ldr	r3, [r2, #36]
 2935 0004 43F48033 		orr	r3, r3, #65536
 2936 0008 43F00203 		orr	r3, r3, #2
 2937 000c 5362     		str	r3, [r2, #36]
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2938              		.loc 1 1118 1 view .LVU648
 2939 000e 7047     		bx	lr
 2940              	.L243:
 2941              		.align	2
 2942              	.L242:
 2943 0010 00470050 		.word	1342195456
 2944              		.cfi_endproc
 2945              	.LFE231:
 2947              		.section	.text.XMC_SCU_CLOCK_StartUsbPll,"ax",%progbits
 2948              		.align	1
 2949              		.p2align 2,,3
 2950              		.global	XMC_SCU_CLOCK_StartUsbPll
 2951              		.syntax unified
 2952              		.thumb
 2953              		.thumb_func
 2954              		.fpu fpv4-sp-d16
 2956              	XMC_SCU_CLOCK_StartUsbPll:
 2957              	.LVL152:
 2958              	.LFB232:
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure USB PLL */
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2959              		.loc 1 1122 1 is_stmt 1 view -0
 2960              		.cfi_startproc
 2961              		@ args = 0, pretend = 0, frame = 0
 2962              		@ frame_needed = 0, uses_anonymous_args = 0
 2963              		@ link register save eliminated.
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Go to bypass the USB PLL */
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 2964              		.loc 1 1124 3 view .LVU650
 2965              		.loc 1 1124 22 is_stmt 0 view .LVU651
 2966 0000 0F4B     		ldr	r3, .L248
 2967 0002 5A6A     		ldr	r2, [r3, #36]
 2968 0004 42F00102 		orr	r2, r2, #1
 2969 0008 5A62     		str	r2, [r3, #36]
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* disconnect Oscillator from USB PLL */
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 2970              		.loc 1 1127 3 is_stmt 1 view .LVU652
 2971              		.loc 1 1127 22 is_stmt 0 view .LVU653
 2972 000a 5A6A     		ldr	r2, [r3, #36]
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Setup Divider settings for USB PLL */
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 2973              		.loc 1 1131 41 view .LVU654
 2974 000c 0138     		subs	r0, r0, #1
 2975              	.LVL153:
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 2976              		.loc 1 1130 52 view .LVU655
 2977 000e 0139     		subs	r1, r1, #1
 2978              	.LVL154:
 2979              		.loc 1 1131 24 view .LVU656
 2980 0010 0006     		lsls	r0, r0, #24
 2981              	.LVL155:
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 2982              		.loc 1 1127 22 view .LVU657
 2983 0012 42F01002 		orr	r2, r2, #16
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 2984              		.loc 1 1130 24 view .LVU658
 2985 0016 40EA0120 		orr	r0, r0, r1, lsl #8
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 2986              		.loc 1 1127 22 view .LVU659
 2987 001a 5A62     		str	r2, [r3, #36]
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 2988              		.loc 1 1130 3 is_stmt 1 view .LVU660
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 2989              		.loc 1 1130 22 is_stmt 0 view .LVU661
 2990 001c 5862     		str	r0, [r3, #36]
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Set OSCDISCDIS */
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 2991              		.loc 1 1134 3 is_stmt 1 view .LVU662
 2992              		.loc 1 1134 22 is_stmt 0 view .LVU663
 2993 001e 5A6A     		ldr	r2, [r3, #36]
 2994 0020 42F04002 		orr	r2, r2, #64
 2995 0024 5A62     		str	r2, [r3, #36]
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* connect Oscillator to USB PLL */
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 2996              		.loc 1 1137 3 is_stmt 1 view .LVU664
 2997              		.loc 1 1137 22 is_stmt 0 view .LVU665
 2998 0026 5A6A     		ldr	r2, [r3, #36]
 2999 0028 22F01002 		bic	r2, r2, #16
 3000 002c 5A62     		str	r2, [r3, #36]
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* restart PLL Lock detection */
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 3001              		.loc 1 1140 3 is_stmt 1 view .LVU666
 3002              		.loc 1 1140 22 is_stmt 0 view .LVU667
 3003 002e 5A6A     		ldr	r2, [r3, #36]
 3004 0030 42F48022 		orr	r2, r2, #262144
 3005 0034 5A62     		str	r2, [r3, #36]
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 3006              		.loc 1 1142 3 is_stmt 1 view .LVU668
 3007              	.L245:
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* wait for PLL Lock */
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3008              		.loc 1 1145 3 discriminator 1 view .LVU669
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3009              		.loc 1 1142 9 discriminator 1 view .LVU670
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3010              		.loc 1 1142 18 is_stmt 0 discriminator 1 view .LVU671
 3011 0036 1A6A     		ldr	r2, [r3, #32]
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3012              		.loc 1 1142 9 discriminator 1 view .LVU672
 3013 0038 5207     		lsls	r2, r2, #29
 3014 003a FCD5     		bpl	.L245
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3015              		.loc 1 1147 1 view .LVU673
 3016 003c 7047     		bx	lr
 3017              	.L249:
 3018 003e 00BF     		.align	2
 3019              	.L248:
 3020 0040 00470050 		.word	1342195456
 3021              		.cfi_endproc
 3022              	.LFE232:
 3024              		.section	.text.XMC_SCU_CLOCK_StopUsbPll,"ax",%progbits
 3025              		.align	1
 3026              		.p2align 2,,3
 3027              		.global	XMC_SCU_CLOCK_StopUsbPll
 3028              		.syntax unified
 3029              		.thumb
 3030              		.thumb_func
 3031              		.fpu fpv4-sp-d16
 3033              	XMC_SCU_CLOCK_StopUsbPll:
 3034              	.LFB233:
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL operation */
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopUsbPll(void)
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3035              		.loc 1 1151 1 is_stmt 1 view -0
 3036              		.cfi_startproc
 3037              		@ args = 0, pretend = 0, frame = 0
 3038              		@ frame_needed = 0, uses_anonymous_args = 0
 3039              		@ link register save eliminated.
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 3040              		.loc 1 1152 3 view .LVU675
 3041              		.loc 1 1152 22 is_stmt 0 view .LVU676
 3042 0000 014B     		ldr	r3, .L251
 3043 0002 024A     		ldr	r2, .L251+4
 3044 0004 5A62     		str	r2, [r3, #36]
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   SCU_PLL_USBPLLCON_VCOBYP_Msk);
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3045              		.loc 1 1154 1 view .LVU677
 3046 0006 7047     		bx	lr
 3047              	.L252:
 3048              		.align	2
 3049              	.L251:
 3050 0008 00470050 		.word	1342195456
 3051 000c 03000100 		.word	65539
 3052              		.cfi_endproc
 3053              	.LFE233:
 3055              		.section	.text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode,"ax",%progbits
 3056              		.align	1
 3057              		.p2align 2,,3
 3058              		.global	XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 3059              		.syntax unified
 3060              		.thumb
 3061              		.thumb_func
 3062              		.fpu fpv4-sp-d16
 3064              	XMC_SCU_CLOCK_SetBackupClockCalibrationMode:
 3065              	.LVL156:
 3066              	.LFB234:
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to onfigure the calibration mode for internal oscillator */
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3067              		.loc 1 1158 1 is_stmt 1 view -0
 3068              		.cfi_startproc
 3069              		@ args = 0, pretend = 0, frame = 0
 3070              		@ frame_needed = 0, uses_anonymous_args = 0
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable factory calibration based trimming */
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 3071              		.loc 1 1160 3 view .LVU679
 3072              		.loc 1 1160 20 is_stmt 0 view .LVU680
 3073 0000 1A4A     		ldr	r2, .L270
 3074 0002 5369     		ldr	r3, [r2, #20]
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 3075              		.loc 1 1162 6 view .LVU681
 3076 0004 0128     		cmp	r0, #1
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3077              		.loc 1 1160 20 view .LVU682
 3078 0006 43F48013 		orr	r3, r3, #1048576
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable factory calibration based trimming */
 3079              		.loc 1 1158 1 view .LVU683
 3080 000a 10B5     		push	{r4, lr}
 3081              	.LCFI6:
 3082              		.cfi_def_cfa_offset 8
 3083              		.cfi_offset 4, -8
 3084              		.cfi_offset 14, -4
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3085              		.loc 1 1160 20 view .LVU684
 3086 000c 5361     		str	r3, [r2, #20]
 3087              		.loc 1 1162 3 is_stmt 1 view .LVU685
 3088              		.loc 1 1162 6 is_stmt 0 view .LVU686
 3089 000e 11D0     		beq	.L268
 3090 0010 174C     		ldr	r4, .L270+4
 3091              	.LVL157:
 3092              	.L254:
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Disable factory calibration based trimming */
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Enable automatic calibration */
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(100UL);
 3093              		.loc 1 1172 3 is_stmt 1 view .LVU687
 3094              	.LBB102:
 3095              	.LBI102:
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3096              		.loc 1 208 6 view .LVU688
 3097              	.LBB103:
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3098              		.loc 1 210 3 view .LVU689
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 3099              		.loc 1 212 3 view .LVU690
 3100 0012 FFF7FEFF 		bl	SystemCoreClockUpdate
 3101              	.LVL158:
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3102              		.loc 1 213 3 view .LVU691
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3103              		.loc 1 213 20 is_stmt 0 view .LVU692
 3104 0016 2268     		ldr	r2, [r4]
 3105 0018 1649     		ldr	r1, .L270+8
 3106 001a A1FB0212 		umull	r1, r2, r1, r2
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3107              		.loc 1 213 9 view .LVU693
 3108 001e 6423     		movs	r3, #100
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3109              		.loc 1 213 20 view .LVU694
 3110 0020 920C     		lsrs	r2, r2, #18
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3111              		.loc 1 213 9 view .LVU695
 3112 0022 03FB02F2 		mul	r2, r3, r2
 3113              	.LVL159:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3114              		.loc 1 215 3 is_stmt 1 view .LVU696
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3115              		.loc 1 215 16 view .LVU697
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3116              		.loc 1 215 3 is_stmt 0 view .LVU698
 3117 0026 22B1     		cbz	r2, .L253
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3118              		.loc 1 215 10 view .LVU699
 3119 0028 0023     		movs	r3, #0
 3120              	.LVL160:
 3121              	.L258:
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3122              		.loc 1 217 5 is_stmt 1 view .LVU700
 3123              		.syntax unified
 3124              	@ 217 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c" 1
 3125 002a 00BF     		nop
 3126              	@ 0 "" 2
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3127              		.loc 1 215 27 view .LVU701
 3128              		.thumb
 3129              		.syntax unified
 3130 002c 0133     		adds	r3, r3, #1
 3131              	.LVL161:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3132              		.loc 1 215 16 view .LVU702
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3133              		.loc 1 215 3 is_stmt 0 view .LVU703
 3134 002e 9A42     		cmp	r2, r3
 3135 0030 FBD1     		bne	.L258
 3136              	.LVL162:
 3137              	.L253:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3138              		.loc 1 215 3 view .LVU704
 3139              	.LBE103:
 3140              	.LBE102:
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3141              		.loc 1 1173 1 view .LVU705
 3142 0032 10BD     		pop	{r4, pc}
 3143              	.LVL163:
 3144              	.L268:
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 3145              		.loc 1 1165 5 is_stmt 1 view .LVU706
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 3146              		.loc 1 1165 22 is_stmt 0 view .LVU707
 3147 0034 5369     		ldr	r3, [r2, #20]
 3148              	.LBB104:
 3149              	.LBB105:
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3150              		.loc 1 213 20 view .LVU708
 3151 0036 0E4C     		ldr	r4, .L270+4
 3152              	.LBE105:
 3153              	.LBE104:
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 3154              		.loc 1 1165 22 view .LVU709
 3155 0038 23F48013 		bic	r3, r3, #1048576
 3156 003c 5361     		str	r3, [r2, #20]
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3157              		.loc 1 1166 5 is_stmt 1 view .LVU710
 3158              	.LVL164:
 3159              	.LBB107:
 3160              	.LBI104:
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3161              		.loc 1 208 6 view .LVU711
 3162              	.LBB106:
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3163              		.loc 1 210 3 view .LVU712
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 3164              		.loc 1 212 3 view .LVU713
 3165 003e FFF7FEFF 		bl	SystemCoreClockUpdate
 3166              	.LVL165:
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3167              		.loc 1 213 3 view .LVU714
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3168              		.loc 1 213 20 is_stmt 0 view .LVU715
 3169 0042 2368     		ldr	r3, [r4]
 3170 0044 0B4A     		ldr	r2, .L270+8
 3171 0046 A2FB0332 		umull	r3, r2, r2, r3
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3172              		.loc 1 213 9 view .LVU716
 3173 004a 6421     		movs	r1, #100
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3174              		.loc 1 213 20 view .LVU717
 3175 004c 920C     		lsrs	r2, r2, #18
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 3176              		.loc 1 213 9 view .LVU718
 3177 004e 01FB02F2 		mul	r2, r1, r2
 3178              	.LVL166:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3179              		.loc 1 215 3 is_stmt 1 view .LVU719
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3180              		.loc 1 215 16 view .LVU720
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3181              		.loc 1 215 3 is_stmt 0 view .LVU721
 3182 0052 22B1     		cbz	r2, .L255
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3183              		.loc 1 215 10 view .LVU722
 3184 0054 0023     		movs	r3, #0
 3185              	.LVL167:
 3186              	.L256:
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3187              		.loc 1 217 5 is_stmt 1 view .LVU723
 3188              		.syntax unified
 3189              	@ 217 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c" 1
 3190 0056 00BF     		nop
 3191              	@ 0 "" 2
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3192              		.loc 1 215 27 view .LVU724
 3193              		.thumb
 3194              		.syntax unified
 3195 0058 0133     		adds	r3, r3, #1
 3196              	.LVL168:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3197              		.loc 1 215 16 view .LVU725
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3198              		.loc 1 215 3 is_stmt 0 view .LVU726
 3199 005a 9A42     		cmp	r2, r3
 3200 005c FBD1     		bne	.L256
 3201              	.LVL169:
 3202              	.L255:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3203              		.loc 1 215 3 view .LVU727
 3204              	.LBE106:
 3205              	.LBE107:
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3206              		.loc 1 1169 5 is_stmt 1 view .LVU728
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3207              		.loc 1 1169 22 is_stmt 0 view .LVU729
 3208 005e 034A     		ldr	r2, .L270
 3209 0060 5369     		ldr	r3, [r2, #20]
 3210 0062 43F40023 		orr	r3, r3, #524288
 3211 0066 5361     		str	r3, [r2, #20]
 3212 0068 D3E7     		b	.L254
 3213              	.L271:
 3214 006a 00BF     		.align	2
 3215              	.L270:
 3216 006c 00470050 		.word	1342195456
 3217 0070 00000000 		.word	SystemCoreClock
 3218 0074 83DE1B43 		.word	1125899907
 3219              		.cfi_endproc
 3220              	.LFE234:
 3222              		.section	.text.XMC_SCU_POWER_EnableUsb,"ax",%progbits
 3223              		.align	1
 3224              		.p2align 2,,3
 3225              		.global	XMC_SCU_POWER_EnableUsb
 3226              		.syntax unified
 3227              		.thumb
 3228              		.thumb_func
 3229              		.fpu fpv4-sp-d16
 3231              	XMC_SCU_POWER_EnableUsb:
 3232              	.LFB235:
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable USB Phy and comparator */
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_EnableUsb(void)
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3233              		.loc 1 1179 1 is_stmt 1 view -0
 3234              		.cfi_startproc
 3235              		@ args = 0, pretend = 0, frame = 0
 3236              		@ frame_needed = 0, uses_anonymous_args = 0
 3237              		@ link register save eliminated.
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 3238              		.loc 1 1181 3 view .LVU731
 3239              		.loc 1 1181 21 is_stmt 0 view .LVU732
 3240 0000 024B     		ldr	r3, .L273
 3241 0002 4FF44032 		mov	r2, #196608
 3242 0006 5A60     		str	r2, [r3, #4]
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3243              		.loc 1 1185 1 view .LVU733
 3244 0008 7047     		bx	lr
 3245              	.L274:
 3246 000a 00BF     		.align	2
 3247              	.L273:
 3248 000c 00420050 		.word	1342194176
 3249              		.cfi_endproc
 3250              	.LFE235:
 3252              		.section	.text.XMC_SCU_POWER_DisableUsb,"ax",%progbits
 3253              		.align	1
 3254              		.p2align 2,,3
 3255              		.global	XMC_SCU_POWER_DisableUsb
 3256              		.syntax unified
 3257              		.thumb
 3258              		.thumb_func
 3259              		.fpu fpv4-sp-d16
 3261              	XMC_SCU_POWER_DisableUsb:
 3262              	.LFB236:
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power down USB Phy and comparator */
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_DisableUsb(void)
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3263              		.loc 1 1189 1 is_stmt 1 view -0
 3264              		.cfi_startproc
 3265              		@ args = 0, pretend = 0, frame = 0
 3266              		@ frame_needed = 0, uses_anonymous_args = 0
 3267              		@ link register save eliminated.
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 3268              		.loc 1 1191 3 view .LVU735
 3269              		.loc 1 1191 21 is_stmt 0 view .LVU736
 3270 0000 024B     		ldr	r3, .L276
 3271 0002 4FF44032 		mov	r2, #196608
 3272 0006 9A60     		str	r2, [r3, #8]
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif    
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3273              		.loc 1 1195 1 view .LVU737
 3274 0008 7047     		bx	lr
 3275              	.L277:
 3276 000a 00BF     		.align	2
 3277              	.L276:
 3278 000c 00420050 		.word	1342194176
 3279              		.cfi_endproc
 3280              	.LFE236:
 3282              		.section	.text.XMC_SCU_CLOCK_IsUsbPllLocked,"ax",%progbits
 3283              		.align	1
 3284              		.p2align 2,,3
 3285              		.global	XMC_SCU_CLOCK_IsUsbPllLocked
 3286              		.syntax unified
 3287              		.thumb
 3288              		.thumb_func
 3289              		.fpu fpv4-sp-d16
 3291              	XMC_SCU_CLOCK_IsUsbPllLocked:
 3292              	.LFB237:
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check USB PLL is locked or not */
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3293              		.loc 1 1199 1 is_stmt 1 view -0
 3294              		.cfi_startproc
 3295              		@ args = 0, pretend = 0, frame = 0
 3296              		@ frame_needed = 0, uses_anonymous_args = 0
 3297              		@ link register save eliminated.
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 3298              		.loc 1 1200 3 view .LVU739
 3299              		.loc 1 1200 25 is_stmt 0 view .LVU740
 3300 0000 024B     		ldr	r3, .L279
 3301 0002 186A     		ldr	r0, [r3, #32]
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3302              		.loc 1 1201 1 view .LVU741
 3303 0004 C0F38000 		ubfx	r0, r0, #2, #1
 3304 0008 7047     		bx	lr
 3305              	.L280:
 3306 000a 00BF     		.align	2
 3307              	.L279:
 3308 000c 00470050 		.word	1342195456
 3309              		.cfi_endproc
 3310              	.LFE237:
 3312              		.section	.text.XMC_SCU_HIB_EnableHibernateDomain,"ax",%progbits
 3313              		.align	1
 3314              		.p2align 2,,3
 3315              		.global	XMC_SCU_HIB_EnableHibernateDomain
 3316              		.syntax unified
 3317              		.thumb
 3318              		.thumb_func
 3319              		.fpu fpv4-sp-d16
 3321              	XMC_SCU_HIB_EnableHibernateDomain:
 3322              	.LFB238:
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power up the hibernation domain */
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableHibernateDomain(void)
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3323              		.loc 1 1205 1 is_stmt 1 view -0
 3324              		.cfi_startproc
 3325              		@ args = 0, pretend = 0, frame = 0
 3326              		@ frame_needed = 0, uses_anonymous_args = 0
 3327              		@ link register save eliminated.
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Power up HIB domain if and only if it is currently powered down */
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 3328              		.loc 1 1207 3 view .LVU743
 3329              		.loc 1 1207 16 is_stmt 0 view .LVU744
 3330 0000 094A     		ldr	r2, .L292
 3331 0002 1368     		ldr	r3, [r2]
 3332              		.loc 1 1207 5 view .LVU745
 3333 0004 DB07     		lsls	r3, r3, #31
 3334 0006 04D4     		bmi	.L282
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 3335              		.loc 1 1209 5 is_stmt 1 view .LVU746
 3336              		.loc 1 1209 23 is_stmt 0 view .LVU747
 3337 0008 0123     		movs	r3, #1
 3338 000a 5360     		str	r3, [r2, #4]
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 3339              		.loc 1 1211 5 is_stmt 1 view .LVU748
 3340              	.L283:
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }    
 3341              		.loc 1 1214 5 discriminator 1 view .LVU749
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 3342              		.loc 1 1211 10 discriminator 1 view .LVU750
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 3343              		.loc 1 1211 21 is_stmt 0 discriminator 1 view .LVU751
 3344 000c 1368     		ldr	r3, [r2]
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 3345              		.loc 1 1211 10 discriminator 1 view .LVU752
 3346 000e D807     		lsls	r0, r3, #31
 3347 0010 FCD5     		bpl	.L283
 3348              	.L282:
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Remove the reset only if HIB domain were in a state of reset */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 3349              		.loc 1 1218 3 is_stmt 1 view .LVU753
 3350              		.loc 1 1218 16 is_stmt 0 view .LVU754
 3351 0012 064A     		ldr	r2, .L292+4
 3352 0014 1368     		ldr	r3, [r2]
 3353              		.loc 1 1218 5 view .LVU755
 3354 0016 9905     		lsls	r1, r3, #22
 3355 0018 05D5     		bpl	.L281
 3356              	.LBB110:
 3357              	.LBI110:
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3358              		.loc 1 1204 6 is_stmt 1 view .LVU756
 3359              	.LBB111:
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 3360              		.loc 1 1220 5 view .LVU757
 3361              		.loc 1 1220 23 is_stmt 0 view .LVU758
 3362 001a 4FF40073 		mov	r3, #512
 3363 001e 9360     		str	r3, [r2, #8]
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 3364              		.loc 1 1221 5 is_stmt 1 view .LVU759
 3365              	.L285:
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 3366              		.loc 1 1224 5 view .LVU760
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 3367              		.loc 1 1221 10 view .LVU761
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 3368              		.loc 1 1221 21 is_stmt 0 view .LVU762
 3369 0020 1368     		ldr	r3, [r2]
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 3370              		.loc 1 1221 10 view .LVU763
 3371 0022 9B05     		lsls	r3, r3, #22
 3372 0024 FCD4     		bmi	.L285
 3373              	.L281:
 3374              	.LBE111:
 3375              	.LBE110:
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3376              		.loc 1 1226 1 view .LVU764
 3377 0026 7047     		bx	lr
 3378              	.L293:
 3379              		.align	2
 3380              	.L292:
 3381 0028 00420050 		.word	1342194176
 3382 002c 00440050 		.word	1342194688
 3383              		.cfi_endproc
 3384              	.LFE238:
 3386              		.section	.text.XMC_SCU_HIB_DisableHibernateDomain,"ax",%progbits
 3387              		.align	1
 3388              		.p2align 2,,3
 3389              		.global	XMC_SCU_HIB_DisableHibernateDomain
 3390              		.syntax unified
 3391              		.thumb
 3392              		.thumb_func
 3393              		.fpu fpv4-sp-d16
 3395              	XMC_SCU_HIB_DisableHibernateDomain:
 3396              	.LFB239:
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power down the hibernation domain */
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableHibernateDomain(void)
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3397              		.loc 1 1230 1 is_stmt 1 view -0
 3398              		.cfi_startproc
 3399              		@ args = 0, pretend = 0, frame = 0
 3400              		@ frame_needed = 0, uses_anonymous_args = 0
 3401              		@ link register save eliminated.
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Disable hibernate domain */   
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 3402              		.loc 1 1232 3 view .LVU766
 3403              		.loc 1 1232 21 is_stmt 0 view .LVU767
 3404 0000 0349     		ldr	r1, .L295
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Reset of hibernate domain reset */  
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 3405              		.loc 1 1234 21 view .LVU768
 3406 0002 044B     		ldr	r3, .L295+4
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Reset of hibernate domain reset */  
 3407              		.loc 1 1232 21 view .LVU769
 3408 0004 0120     		movs	r0, #1
 3409              		.loc 1 1234 21 view .LVU770
 3410 0006 4FF40072 		mov	r2, #512
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Reset of hibernate domain reset */  
 3411              		.loc 1 1232 21 view .LVU771
 3412 000a 8860     		str	r0, [r1, #8]
 3413              		.loc 1 1234 3 is_stmt 1 view .LVU772
 3414              		.loc 1 1234 21 is_stmt 0 view .LVU773
 3415 000c 5A60     		str	r2, [r3, #4]
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3416              		.loc 1 1235 1 view .LVU774
 3417 000e 7047     		bx	lr
 3418              	.L296:
 3419              		.align	2
 3420              	.L295:
 3421 0010 00420050 		.word	1342194176
 3422 0014 00440050 		.word	1342194688
 3423              		.cfi_endproc
 3424              	.LFE239:
 3426              		.section	.text.XMC_SCU_HIB_IsHibernateDomainEnabled,"ax",%progbits
 3427              		.align	1
 3428              		.p2align 2,,3
 3429              		.global	XMC_SCU_HIB_IsHibernateDomainEnabled
 3430              		.syntax unified
 3431              		.thumb
 3432              		.thumb_func
 3433              		.fpu fpv4-sp-d16
 3435              	XMC_SCU_HIB_IsHibernateDomainEnabled:
 3436              	.LFB240:
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check the hibernation domain is enabled or not */
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3437              		.loc 1 1239 1 is_stmt 1 view -0
 3438              		.cfi_startproc
 3439              		@ args = 0, pretend = 0, frame = 0
 3440              		@ frame_needed = 0, uses_anonymous_args = 0
 3441              		@ link register save eliminated.
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 3442              		.loc 1 1240 3 view .LVU776
 3443              		.loc 1 1240 27 is_stmt 0 view .LVU777
 3444 0000 054B     		ldr	r3, .L300
 3445 0002 1868     		ldr	r0, [r3]
 3446              		.loc 1 1240 68 view .LVU778
 3447 0004 10F00100 		ands	r0, r0, #1
 3448 0008 05D0     		beq	.L298
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****           !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 3449              		.loc 1 1241 28 discriminator 1 view .LVU779
 3450 000a D3F80002 		ldr	r0, [r3, #512]
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 3451              		.loc 1 1240 68 discriminator 1 view .LVU780
 3452 000e 80F40070 		eor	r0, r0, #512
 3453 0012 C0F34020 		ubfx	r0, r0, #9, #1
 3454              	.L298:
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3455              		.loc 1 1242 1 discriminator 6 view .LVU781
 3456 0016 7047     		bx	lr
 3457              	.L301:
 3458              		.align	2
 3459              	.L300:
 3460 0018 00420050 		.word	1342194176
 3461              		.cfi_endproc
 3462              	.LFE240:
 3464              		.section	.text.XMC_SCU_HIB_EnableInternalSlowClock,"ax",%progbits
 3465              		.align	1
 3466              		.p2align 2,,3
 3467              		.global	XMC_SCU_HIB_EnableInternalSlowClock
 3468              		.syntax unified
 3469              		.thumb
 3470              		.thumb_func
 3471              		.fpu fpv4-sp-d16
 3473              	XMC_SCU_HIB_EnableInternalSlowClock:
 3474              	.LFB241:
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableInternalSlowClock(void)
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3475              		.loc 1 1246 1 is_stmt 1 view -0
 3476              		.cfi_startproc
 3477              		@ args = 0, pretend = 0, frame = 0
 3478              		@ frame_needed = 0, uses_anonymous_args = 0
 3479              		@ link register save eliminated.
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3480              		.loc 1 1247 3 view .LVU783
 3481              		.loc 1 1247 21 is_stmt 0 view .LVU784
 3482 0000 054A     		ldr	r2, .L305
 3483              	.L303:
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3484              		.loc 1 1250 3 is_stmt 1 discriminator 1 view .LVU785
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3485              		.loc 1 1247 8 discriminator 1 view .LVU786
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3486              		.loc 1 1247 21 is_stmt 0 discriminator 1 view .LVU787
 3487 0002 D2F8C430 		ldr	r3, [r2, #196]
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3488              		.loc 1 1247 8 discriminator 1 view .LVU788
 3489 0006 9B06     		lsls	r3, r3, #26
 3490 0008 FBD4     		bmi	.L303
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 3491              		.loc 1 1251 3 is_stmt 1 view .LVU789
 3492              		.loc 1 1251 28 is_stmt 0 view .LVU790
 3493 000a 044A     		ldr	r2, .L305+4
 3494 000c 5369     		ldr	r3, [r2, #20]
 3495 000e 23F00103 		bic	r3, r3, #1
 3496 0012 5361     		str	r3, [r2, #20]
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3497              		.loc 1 1252 1 view .LVU791
 3498 0014 7047     		bx	lr
 3499              	.L306:
 3500 0016 00BF     		.align	2
 3501              	.L305:
 3502 0018 00400050 		.word	1342193664
 3503 001c 00430050 		.word	1342194432
 3504              		.cfi_endproc
 3505              	.LFE241:
 3507              		.section	.text.XMC_SCU_HIB_DisableInternalSlowClock,"ax",%progbits
 3508              		.align	1
 3509              		.p2align 2,,3
 3510              		.global	XMC_SCU_HIB_DisableInternalSlowClock
 3511              		.syntax unified
 3512              		.thumb
 3513              		.thumb_func
 3514              		.fpu fpv4-sp-d16
 3516              	XMC_SCU_HIB_DisableInternalSlowClock:
 3517              	.LFB242:
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableInternalSlowClock(void)
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3518              		.loc 1 1256 1 is_stmt 1 view -0
 3519              		.cfi_startproc
 3520              		@ args = 0, pretend = 0, frame = 0
 3521              		@ frame_needed = 0, uses_anonymous_args = 0
 3522              		@ link register save eliminated.
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3523              		.loc 1 1257 3 view .LVU793
 3524              		.loc 1 1257 21 is_stmt 0 view .LVU794
 3525 0000 054A     		ldr	r2, .L310
 3526              	.L308:
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3527              		.loc 1 1260 3 is_stmt 1 discriminator 1 view .LVU795
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3528              		.loc 1 1257 8 discriminator 1 view .LVU796
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3529              		.loc 1 1257 21 is_stmt 0 discriminator 1 view .LVU797
 3530 0002 D2F8C430 		ldr	r3, [r2, #196]
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 3531              		.loc 1 1257 8 discriminator 1 view .LVU798
 3532 0006 9B06     		lsls	r3, r3, #26
 3533 0008 FBD4     		bmi	.L308
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 3534              		.loc 1 1261 3 is_stmt 1 view .LVU799
 3535              		.loc 1 1261 28 is_stmt 0 view .LVU800
 3536 000a 044A     		ldr	r2, .L310+4
 3537 000c 5369     		ldr	r3, [r2, #20]
 3538 000e 43F00103 		orr	r3, r3, #1
 3539 0012 5361     		str	r3, [r2, #20]
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3540              		.loc 1 1262 1 view .LVU801
 3541 0014 7047     		bx	lr
 3542              	.L311:
 3543 0016 00BF     		.align	2
 3544              	.L310:
 3545 0018 00400050 		.word	1342193664
 3546 001c 00430050 		.word	1342194432
 3547              		.cfi_endproc
 3548              	.LFE242:
 3550              		.section	.text.XMC_SCU_HIB_ClearEventStatus,"ax",%progbits
 3551              		.align	1
 3552              		.p2align 2,,3
 3553              		.global	XMC_SCU_HIB_ClearEventStatus
 3554              		.syntax unified
 3555              		.thumb
 3556              		.thumb_func
 3557              		.fpu fpv4-sp-d16
 3559              	XMC_SCU_HIB_ClearEventStatus:
 3560              	.LVL170:
 3561              	.LFB243:
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_ClearEventStatus(int32_t event)
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3562              		.loc 1 1265 1 is_stmt 1 view -0
 3563              		.cfi_startproc
 3564              		@ args = 0, pretend = 0, frame = 0
 3565              		@ frame_needed = 0, uses_anonymous_args = 0
 3566              		@ link register save eliminated.
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 3567              		.loc 1 1266 3 view .LVU803
 3568              		.loc 1 1266 21 is_stmt 0 view .LVU804
 3569 0000 034A     		ldr	r2, .L315
 3570              	.L313:
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3571              		.loc 1 1269 3 is_stmt 1 discriminator 1 view .LVU805
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 3572              		.loc 1 1266 8 discriminator 1 view .LVU806
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 3573              		.loc 1 1266 21 is_stmt 0 discriminator 1 view .LVU807
 3574 0002 D2F8C430 		ldr	r3, [r2, #196]
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 3575              		.loc 1 1266 8 discriminator 1 view .LVU808
 3576 0006 9B07     		lsls	r3, r3, #30
 3577 0008 FBD4     		bmi	.L313
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCLR = event;
 3578              		.loc 1 1270 3 is_stmt 1 view .LVU809
 3579              		.loc 1 1270 24 is_stmt 0 view .LVU810
 3580 000a 024B     		ldr	r3, .L315+4
 3581 000c 5860     		str	r0, [r3, #4]
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3582              		.loc 1 1271 1 view .LVU811
 3583 000e 7047     		bx	lr
 3584              	.L316:
 3585              		.align	2
 3586              	.L315:
 3587 0010 00400050 		.word	1342193664
 3588 0014 00430050 		.word	1342194432
 3589              		.cfi_endproc
 3590              	.LFE243:
 3592              		.section	.text.XMC_SCU_HIB_TriggerEvent,"ax",%progbits
 3593              		.align	1
 3594              		.p2align 2,,3
 3595              		.global	XMC_SCU_HIB_TriggerEvent
 3596              		.syntax unified
 3597              		.thumb
 3598              		.thumb_func
 3599              		.fpu fpv4-sp-d16
 3601              	XMC_SCU_HIB_TriggerEvent:
 3602              	.LVL171:
 3603              	.LFB244:
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_TriggerEvent(int32_t event)
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3604              		.loc 1 1274 1 is_stmt 1 view -0
 3605              		.cfi_startproc
 3606              		@ args = 0, pretend = 0, frame = 0
 3607              		@ frame_needed = 0, uses_anonymous_args = 0
 3608              		@ link register save eliminated.
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 3609              		.loc 1 1275 3 view .LVU813
 3610              		.loc 1 1275 21 is_stmt 0 view .LVU814
 3611 0000 034A     		ldr	r2, .L320
 3612              	.L318:
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDSET register in hibernate domain is ready to accept a write */    
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3613              		.loc 1 1278 3 is_stmt 1 discriminator 1 view .LVU815
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 3614              		.loc 1 1275 8 discriminator 1 view .LVU816
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 3615              		.loc 1 1275 21 is_stmt 0 discriminator 1 view .LVU817
 3616 0002 D2F8C430 		ldr	r3, [r2, #196]
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 3617              		.loc 1 1275 8 discriminator 1 view .LVU818
 3618 0006 5B07     		lsls	r3, r3, #29
 3619 0008 FBD4     		bmi	.L318
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = event;
 3620              		.loc 1 1279 3 is_stmt 1 view .LVU819
 3621              		.loc 1 1279 24 is_stmt 0 view .LVU820
 3622 000a 024B     		ldr	r3, .L320+4
 3623 000c 9860     		str	r0, [r3, #8]
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3624              		.loc 1 1280 1 view .LVU821
 3625 000e 7047     		bx	lr
 3626              	.L321:
 3627              		.align	2
 3628              	.L320:
 3629 0010 00400050 		.word	1342193664
 3630 0014 00430050 		.word	1342194432
 3631              		.cfi_endproc
 3632              	.LFE244:
 3634              		.section	.text.XMC_SCU_HIB_EnableEvent,"ax",%progbits
 3635              		.align	1
 3636              		.p2align 2,,3
 3637              		.global	XMC_SCU_HIB_EnableEvent
 3638              		.syntax unified
 3639              		.thumb
 3640              		.thumb_func
 3641              		.fpu fpv4-sp-d16
 3643              	XMC_SCU_HIB_EnableEvent:
 3644              	.LVL172:
 3645              	.LFB245:
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableEvent(int32_t event)
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3646              		.loc 1 1283 1 is_stmt 1 view -0
 3647              		.cfi_startproc
 3648              		@ args = 0, pretend = 0, frame = 0
 3649              		@ frame_needed = 0, uses_anonymous_args = 0
 3650              		@ link register save eliminated.
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3651              		.loc 1 1295 3 view .LVU823
 3652              		.loc 1 1295 21 is_stmt 0 view .LVU824
 3653 0000 044A     		ldr	r2, .L325
 3654              	.L323:
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3655              		.loc 1 1298 3 is_stmt 1 discriminator 1 view .LVU825
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3656              		.loc 1 1295 8 discriminator 1 view .LVU826
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3657              		.loc 1 1295 21 is_stmt 0 discriminator 1 view .LVU827
 3658 0002 D2F8C430 		ldr	r3, [r2, #196]
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3659              		.loc 1 1295 8 discriminator 1 view .LVU828
 3660 0006 1B07     		lsls	r3, r3, #28
 3661 0008 FBD4     		bmi	.L323
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= event;
 3662              		.loc 1 1299 3 is_stmt 1 view .LVU829
 3663              		.loc 1 1299 23 is_stmt 0 view .LVU830
 3664 000a 034B     		ldr	r3, .L325+4
 3665 000c DA68     		ldr	r2, [r3, #12]
 3666 000e 1043     		orrs	r0, r0, r2
 3667              	.LVL173:
 3668              		.loc 1 1299 23 view .LVU831
 3669 0010 D860     		str	r0, [r3, #12]
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3670              		.loc 1 1300 1 view .LVU832
 3671 0012 7047     		bx	lr
 3672              	.L326:
 3673              		.align	2
 3674              	.L325:
 3675 0014 00400050 		.word	1342193664
 3676 0018 00430050 		.word	1342194432
 3677              		.cfi_endproc
 3678              	.LFE245:
 3680              		.section	.text.XMC_SCU_HIB_DisableEvent,"ax",%progbits
 3681              		.align	1
 3682              		.p2align 2,,3
 3683              		.global	XMC_SCU_HIB_DisableEvent
 3684              		.syntax unified
 3685              		.thumb
 3686              		.thumb_func
 3687              		.fpu fpv4-sp-d16
 3689              	XMC_SCU_HIB_DisableEvent:
 3690              	.LVL174:
 3691              	.LFB246:
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableEvent(int32_t event)
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3692              		.loc 1 1303 1 is_stmt 1 view -0
 3693              		.cfi_startproc
 3694              		@ args = 0, pretend = 0, frame = 0
 3695              		@ frame_needed = 0, uses_anonymous_args = 0
 3696              		@ link register save eliminated.
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3697              		.loc 1 1315 3 view .LVU834
 3698              		.loc 1 1315 21 is_stmt 0 view .LVU835
 3699 0000 054A     		ldr	r2, .L330
 3700              	.L328:
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3701              		.loc 1 1318 3 is_stmt 1 discriminator 1 view .LVU836
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3702              		.loc 1 1315 8 discriminator 1 view .LVU837
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3703              		.loc 1 1315 21 is_stmt 0 discriminator 1 view .LVU838
 3704 0002 D2F8C430 		ldr	r3, [r2, #196]
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3705              		.loc 1 1315 8 discriminator 1 view .LVU839
 3706 0006 1B07     		lsls	r3, r3, #28
 3707 0008 FBD4     		bmi	.L328
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR &= ~event;
 3708              		.loc 1 1319 3 is_stmt 1 view .LVU840
 3709              		.loc 1 1319 23 is_stmt 0 view .LVU841
 3710 000a 044A     		ldr	r2, .L330+4
 3711 000c D368     		ldr	r3, [r2, #12]
 3712 000e 23EA0000 		bic	r0, r3, r0
 3713              	.LVL175:
 3714              		.loc 1 1319 23 view .LVU842
 3715 0012 D060     		str	r0, [r2, #12]
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3716              		.loc 1 1320 1 view .LVU843
 3717 0014 7047     		bx	lr
 3718              	.L331:
 3719 0016 00BF     		.align	2
 3720              	.L330:
 3721 0018 00400050 		.word	1342193664
 3722 001c 00430050 		.word	1342194432
 3723              		.cfi_endproc
 3724              	.LFE246:
 3726              		.section	.text.XMC_SCU_HIB_EnterHibernateState,"ax",%progbits
 3727              		.align	1
 3728              		.p2align 2,,3
 3729              		.global	XMC_SCU_HIB_EnterHibernateState
 3730              		.syntax unified
 3731              		.thumb
 3732              		.thumb_func
 3733              		.fpu fpv4-sp-d16
 3735              	XMC_SCU_HIB_EnterHibernateState:
 3736              	.LFB247:
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateState(void) 
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3737              		.loc 1 1323 1 is_stmt 1 view -0
 3738              		.cfi_startproc
 3739              		@ args = 0, pretend = 0, frame = 0
 3740              		@ frame_needed = 0, uses_anonymous_args = 0
 3741              		@ link register save eliminated.
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3742              		.loc 1 1324 3 view .LVU845
 3743              		.loc 1 1324 21 is_stmt 0 view .LVU846
 3744 0000 054A     		ldr	r2, .L335
 3745              	.L333:
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3746              		.loc 1 1327 3 is_stmt 1 discriminator 1 view .LVU847
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3747              		.loc 1 1324 8 discriminator 1 view .LVU848
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3748              		.loc 1 1324 21 is_stmt 0 discriminator 1 view .LVU849
 3749 0002 D2F8C430 		ldr	r3, [r2, #196]
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3750              		.loc 1 1324 8 discriminator 1 view .LVU850
 3751 0006 1B07     		lsls	r3, r3, #28
 3752 0008 FBD4     		bmi	.L333
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 3753              		.loc 1 1328 3 is_stmt 1 view .LVU851
 3754              		.loc 1 1328 23 is_stmt 0 view .LVU852
 3755 000a 044A     		ldr	r2, .L335+4
 3756 000c D368     		ldr	r3, [r2, #12]
 3757 000e 43F01003 		orr	r3, r3, #16
 3758 0012 D360     		str	r3, [r2, #12]
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3759              		.loc 1 1329 1 view .LVU853
 3760 0014 7047     		bx	lr
 3761              	.L336:
 3762 0016 00BF     		.align	2
 3763              	.L335:
 3764 0018 00400050 		.word	1342193664
 3765 001c 00430050 		.word	1342194432
 3766              		.cfi_endproc
 3767              	.LFE247:
 3769              		.section	.text.XMC_SCU_HIB_EnterHibernateStateEx,"ax",%progbits
 3770              		.align	1
 3771              		.p2align 2,,3
 3772              		.global	XMC_SCU_HIB_EnterHibernateStateEx
 3773              		.syntax unified
 3774              		.thumb
 3775              		.thumb_func
 3776              		.fpu fpv4-sp-d16
 3778              	XMC_SCU_HIB_EnterHibernateStateEx:
 3779              	.LVL176:
 3780              	.LFB248:
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3781              		.loc 1 1332 1 is_stmt 1 view -0
 3782              		.cfi_startproc
 3783              		@ args = 0, pretend = 0, frame = 0
 3784              		@ frame_needed = 0, uses_anonymous_args = 0
 3785              		@ link register save eliminated.
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 3786              		.loc 1 1333 3 view .LVU855
 3787              		.loc 1 1333 6 is_stmt 0 view .LVU856
 3788 0000 48B9     		cbnz	r0, .L337
 3789              	.LBB112:
 3790              	.LBB113:
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3791              		.loc 1 1324 21 view .LVU857
 3792 0002 054A     		ldr	r2, .L341
 3793              	.L339:
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 3794              		.loc 1 1327 3 is_stmt 1 view .LVU858
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3795              		.loc 1 1324 8 view .LVU859
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3796              		.loc 1 1324 21 is_stmt 0 view .LVU860
 3797 0004 D2F8C430 		ldr	r3, [r2, #196]
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3798              		.loc 1 1324 8 view .LVU861
 3799 0008 1B07     		lsls	r3, r3, #28
 3800 000a FBD4     		bmi	.L339
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3801              		.loc 1 1328 3 is_stmt 1 view .LVU862
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3802              		.loc 1 1328 23 is_stmt 0 view .LVU863
 3803 000c 034A     		ldr	r2, .L341+4
 3804 000e D368     		ldr	r3, [r2, #12]
 3805 0010 43F01003 		orr	r3, r3, #16
 3806 0014 D360     		str	r3, [r2, #12]
 3807              	.L337:
 3808              	.LBE113:
 3809              	.LBE112:
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_HIB_EnterHibernateState();
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL)
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HINTSET_Msk)
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* Wait until HDCR register in hibernate domain is ready to accept a write */
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3810              		.loc 1 1347 1 view .LVU864
 3811 0016 7047     		bx	lr
 3812              	.L342:
 3813              		.align	2
 3814              	.L341:
 3815 0018 00400050 		.word	1342193664
 3816 001c 00430050 		.word	1342194432
 3817              		.cfi_endproc
 3818              	.LFE248:
 3820              		.section	.text.XMC_SCU_HIB_SetWakeupTriggerInput,"ax",%progbits
 3821              		.align	1
 3822              		.p2align 2,,3
 3823              		.global	XMC_SCU_HIB_SetWakeupTriggerInput
 3824              		.syntax unified
 3825              		.thumb
 3826              		.thumb_func
 3827              		.fpu fpv4-sp-d16
 3829              	XMC_SCU_HIB_SetWakeupTriggerInput:
 3830              	.LVL177:
 3831              	.LFB249:
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3832              		.loc 1 1350 1 is_stmt 1 view -0
 3833              		.cfi_startproc
 3834              		@ args = 0, pretend = 0, frame = 0
 3835              		@ frame_needed = 0, uses_anonymous_args = 0
 3836              		@ link register save eliminated.
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3837              		.loc 1 1351 3 view .LVU866
 3838              		.loc 1 1351 21 is_stmt 0 view .LVU867
 3839 0000 074A     		ldr	r2, .L348
 3840              	.L344:
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3841              		.loc 1 1354 3 is_stmt 1 discriminator 1 view .LVU868
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3842              		.loc 1 1351 8 discriminator 1 view .LVU869
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3843              		.loc 1 1351 21 is_stmt 0 discriminator 1 view .LVU870
 3844 0002 D2F8C430 		ldr	r3, [r2, #196]
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3845              		.loc 1 1351 8 discriminator 1 view .LVU871
 3846 0006 1B07     		lsls	r3, r3, #28
 3847 0008 FBD4     		bmi	.L344
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 3848              		.loc 1 1356 3 is_stmt 1 view .LVU872
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 3849              		.loc 1 1358 25 is_stmt 0 view .LVU873
 3850 000a 064A     		ldr	r2, .L348+4
 3851 000c D368     		ldr	r3, [r2, #12]
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3852              		.loc 1 1356 6 view .LVU874
 3853 000e 18B9     		cbnz	r0, .L345
 3854              		.loc 1 1358 5 is_stmt 1 view .LVU875
 3855              		.loc 1 1358 25 is_stmt 0 view .LVU876
 3856 0010 43F48073 		orr	r3, r3, #256
 3857 0014 D360     		str	r3, [r2, #12]
 3858 0016 7047     		bx	lr
 3859              	.L345:
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
 3860              		.loc 1 1362 5 is_stmt 1 view .LVU877
 3861              		.loc 1 1362 25 is_stmt 0 view .LVU878
 3862 0018 23F48073 		bic	r3, r3, #256
 3863 001c D360     		str	r3, [r2, #12]
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3864              		.loc 1 1364 1 view .LVU879
 3865 001e 7047     		bx	lr
 3866              	.L349:
 3867              		.align	2
 3868              	.L348:
 3869 0020 00400050 		.word	1342193664
 3870 0024 00430050 		.word	1342194432
 3871              		.cfi_endproc
 3872              	.LFE249:
 3874              		.section	.text.XMC_SCU_HIB_SetPinMode,"ax",%progbits
 3875              		.align	1
 3876              		.p2align 2,,3
 3877              		.global	XMC_SCU_HIB_SetPinMode
 3878              		.syntax unified
 3879              		.thumb
 3880              		.thumb_func
 3881              		.fpu fpv4-sp-d16
 3883              	XMC_SCU_HIB_SetPinMode:
 3884              	.LVL178:
 3885              	.LFB250:
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3886              		.loc 1 1367 1 is_stmt 1 view -0
 3887              		.cfi_startproc
 3888              		@ args = 0, pretend = 0, frame = 0
 3889              		@ frame_needed = 0, uses_anonymous_args = 0
 3890              		@ link register save eliminated.
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3891              		.loc 1 1368 3 view .LVU881
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3892              		.loc 1 1367 1 is_stmt 0 view .LVU882
 3893 0000 10B4     		push	{r4}
 3894              	.LCFI7:
 3895              		.cfi_def_cfa_offset 4
 3896              		.cfi_offset 4, -4
 3897              		.loc 1 1368 21 view .LVU883
 3898 0002 0A4A     		ldr	r2, .L354
 3899              	.L351:
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3900              		.loc 1 1371 3 is_stmt 1 discriminator 1 view .LVU884
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3901              		.loc 1 1368 8 discriminator 1 view .LVU885
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3902              		.loc 1 1368 21 is_stmt 0 discriminator 1 view .LVU886
 3903 0004 D2F8C430 		ldr	r3, [r2, #196]
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3904              		.loc 1 1368 8 discriminator 1 view .LVU887
 3905 0008 1B07     		lsls	r3, r3, #28
 3906 000a FBD4     		bmi	.L351
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 3907              		.loc 1 1372 3 is_stmt 1 view .LVU888
 3908              		.loc 1 1372 39 is_stmt 0 view .LVU889
 3909 000c 084C     		ldr	r4, .L354+4
 3910              		.loc 1 1372 120 view .LVU890
 3911 000e 8000     		lsls	r0, r0, #2
 3912              	.LVL179:
 3913              		.loc 1 1372 39 view .LVU891
 3914 0010 E368     		ldr	r3, [r4, #12]
 3915              		.loc 1 1372 83 view .LVU892
 3916 0012 4FF47022 		mov	r2, #983040
 3917 0016 8240     		lsls	r2, r2, r0
 3918              		.loc 1 1372 46 view .LVU893
 3919 0018 23EA0203 		bic	r3, r3, r2
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 3920              		.loc 1 1373 31 view .LVU894
 3921 001c 01FA00F0 		lsl	r0, r1, r0
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 3922              		.loc 1 1372 129 view .LVU895
 3923 0020 1843     		orrs	r0, r0, r3
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 3924              		.loc 1 1372 23 view .LVU896
 3925 0022 E060     		str	r0, [r4, #12]
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3926              		.loc 1 1374 1 view .LVU897
 3927 0024 5DF8044B 		ldr	r4, [sp], #4
 3928              	.LCFI8:
 3929              		.cfi_restore 4
 3930              		.cfi_def_cfa_offset 0
 3931 0028 7047     		bx	lr
 3932              	.L355:
 3933 002a 00BF     		.align	2
 3934              	.L354:
 3935 002c 00400050 		.word	1342193664
 3936 0030 00430050 		.word	1342194432
 3937              		.cfi_endproc
 3938              	.LFE250:
 3940              		.section	.text.XMC_SCU_HIB_SetPinOutputLevel,"ax",%progbits
 3941              		.align	1
 3942              		.p2align 2,,3
 3943              		.global	XMC_SCU_HIB_SetPinOutputLevel
 3944              		.syntax unified
 3945              		.thumb
 3946              		.thumb_func
 3947              		.fpu fpv4-sp-d16
 3949              	XMC_SCU_HIB_SetPinOutputLevel:
 3950              	.LVL180:
 3951              	.LFB251:
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3952              		.loc 1 1377 1 is_stmt 1 view -0
 3953              		.cfi_startproc
 3954              		@ args = 0, pretend = 0, frame = 0
 3955              		@ frame_needed = 0, uses_anonymous_args = 0
 3956              		@ link register save eliminated.
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3957              		.loc 1 1378 3 view .LVU899
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3958              		.loc 1 1377 1 is_stmt 0 view .LVU900
 3959 0000 10B4     		push	{r4}
 3960              	.LCFI9:
 3961              		.cfi_def_cfa_offset 4
 3962              		.cfi_offset 4, -4
 3963              		.loc 1 1378 21 view .LVU901
 3964 0002 094A     		ldr	r2, .L360
 3965              	.L357:
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3966              		.loc 1 1381 3 is_stmt 1 discriminator 1 view .LVU902
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3967              		.loc 1 1378 8 discriminator 1 view .LVU903
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3968              		.loc 1 1378 21 is_stmt 0 discriminator 1 view .LVU904
 3969 0004 D2F8C430 		ldr	r3, [r2, #196]
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 3970              		.loc 1 1378 8 discriminator 1 view .LVU905
 3971 0008 1B07     		lsls	r3, r3, #28
 3972 000a FBD4     		bmi	.L357
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 3973              		.loc 1 1382 3 is_stmt 1 view .LVU906
 3974              		.loc 1 1382 39 is_stmt 0 view .LVU907
 3975 000c 074C     		ldr	r4, .L360+4
 3976              		.loc 1 1382 83 view .LVU908
 3977 000e 4FF48053 		mov	r3, #4096
 3978              		.loc 1 1382 39 view .LVU909
 3979 0012 E268     		ldr	r2, [r4, #12]
 3980              		.loc 1 1382 83 view .LVU910
 3981 0014 8340     		lsls	r3, r3, r0
 3982              		.loc 1 1382 46 view .LVU911
 3983 0016 22EA0302 		bic	r2, r2, r3
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 3984              		.loc 1 1383 32 view .LVU912
 3985 001a 01FA00F3 		lsl	r3, r1, r0
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 3986              		.loc 1 1382 92 view .LVU913
 3987 001e 1343     		orrs	r3, r3, r2
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 3988              		.loc 1 1382 23 view .LVU914
 3989 0020 E360     		str	r3, [r4, #12]
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3990              		.loc 1 1384 1 view .LVU915
 3991 0022 5DF8044B 		ldr	r4, [sp], #4
 3992              	.LCFI10:
 3993              		.cfi_restore 4
 3994              		.cfi_def_cfa_offset 0
 3995 0026 7047     		bx	lr
 3996              	.L361:
 3997              		.align	2
 3998              	.L360:
 3999 0028 00400050 		.word	1342193664
 4000 002c 00430050 		.word	1342194432
 4001              		.cfi_endproc
 4002              	.LFE251:
 4004              		.section	.text.XMC_SCU_HIB_SetInput0,"ax",%progbits
 4005              		.align	1
 4006              		.p2align 2,,3
 4007              		.global	XMC_SCU_HIB_SetInput0
 4008              		.syntax unified
 4009              		.thumb
 4010              		.thumb_func
 4011              		.fpu fpv4-sp-d16
 4013              	XMC_SCU_HIB_SetInput0:
 4014              	.LVL181:
 4015              	.LFB252:
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4016              		.loc 1 1387 1 is_stmt 1 view -0
 4017              		.cfi_startproc
 4018              		@ args = 0, pretend = 0, frame = 0
 4019              		@ frame_needed = 0, uses_anonymous_args = 0
 4020              		@ link register save eliminated.
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 4021              		.loc 1 1388 3 view .LVU917
 4022              		.loc 1 1388 21 is_stmt 0 view .LVU918
 4023 0000 074A     		ldr	r2, .L367
 4024              	.L363:
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4025              		.loc 1 1391 3 is_stmt 1 discriminator 1 view .LVU919
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 4026              		.loc 1 1388 8 discriminator 1 view .LVU920
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 4027              		.loc 1 1388 21 is_stmt 0 discriminator 1 view .LVU921
 4028 0002 D2F8C430 		ldr	r3, [r2, #196]
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 4029              		.loc 1 1388 8 discriminator 1 view .LVU922
 4030 0006 1B07     		lsls	r3, r3, #28
 4031 0008 FBD4     		bmi	.L363
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 4032              		.loc 1 1393 3 is_stmt 1 view .LVU923
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 4033              		.loc 1 1395 25 is_stmt 0 view .LVU924
 4034 000a 064A     		ldr	r2, .L367+4
 4035 000c D368     		ldr	r3, [r2, #12]
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4036              		.loc 1 1393 6 view .LVU925
 4037 000e 18B9     		cbnz	r0, .L364
 4038              		.loc 1 1395 5 is_stmt 1 view .LVU926
 4039              		.loc 1 1395 25 is_stmt 0 view .LVU927
 4040 0010 43F48063 		orr	r3, r3, #1024
 4041 0014 D360     		str	r3, [r2, #12]
 4042 0016 7047     		bx	lr
 4043              	.L364:
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
 4044              		.loc 1 1399 5 is_stmt 1 view .LVU928
 4045              		.loc 1 1399 25 is_stmt 0 view .LVU929
 4046 0018 23F48063 		bic	r3, r3, #1024
 4047 001c D360     		str	r3, [r2, #12]
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4048              		.loc 1 1401 1 view .LVU930
 4049 001e 7047     		bx	lr
 4050              	.L368:
 4051              		.align	2
 4052              	.L367:
 4053 0020 00400050 		.word	1342193664
 4054 0024 00430050 		.word	1342194432
 4055              		.cfi_endproc
 4056              	.LFE252:
 4058              		.section	.text.XMC_SCU_HIB_SetSR0Input,"ax",%progbits
 4059              		.align	1
 4060              		.p2align 2,,3
 4061              		.global	XMC_SCU_HIB_SetSR0Input
 4062              		.syntax unified
 4063              		.thumb
 4064              		.thumb_func
 4065              		.fpu fpv4-sp-d16
 4067              	XMC_SCU_HIB_SetSR0Input:
 4068              	.LVL182:
 4069              	.LFB253:
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4070              		.loc 1 1404 1 is_stmt 1 view -0
 4071              		.cfi_startproc
 4072              		@ args = 0, pretend = 0, frame = 0
 4073              		@ frame_needed = 0, uses_anonymous_args = 0
 4074              		@ link register save eliminated.
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 4075              		.loc 1 1405 3 view .LVU932
 4076              		.loc 1 1405 21 is_stmt 0 view .LVU933
 4077 0000 054A     		ldr	r2, .L372
 4078              	.L370:
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4079              		.loc 1 1408 3 is_stmt 1 discriminator 1 view .LVU934
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 4080              		.loc 1 1405 8 discriminator 1 view .LVU935
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 4081              		.loc 1 1405 21 is_stmt 0 discriminator 1 view .LVU936
 4082 0002 D2F8C430 		ldr	r3, [r2, #196]
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 4083              		.loc 1 1405 8 discriminator 1 view .LVU937
 4084 0006 1B07     		lsls	r3, r3, #28
 4085 0008 FBD4     		bmi	.L370
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 4086              		.loc 1 1412 3 is_stmt 1 view .LVU938
 4087              		.loc 1 1412 39 is_stmt 0 view .LVU939
 4088 000a 044A     		ldr	r2, .L372+4
 4089 000c D368     		ldr	r3, [r2, #12]
 4090              		.loc 1 1412 46 view .LVU940
 4091 000e 23F48063 		bic	r3, r3, #1024
 4092              		.loc 1 1412 93 view .LVU941
 4093 0012 1843     		orrs	r0, r0, r3
 4094              	.LVL183:
 4095              		.loc 1 1412 23 view .LVU942
 4096 0014 D060     		str	r0, [r2, #12]
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif  
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         input;
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4097              		.loc 1 1415 1 view .LVU943
 4098 0016 7047     		bx	lr
 4099              	.L373:
 4100              		.align	2
 4101              	.L372:
 4102 0018 00400050 		.word	1342193664
 4103 001c 00430050 		.word	1342194432
 4104              		.cfi_endproc
 4105              	.LFE253:
 4107              		.section	.text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable,"ax",%progbits
 4108              		.align	1
 4109              		.p2align 2,,3
 4110              		.global	XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 4111              		.syntax unified
 4112              		.thumb
 4113              		.thumb_func
 4114              		.fpu fpv4-sp-d16
 4116              	XMC_SCU_CLOCK_IsLowPowerOscillatorStable:
 4117              	.LFB254:
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR1Input(XMC_SCU_HIB_SR1_INPUT_t input)
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         input;
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetInput(XMC_SCU_HIB_LPAC_INPUT_t input)
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_CMPEN_Msk
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             input;
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTrigger(XMC_SCU_HIB_LPAC_TRIGGER_t trigger)
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_TRIGSEL_M
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             trigger;
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTiming(bool enable_delay, uint16_t interval_count, uint8_t settle_count)
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t config = 0;
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (enable_delay)
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     config = SCU_HIBERNATE_LPACCONF_CONVDEL_Msk;
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   config |= interval_count << SCU_HIBERNATE_LPACCONF_INTERVCNT_Pos;
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   config |= settle_count << SCU_HIBERNATE_LPACCONF_SETTLECNT_Pos;
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~(SCU_HIBERNATE_LPACCONF_CONVDEL_
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_INTERVCN
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_SETTLECN
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             config;
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetVBATThresholds(uint8_t lower, uint8_t upper)
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH0_Msk)
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH0 = (lower << SCU_HIBERNATE_LPACTH0_VBATLO_Pos) | (upper << SCU_HIBERNATE_LP
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO0Thresholds(uint8_t lower, uint8_t upper)
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Ms
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Pos) |
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO0HI_Pos);
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO1Thresholds(uint8_t lower, uint8_t upper)
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Ms
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Pos) |
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO1HI_Pos);
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** int32_t XMC_SCU_HIB_LPAC_GetStatus(void)
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return SCU_HIBERNATE->LPACST;
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_ClearStatus(int32_t status)
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCLR_Msk)
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACCLR register in hibernate domain is ready to accept a write */
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCLR = status;;
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_TriggerCompare(XMC_SCU_HIB_LPAC_INPUT_t input)
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACSET_Msk)
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACSET register in hibernate domain is ready to accept a write */
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACSET = input;
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4118              		.loc 1 1544 1 is_stmt 1 view -0
 4119              		.cfi_startproc
 4120              		@ args = 0, pretend = 0, frame = 0
 4121              		@ frame_needed = 0, uses_anonymous_args = 0
 4122              		@ link register save eliminated.
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 4123              		.loc 1 1545 3 view .LVU945
 4124              		.loc 1 1545 25 is_stmt 0 view .LVU946
 4125 0000 034B     		ldr	r3, .L375
 4126 0002 1868     		ldr	r0, [r3]
 4127              		.loc 1 1545 69 view .LVU947
 4128 0004 80F00800 		eor	r0, r0, #8
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4129              		.loc 1 1546 1 view .LVU948
 4130 0008 C0F3C000 		ubfx	r0, r0, #3, #1
 4131 000c 7047     		bx	lr
 4132              	.L376:
 4133 000e 00BF     		.align	2
 4134              	.L375:
 4135 0010 00430050 		.word	1342194432
 4136              		.cfi_endproc
 4137              	.LFE254:
 4139              		.section	.text.XMC_SCU_CLOCK_EnableLowPowerOscillator,"ax",%progbits
 4140              		.align	1
 4141              		.p2align 2,,3
 4142              		.global	XMC_SCU_CLOCK_EnableLowPowerOscillator
 4143              		.syntax unified
 4144              		.thumb
 4145              		.thumb_func
 4146              		.fpu fpv4-sp-d16
 4148              	XMC_SCU_CLOCK_EnableLowPowerOscillator:
 4149              	.LFB255:
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4150              		.loc 1 1550 1 is_stmt 1 view -0
 4151              		.cfi_startproc
 4152              		@ args = 0, pretend = 0, frame = 0
 4153              		@ frame_needed = 0, uses_anonymous_args = 0
 4154              		@ link register save eliminated.
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP */
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4155              		.loc 1 1552 3 view .LVU950
 4156              		.loc 1 1552 21 is_stmt 0 view .LVU951
 4157 0000 104A     		ldr	r2, .L386
 4158              	.L378:
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until no pending update to OSCULCTRL register in hibernate domain */
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4159              		.loc 1 1555 3 is_stmt 1 discriminator 1 view .LVU952
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4160              		.loc 1 1552 8 discriminator 1 view .LVU953
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4161              		.loc 1 1552 21 is_stmt 0 discriminator 1 view .LVU954
 4162 0002 D2F8C430 		ldr	r3, [r2, #196]
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4163              		.loc 1 1552 8 discriminator 1 view .LVU955
 4164 0006 1806     		lsls	r0, r3, #24
 4165 0008 FBD4     		bmi	.L378
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 4166              		.loc 1 1556 3 is_stmt 1 view .LVU956
 4167              		.loc 1 1556 28 is_stmt 0 view .LVU957
 4168 000a 0F49     		ldr	r1, .L386+4
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 4169              		.loc 1 1559 21 view .LVU958
 4170 000c 0D4A     		ldr	r2, .L386
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 4171              		.loc 1 1556 28 view .LVU959
 4172 000e CB69     		ldr	r3, [r1, #28]
 4173 0010 23F03003 		bic	r3, r3, #48
 4174 0014 CB61     		str	r3, [r1, #28]
 4175              		.loc 1 1559 3 is_stmt 1 view .LVU960
 4176              	.L379:
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4177              		.loc 1 1562 3 discriminator 1 view .LVU961
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4178              		.loc 1 1559 9 discriminator 1 view .LVU962
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4179              		.loc 1 1559 21 is_stmt 0 discriminator 1 view .LVU963
 4180 0016 D2F8C430 		ldr	r3, [r2, #196]
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4181              		.loc 1 1559 9 discriminator 1 view .LVU964
 4182 001a 1907     		lsls	r1, r3, #28
 4183 001c FBD4     		bmi	.L379
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 4184              		.loc 1 1563 3 is_stmt 1 view .LVU965
 4185              		.loc 1 1563 23 is_stmt 0 view .LVU966
 4186 001e 0A49     		ldr	r1, .L386+4
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 4187              		.loc 1 1566 21 view .LVU967
 4188 0020 084A     		ldr	r2, .L386
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 4189              		.loc 1 1563 23 view .LVU968
 4190 0022 CB68     		ldr	r3, [r1, #12]
 4191 0024 43F00803 		orr	r3, r3, #8
 4192 0028 CB60     		str	r3, [r1, #12]
 4193              		.loc 1 1566 3 is_stmt 1 view .LVU969
 4194              	.L380:
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4195              		.loc 1 1569 3 discriminator 1 view .LVU970
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4196              		.loc 1 1566 9 discriminator 1 view .LVU971
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4197              		.loc 1 1566 21 is_stmt 0 discriminator 1 view .LVU972
 4198 002a D2F8C430 		ldr	r3, [r2, #196]
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4199              		.loc 1 1566 9 discriminator 1 view .LVU973
 4200 002e 5B07     		lsls	r3, r3, #29
 4201 0030 FBD4     		bmi	.L380
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 4202              		.loc 1 1570 3 is_stmt 1 view .LVU974
 4203              		.loc 1 1570 24 is_stmt 0 view .LVU975
 4204 0032 054B     		ldr	r3, .L386+4
 4205              	.LBB114:
 4206              	.LBB115:
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Value of peripheral clock frequency in Hertz.
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the vlaue of clock frequency at which the peripherals are working.\n\n
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value is derived from the CPU frequency. \b Range: Value is of type uint32_t. It is represen
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockFrequency(),XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void); 
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #if(UC_SERIES != XMC45)
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral The peripheral for which the clock has to be gated. \b Range: Use type @ref X
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    to identify the peripheral clock to be gated.
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Blocks the supply of clock to the selected peripheral.\n\n
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clock gating helps in reducing the power consumption. User can selectively gate the clocks of un
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the clock supply for the selected peripheral.
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling the \a SCU_CGAT
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * register bit field. Every bit in \a SCU_CGATSET0 register is protected by the bit protection sch
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * bit fields are handled internally.
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the clock supply for the selected peripheral.
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling one of the \a
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU_CGATSET0, \a SCU_CGATSET1 or \a SCU_CGATSET2 register bitfields.
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: Clock gating shall not be activated unless the module is in reset state. So use \a
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated() API before enabling the gating of any peripheral.
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_UngatePeripheralClock() \n\n\n
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral  The peripheral for which the clock has to be ungated. \b Range: Use type @re
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    to identify the peripheral.
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the supply of clock to the selected peripheral.\n\n
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * By default when the device powers on, the peripheral clock will be gated for the 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * peripherals that support clock gating.
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The peripheral clock should be enabled before using it for any functionality.
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate.
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting respective bit
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * in the \a SCU_CGATCLR0 register.
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate.
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting the respective
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU_CGATCLR0, \a SCU_CGATCLR1 or \a SCU_CGATCLR2 registers.
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral  The peripheral for which the check for clock gating has to be done. 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_PERIPHERAL_CLOCK_t to identify the peripheral
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return bool Status of the peripheral clock gating. \b Range: true if the peripheral clock is ga
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *              false if the peripheral clock ungated(gate de-asserted).
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Gives the status of peripheral clock gating.\n\n
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Checks the status of peripheral clock gating using the register CGATSTAT0.
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Checks the status of peripheral clock gating using one of CGATSTAT0, CGATSTAT1 or CGATSTAT2 regi
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * It is recommended to use this API before
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * enabling the gating of any peripherals through \a XMC_SCU_CLOCK_GatePeripheralClock() API.
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_UngatePeripheralClock(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return  uint32_t  Status of the register mirror update.\n
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use the bit mask of the SCU_GENERAL_MIRRSTS register for the mirror
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    interest. e.g.: SCU_GENERAL_MIRRSTS_RTC_CTR_Msk. Multiple update events can b
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    using \a OR operation.
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the status of hibernate domain register update, when the respective mirror registers ar
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The hibernate domain is connected to the core domain via SPI serial communication. MIRRSTS is a 
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * representing the communication of changed value of a mirror register to its corresponding regist
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * hibernate domain. The bit fields of the register indicate
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * that a corresponding register of the hibernate domain is ready to accept a write or that the com
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * is busy with executing the previous operation.\n
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpos
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return(SCU_GENERAL->MIRRSTS);
 4207              		.loc 3 545 21 view .LVU976
 4208 0034 034A     		ldr	r2, .L386
 4209              	.LBE115:
 4210              	.LBE114:
 4211              		.loc 1 1570 24 view .LVU977
 4212 0036 0821     		movs	r1, #8
 4213 0038 9960     		str	r1, [r3, #8]
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 4214              		.loc 1 1572 3 is_stmt 1 view .LVU978
 4215              	.L381:
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4216              		.loc 1 1575 3 discriminator 1 view .LVU979
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4217              		.loc 1 1572 9 discriminator 1 view .LVU980
 4218              	.LBB117:
 4219              	.LBI114:
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 4220              		.loc 3 543 26 discriminator 1 view .LVU981
 4221              	.LBB116:
 4222              		.loc 3 545 3 discriminator 1 view .LVU982
 4223              		.loc 3 545 21 is_stmt 0 discriminator 1 view .LVU983
 4224 003a D2F8C430 		ldr	r3, [r2, #196]
 4225              	.LBE116:
 4226              	.LBE117:
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4227              		.loc 1 1572 9 discriminator 1 view .LVU984
 4228 003e 002B     		cmp	r3, #0
 4229 0040 FBD1     		bne	.L381
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4230              		.loc 1 1576 1 view .LVU985
 4231 0042 7047     		bx	lr
 4232              	.L387:
 4233              		.align	2
 4234              	.L386:
 4235 0044 00400050 		.word	1342193664
 4236 0048 00430050 		.word	1342194432
 4237              		.cfi_endproc
 4238              	.LFE255:
 4240              		.section	.text.XMC_SCU_CLOCK_DisableLowPowerOscillator,"ax",%progbits
 4241              		.align	1
 4242              		.p2align 2,,3
 4243              		.global	XMC_SCU_CLOCK_DisableLowPowerOscillator
 4244              		.syntax unified
 4245              		.thumb
 4246              		.thumb_func
 4247              		.fpu fpv4-sp-d16
 4249              	XMC_SCU_CLOCK_DisableLowPowerOscillator:
 4250              	.LFB256:
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4251              		.loc 1 1580 1 is_stmt 1 view -0
 4252              		.cfi_startproc
 4253              		@ args = 0, pretend = 0, frame = 0
 4254              		@ frame_needed = 0, uses_anonymous_args = 0
 4255              		@ link register save eliminated.
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4256              		.loc 1 1581 3 view .LVU987
 4257              		.loc 1 1581 21 is_stmt 0 view .LVU988
 4258 0000 054A     		ldr	r2, .L391
 4259              	.L389:
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4260              		.loc 1 1584 3 is_stmt 1 discriminator 1 view .LVU989
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4261              		.loc 1 1581 8 discriminator 1 view .LVU990
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4262              		.loc 1 1581 21 is_stmt 0 discriminator 1 view .LVU991
 4263 0002 D2F8C430 		ldr	r3, [r2, #196]
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4264              		.loc 1 1581 8 discriminator 1 view .LVU992
 4265 0006 1B06     		lsls	r3, r3, #24
 4266 0008 FBD4     		bmi	.L389
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 4267              		.loc 1 1585 3 is_stmt 1 view .LVU993
 4268              		.loc 1 1585 28 is_stmt 0 view .LVU994
 4269 000a 044A     		ldr	r2, .L391+4
 4270 000c D369     		ldr	r3, [r2, #28]
 4271 000e 43F03003 		orr	r3, r3, #48
 4272 0012 D361     		str	r3, [r2, #28]
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4273              		.loc 1 1586 1 view .LVU995
 4274 0014 7047     		bx	lr
 4275              	.L392:
 4276 0016 00BF     		.align	2
 4277              	.L391:
 4278 0018 00400050 		.word	1342193664
 4279 001c 00430050 		.word	1342194432
 4280              		.cfi_endproc
 4281              	.LFE256:
 4283              		.section	.text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 4284              		.align	1
 4285              		.p2align 2,,3
 4286              		.global	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
 4287              		.syntax unified
 4288              		.thumb
 4289              		.thumb_func
 4290              		.fpu fpv4-sp-d16
 4292              	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:
 4293              	.LFB257:
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4294              		.loc 1 1589 1 is_stmt 1 view -0
 4295              		.cfi_startproc
 4296              		@ args = 0, pretend = 0, frame = 0
 4297              		@ frame_needed = 0, uses_anonymous_args = 0
 4298              		@ link register save eliminated.
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4299              		.loc 1 1590 3 view .LVU997
 4300              		.loc 1 1590 21 is_stmt 0 view .LVU998
 4301 0000 054A     		ldr	r2, .L396
 4302              	.L394:
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4303              		.loc 1 1593 3 is_stmt 1 discriminator 1 view .LVU999
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4304              		.loc 1 1590 8 discriminator 1 view .LVU1000
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4305              		.loc 1 1590 21 is_stmt 0 discriminator 1 view .LVU1001
 4306 0002 D2F8C430 		ldr	r3, [r2, #196]
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4307              		.loc 1 1590 8 discriminator 1 view .LVU1002
 4308 0006 1B06     		lsls	r3, r3, #24
 4309 0008 FBD4     		bmi	.L394
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 4310              		.loc 1 1594 3 is_stmt 1 view .LVU1003
 4311              		.loc 1 1594 28 is_stmt 0 view .LVU1004
 4312 000a 044A     		ldr	r2, .L396+4
 4313 000c D369     		ldr	r3, [r2, #28]
 4314 000e 43F03103 		orr	r3, r3, #49
 4315 0012 D361     		str	r3, [r2, #28]
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4316              		.loc 1 1595 1 view .LVU1005
 4317 0014 7047     		bx	lr
 4318              	.L397:
 4319 0016 00BF     		.align	2
 4320              	.L396:
 4321 0018 00400050 		.word	1342193664
 4322 001c 00430050 		.word	1342194432
 4323              		.cfi_endproc
 4324              	.LFE257:
 4326              		.section	.text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 4327              		.align	1
 4328              		.p2align 2,,3
 4329              		.global	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
 4330              		.syntax unified
 4331              		.thumb
 4332              		.thumb_func
 4333              		.fpu fpv4-sp-d16
 4335              	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:
 4336              	.LFB258:
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4337              		.loc 1 1598 1 is_stmt 1 view -0
 4338              		.cfi_startproc
 4339              		@ args = 0, pretend = 0, frame = 0
 4340              		@ frame_needed = 0, uses_anonymous_args = 0
 4341              		@ link register save eliminated.
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4342              		.loc 1 1599 3 view .LVU1007
 4343              		.loc 1 1599 21 is_stmt 0 view .LVU1008
 4344 0000 064A     		ldr	r2, .L401
 4345              	.L399:
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4346              		.loc 1 1602 3 is_stmt 1 discriminator 1 view .LVU1009
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4347              		.loc 1 1599 8 discriminator 1 view .LVU1010
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4348              		.loc 1 1599 21 is_stmt 0 discriminator 1 view .LVU1011
 4349 0002 D2F8C430 		ldr	r3, [r2, #196]
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 4350              		.loc 1 1599 8 discriminator 1 view .LVU1012
 4351 0006 1B06     		lsls	r3, r3, #24
 4352 0008 FBD4     		bmi	.L399
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_
 4353              		.loc 1 1603 3 is_stmt 1 view .LVU1013
 4354              		.loc 1 1603 44 is_stmt 0 view .LVU1014
 4355 000a 054A     		ldr	r2, .L401+4
 4356 000c D369     		ldr	r3, [r2, #28]
 4357              		.loc 1 1603 56 view .LVU1015
 4358 000e 23F03103 		bic	r3, r3, #49
 4359              		.loc 1 1603 141 view .LVU1016
 4360 0012 43F02003 		orr	r3, r3, #32
 4361              		.loc 1 1603 28 view .LVU1017
 4362 0016 D361     		str	r3, [r2, #28]
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                              (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTR
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4363              		.loc 1 1605 1 view .LVU1018
 4364 0018 7047     		bx	lr
 4365              	.L402:
 4366 001a 00BF     		.align	2
 4367              	.L401:
 4368 001c 00400050 		.word	1342193664
 4369 0020 00430050 		.word	1342194432
 4370              		.cfi_endproc
 4371              	.LFE258:
 4373              		.section	.text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus,"ax",%progbits
 4374              		.align	1
 4375              		.p2align 2,,3
 4376              		.global	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
 4377              		.syntax unified
 4378              		.thumb
 4379              		.thumb_func
 4380              		.fpu fpv4-sp-d16
 4382              	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:
 4383              	.LFB259:
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4384              		.loc 1 1608 1 is_stmt 1 view -0
 4385              		.cfi_startproc
 4386              		@ args = 0, pretend = 0, frame = 0
 4387              		@ frame_needed = 0, uses_anonymous_args = 0
 4388              		@ link register save eliminated.
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 4389              		.loc 1 1609 3 view .LVU1020
 4390              		.loc 1 1609 24 is_stmt 0 view .LVU1021
 4391 0000 024B     		ldr	r3, .L404
 4392 0002 9869     		ldr	r0, [r3, #24]
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4393              		.loc 1 1610 1 view .LVU1022
 4394 0004 00F00100 		and	r0, r0, #1
 4395 0008 7047     		bx	lr
 4396              	.L405:
 4397 000a 00BF     		.align	2
 4398              	.L404:
 4399 000c 00430050 		.word	1342194432
 4400              		.cfi_endproc
 4401              	.LFE259:
 4403              		.section	.text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator,"ax",%progbits
 4404              		.align	1
 4405              		.p2align 2,,3
 4406              		.global	XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 4407              		.syntax unified
 4408              		.thumb
 4409              		.thumb_func
 4410              		.fpu fpv4-sp-d16
 4412              	XMC_SCU_CLOCK_EnableHighPerformanceOscillator:
 4413              	.LFB260:
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable High Precision High Speed oscillator */
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4414              		.loc 1 1614 1 is_stmt 1 view -0
 4415              		.cfi_startproc
 4416              		@ args = 0, pretend = 0, frame = 0
 4417              		@ frame_needed = 0, uses_anonymous_args = 0
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 4418              		.loc 1 1615 3 view .LVU1024
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 4419              		.loc 1 1614 1 is_stmt 0 view .LVU1025
 4420 0000 38B5     		push	{r3, r4, r5, lr}
 4421              	.LCFI11:
 4422              		.cfi_def_cfa_offset 16
 4423              		.cfi_offset 3, -16
 4424              		.cfi_offset 4, -12
 4425              		.cfi_offset 5, -8
 4426              		.cfi_offset 14, -4
 4427              		.loc 1 1615 20 view .LVU1026
 4428 0002 0C4D     		ldr	r5, .L408
 4429 0004 6B69     		ldr	r3, [r5, #20]
 4430 0006 23F48033 		bic	r3, r3, #65536
 4431 000a 6B61     		str	r3, [r5, #20]
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCH
 4432              		.loc 1 1617 3 is_stmt 1 view .LVU1027
 4433              		.loc 1 1617 43 is_stmt 0 view .LVU1028
 4434 000c 6C68     		ldr	r4, [r5, #4]
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4435              		.loc 1 1618 38 view .LVU1029
 4436 000e FFF7FEFF 		bl	OSCHP_GetFrequency
 4437              	.LVL184:
 4438              		.loc 1 1618 59 view .LVU1030
 4439 0012 094B     		ldr	r3, .L408+4
 4440 0014 A3FB0030 		umull	r3, r0, r3, r0
 4441 0018 030D     		lsrs	r3, r0, #20
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4442              		.loc 1 1617 55 view .LVU1031
 4443 001a 24F47022 		bic	r2, r4, #983040
 4444              		.loc 1 1618 70 view .LVU1032
 4445 001e 013B     		subs	r3, r3, #1
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4446              		.loc 1 1617 55 view .LVU1033
 4447 0020 22F03002 		bic	r2, r2, #48
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4448              		.loc 1 1617 24 view .LVU1034
 4449 0024 42EA0343 		orr	r3, r2, r3, lsl #16
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 4450              		.loc 1 1617 22 view .LVU1035
 4451 0028 6B60     		str	r3, [r5, #4]
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* restart OSC Watchdog */
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 4452              		.loc 1 1621 3 is_stmt 1 view .LVU1036
 4453              		.loc 1 1621 20 is_stmt 0 view .LVU1037
 4454 002a 6B69     		ldr	r3, [r5, #20]
 4455 002c 23F40033 		bic	r3, r3, #131072
 4456 0030 6B61     		str	r3, [r5, #20]
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4457              		.loc 1 1622 1 view .LVU1038
 4458 0032 38BD     		pop	{r3, r4, r5, pc}
 4459              	.L409:
 4460              		.align	2
 4461              	.L408:
 4462 0034 00470050 		.word	1342195456
 4463 0038 6BCA5F6B 		.word	1801439851
 4464              		.cfi_endproc
 4465              	.LFE260:
 4467              		.section	.text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable,"ax",%progbits
 4468              		.align	1
 4469              		.p2align 2,,3
 4470              		.global	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 4471              		.syntax unified
 4472              		.thumb
 4473              		.thumb_func
 4474              		.fpu fpv4-sp-d16
 4476              	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:
 4477              	.LFB261:
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4478              		.loc 1 1625 1 is_stmt 1 view -0
 4479              		.cfi_startproc
 4480              		@ args = 0, pretend = 0, frame = 0
 4481              		@ frame_needed = 0, uses_anonymous_args = 0
 4482              		@ link register save eliminated.
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 4483              		.loc 1 1626 3 view .LVU1040
 4484              		.loc 1 1626 19 is_stmt 0 view .LVU1041
 4485 0000 044B     		ldr	r3, .L411
 4486 0002 1869     		ldr	r0, [r3, #16]
 4487              		.loc 1 1626 29 view .LVU1042
 4488 0004 00F46070 		and	r0, r0, #896
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4489              		.loc 1 1627 1 view .LVU1043
 4490 0008 A0F56070 		sub	r0, r0, #896
 4491 000c B0FA80F0 		clz	r0, r0
 4492 0010 4009     		lsrs	r0, r0, #5
 4493 0012 7047     		bx	lr
 4494              	.L412:
 4495              		.align	2
 4496              	.L411:
 4497 0014 00470050 		.word	1342195456
 4498              		.cfi_endproc
 4499              	.LFE261:
 4501              		.section	.text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator,"ax",%progbits
 4502              		.align	1
 4503              		.p2align 2,,3
 4504              		.global	XMC_SCU_CLOCK_DisableHighPerformanceOscillator
 4505              		.syntax unified
 4506              		.thumb
 4507              		.thumb_func
 4508              		.fpu fpv4-sp-d16
 4510              	XMC_SCU_CLOCK_DisableHighPerformanceOscillator:
 4511              	.LFB262:
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable High Precision High Speed oscillator */
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4512              		.loc 1 1631 1 is_stmt 1 view -0
 4513              		.cfi_startproc
 4514              		@ args = 0, pretend = 0, frame = 0
 4515              		@ frame_needed = 0, uses_anonymous_args = 0
 4516              		@ link register save eliminated.
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 4517              		.loc 1 1632 3 view .LVU1045
 4518              		.loc 1 1632 22 is_stmt 0 view .LVU1046
 4519 0000 024A     		ldr	r2, .L414
 4520 0002 5368     		ldr	r3, [r2, #4]
 4521 0004 43F03003 		orr	r3, r3, #48
 4522 0008 5360     		str	r3, [r2, #4]
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4523              		.loc 1 1633 1 view .LVU1047
 4524 000a 7047     		bx	lr
 4525              	.L415:
 4526              		.align	2
 4527              	.L414:
 4528 000c 00470050 		.word	1342195456
 4529              		.cfi_endproc
 4530              	.LFE262:
 4532              		.section	.text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 4533              		.align	1
 4534              		.p2align 2,,3
 4535              		.global	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
 4536              		.syntax unified
 4537              		.thumb
 4538              		.thumb_func
 4539              		.fpu fpv4-sp-d16
 4541              	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:
 4542              	.LFB263:
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4543              		.loc 1 1636 1 is_stmt 1 view -0
 4544              		.cfi_startproc
 4545              		@ args = 0, pretend = 0, frame = 0
 4546              		@ frame_needed = 0, uses_anonymous_args = 0
 4547              		@ link register save eliminated.
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 4548              		.loc 1 1637 3 view .LVU1049
 4549              		.loc 1 1637 22 is_stmt 0 view .LVU1050
 4550 0000 024A     		ldr	r2, .L417
 4551 0002 5368     		ldr	r3, [r2, #4]
 4552 0004 43F00103 		orr	r3, r3, #1
 4553 0008 5360     		str	r3, [r2, #4]
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4554              		.loc 1 1638 1 view .LVU1051
 4555 000a 7047     		bx	lr
 4556              	.L418:
 4557              		.align	2
 4558              	.L417:
 4559 000c 00470050 		.word	1342195456
 4560              		.cfi_endproc
 4561              	.LFE263:
 4563              		.section	.text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 4564              		.align	1
 4565              		.p2align 2,,3
 4566              		.global	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
 4567              		.syntax unified
 4568              		.thumb
 4569              		.thumb_func
 4570              		.fpu fpv4-sp-d16
 4572              	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:
 4573              	.LFB264:
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4574              		.loc 1 1641 1 is_stmt 1 view -0
 4575              		.cfi_startproc
 4576              		@ args = 0, pretend = 0, frame = 0
 4577              		@ frame_needed = 0, uses_anonymous_args = 0
 4578              		@ link register save eliminated.
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 4579              		.loc 1 1642 3 view .LVU1053
 4580              		.loc 1 1642 22 is_stmt 0 view .LVU1054
 4581 0000 024A     		ldr	r2, .L420
 4582 0002 5368     		ldr	r3, [r2, #4]
 4583 0004 23F00103 		bic	r3, r3, #1
 4584 0008 5360     		str	r3, [r2, #4]
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4585              		.loc 1 1643 1 view .LVU1055
 4586 000a 7047     		bx	lr
 4587              	.L421:
 4588              		.align	2
 4589              	.L420:
 4590 000c 00470050 		.word	1342195456
 4591              		.cfi_endproc
 4592              	.LFE264:
 4594              		.section	.text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus,"ax",%progbits
 4595              		.align	1
 4596              		.p2align 2,,3
 4597              		.global	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
 4598              		.syntax unified
 4599              		.thumb
 4600              		.thumb_func
 4601              		.fpu fpv4-sp-d16
 4603              	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:
 4604              	.LFB265:
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4605              		.loc 1 1646 1 is_stmt 1 view -0
 4606              		.cfi_startproc
 4607              		@ args = 0, pretend = 0, frame = 0
 4608              		@ frame_needed = 0, uses_anonymous_args = 0
 4609              		@ link register save eliminated.
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 4610              		.loc 1 1647 3 view .LVU1057
 4611              		.loc 1 1647 18 is_stmt 0 view .LVU1058
 4612 0000 024B     		ldr	r3, .L423
 4613 0002 1868     		ldr	r0, [r3]
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4614              		.loc 1 1648 1 view .LVU1059
 4615 0004 00F00100 		and	r0, r0, #1
 4616 0008 7047     		bx	lr
 4617              	.L424:
 4618 000a 00BF     		.align	2
 4619              	.L423:
 4620 000c 00470050 		.word	1342195456
 4621              		.cfi_endproc
 4622              	.LFE265:
 4624              		.section	.text.XMC_SCU_CLOCK_EnableSystemPll,"ax",%progbits
 4625              		.align	1
 4626              		.p2align 2,,3
 4627              		.global	XMC_SCU_CLOCK_EnableSystemPll
 4628              		.syntax unified
 4629              		.thumb
 4630              		.thumb_func
 4631              		.fpu fpv4-sp-d16
 4633              	XMC_SCU_CLOCK_EnableSystemPll:
 4634              	.LFB266:
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable main PLL */
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableSystemPll(void)
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4635              		.loc 1 1652 1 is_stmt 1 view -0
 4636              		.cfi_startproc
 4637              		@ args = 0, pretend = 0, frame = 0
 4638              		@ frame_needed = 0, uses_anonymous_args = 0
 4639              		@ link register save eliminated.
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 4640              		.loc 1 1653 3 view .LVU1061
 4641              		.loc 1 1653 20 is_stmt 0 view .LVU1062
 4642 0000 034A     		ldr	r2, .L426
 4643 0002 5369     		ldr	r3, [r2, #20]
 4644 0004 23F48033 		bic	r3, r3, #65536
 4645 0008 23F00203 		bic	r3, r3, #2
 4646 000c 5361     		str	r3, [r2, #20]
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4647              		.loc 1 1654 1 view .LVU1063
 4648 000e 7047     		bx	lr
 4649              	.L427:
 4650              		.align	2
 4651              	.L426:
 4652 0010 00470050 		.word	1342195456
 4653              		.cfi_endproc
 4654              	.LFE266:
 4656              		.section	.text.XMC_SCU_CLOCK_DisableSystemPll,"ax",%progbits
 4657              		.align	1
 4658              		.p2align 2,,3
 4659              		.global	XMC_SCU_CLOCK_DisableSystemPll
 4660              		.syntax unified
 4661              		.thumb
 4662              		.thumb_func
 4663              		.fpu fpv4-sp-d16
 4665              	XMC_SCU_CLOCK_DisableSystemPll:
 4666              	.LFB267:
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable main PLL */
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableSystemPll(void)
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4667              		.loc 1 1658 1 is_stmt 1 view -0
 4668              		.cfi_startproc
 4669              		@ args = 0, pretend = 0, frame = 0
 4670              		@ frame_needed = 0, uses_anonymous_args = 0
 4671              		@ link register save eliminated.
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 4672              		.loc 1 1659 3 view .LVU1065
 4673              		.loc 1 1659 20 is_stmt 0 view .LVU1066
 4674 0000 034A     		ldr	r2, .L429
 4675 0002 5369     		ldr	r3, [r2, #20]
 4676 0004 43F48033 		orr	r3, r3, #65536
 4677 0008 43F00203 		orr	r3, r3, #2
 4678 000c 5361     		str	r3, [r2, #20]
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4679              		.loc 1 1660 1 view .LVU1067
 4680 000e 7047     		bx	lr
 4681              	.L430:
 4682              		.align	2
 4683              	.L429:
 4684 0010 00470050 		.word	1342195456
 4685              		.cfi_endproc
 4686              	.LFE267:
 4688              		.section	.text.XMC_SCU_CLOCK_StartSystemPll,"ax",%progbits
 4689              		.align	1
 4690              		.p2align 2,,3
 4691              		.global	XMC_SCU_CLOCK_StartSystemPll
 4692              		.syntax unified
 4693              		.thumb
 4694              		.thumb_func
 4695              		.fpu fpv4-sp-d16
 4697              	XMC_SCU_CLOCK_StartSystemPll:
 4698              	.LVL185:
 4699              	.LFB268:
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure main PLL */
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t pdiv,
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t ndiv,
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t kdiv)
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4700              		.loc 1 1668 1 is_stmt 1 view -0
 4701              		.cfi_startproc
 4702              		@ args = 4, pretend = 0, frame = 0
 4703              		@ frame_needed = 0, uses_anonymous_args = 0
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
 4704              		.loc 1 1670 3 view .LVU1069
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t kdiv_temp;
 4705              		.loc 1 1671 3 view .LVU1070
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 4706              		.loc 1 1673 3 view .LVU1071
 4707              	.LBB136:
 4708              	.LBI136:
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4709              		.loc 1 927 6 view .LVU1072
 4710              	.LBB137:
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4711              		.loc 1 930 3 view .LVU1073
 4712              	.LBE137:
 4713              	.LBE136:
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4714              		.loc 1 1668 1 is_stmt 0 view .LVU1074
 4715 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4716              	.LCFI12:
 4717              		.cfi_def_cfa_offset 24
 4718              		.cfi_offset 4, -24
 4719              		.cfi_offset 5, -20
 4720              		.cfi_offset 6, -16
 4721              		.cfi_offset 7, -12
 4722              		.cfi_offset 8, -8
 4723              		.cfi_offset 14, -4
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4724              		.loc 1 1668 1 view .LVU1075
 4725 0004 069E     		ldr	r6, [sp, #24]
 4726              	.LBB149:
 4727              	.LBB144:
 4728              	.LBB138:
 4729              	.LBB139:
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4730              		.loc 1 932 22 view .LVU1076
 4731 0006 624C     		ldr	r4, .L468
 4732              	.LBE139:
 4733              	.LBE138:
 4734              	.LBE144:
 4735              	.LBE149:
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4736              		.loc 1 1668 1 view .LVU1077
 4737 0008 9046     		mov	r8, r2
 4738 000a 1F46     		mov	r7, r3
 4739              	.LBB150:
 4740              	.LBB145:
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4741              		.loc 1 930 6 view .LVU1078
 4742 000c B8B9     		cbnz	r0, .L432
 4743              	.LBB142:
 4744              	.LBI138:
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4745              		.loc 1 927 6 is_stmt 1 view .LVU1079
 4746              	.LVL186:
 4747              	.LBB140:
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4748              		.loc 1 932 5 view .LVU1080
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4749              		.loc 1 932 22 is_stmt 0 view .LVU1081
 4750 000e E069     		ldr	r0, [r4, #28]
 4751              	.LVL187:
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4752              		.loc 1 932 22 view .LVU1082
 4753 0010 20F48070 		bic	r0, r0, #256
 4754 0014 20F00100 		bic	r0, r0, #1
 4755              	.LBE140:
 4756              	.LBE142:
 4757              	.LBE145:
 4758              	.LBE150:
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 4759              		.loc 1 1675 6 view .LVU1083
 4760 0018 0129     		cmp	r1, #1
 4761              	.LBB151:
 4762              	.LBB146:
 4763              	.LBB143:
 4764              	.LBB141:
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4765              		.loc 1 932 22 view .LVU1084
 4766 001a E061     		str	r0, [r4, #28]
 4767              	.LVL188:
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4768              		.loc 1 932 22 view .LVU1085
 4769              	.LBE141:
 4770              	.LBE143:
 4771              	.LBE146:
 4772              	.LBE151:
 4773              		.loc 1 1675 3 is_stmt 1 view .LVU1086
 4774              		.loc 1 1675 6 is_stmt 0 view .LVU1087
 4775 001c 7CD0     		beq	.L466
 4776              	.L434:
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Calculate initial step to be close to fOFI */
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     vco_frequency = ((vco_frequency * ndiv) / pdiv);
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* disconnect Oscillator from PLL */
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Setup divider settings for main PLL */
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* connect Oscillator to PLL */
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* restart PLL Lock detection */
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for PLL Lock */
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to normal mode */
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for normal mode */
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Ramp up PLL frequency in steps */
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 60UL) >> 22;
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 90UL) >> 22;
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 4777              		.loc 1 1738 5 is_stmt 1 view .LVU1088
 4778              		.loc 1 1738 43 is_stmt 0 view .LVU1089
 4779 001e 5C4A     		ldr	r2, .L468
 4780              	.LVL189:
 4781              		.loc 1 1738 43 view .LVU1090
 4782 0020 9369     		ldr	r3, [r2, #24]
 4783              	.LVL190:
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 4784              		.loc 1 1739 37 view .LVU1091
 4785 0022 013E     		subs	r6, r6, #1
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 4786              		.loc 1 1738 53 view .LVU1092
 4787 0024 23F07F03 		bic	r3, r3, #127
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 4788              		.loc 1 1738 24 view .LVU1093
 4789 0028 1E43     		orrs	r6, r6, r3
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 4790              		.loc 1 1738 22 view .LVU1094
 4791 002a 9661     		str	r6, [r2, #24]
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 4792              		.loc 1 1742 5 is_stmt 1 view .LVU1095
 4793              		.loc 1 1742 22 is_stmt 0 view .LVU1096
 4794 002c 5369     		ldr	r3, [r2, #20]
 4795 002e 43F00103 		orr	r3, r3, #1
 4796 0032 5361     		str	r3, [r2, #20]
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 4797              		.loc 1 1744 5 is_stmt 1 view .LVU1097
 4798              	.L444:
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for prescaler mode */
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4799              		.loc 1 1747 5 discriminator 1 view .LVU1098
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4800              		.loc 1 1744 11 discriminator 1 view .LVU1099
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4801              		.loc 1 1744 20 is_stmt 0 discriminator 1 view .LVU1100
 4802 0034 1369     		ldr	r3, [r2, #16]
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4803              		.loc 1 1744 11 discriminator 1 view .LVU1101
 4804 0036 DB07     		lsls	r3, r3, #31
 4805 0038 FCD5     		bpl	.L444
 4806              	.LVL191:
 4807              	.L431:
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4808              		.loc 1 1749 1 view .LVU1102
 4809 003a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 4810              	.LVL192:
 4811              	.L432:
 4812              	.LBB152:
 4813              	.LBB147:
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4814              		.loc 1 936 5 is_stmt 1 view .LVU1103
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4815              		.loc 1 936 22 is_stmt 0 view .LVU1104
 4816 003e E069     		ldr	r0, [r4, #28]
 4817              	.LVL193:
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4818              		.loc 1 936 22 view .LVU1105
 4819 0040 40F48070 		orr	r0, r0, #256
 4820 0044 40F00100 		orr	r0, r0, #1
 4821              	.LBE147:
 4822              	.LBE152:
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4823              		.loc 1 1675 6 view .LVU1106
 4824 0048 0129     		cmp	r1, #1
 4825              	.LBB153:
 4826              	.LBB148:
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4827              		.loc 1 936 22 view .LVU1107
 4828 004a E061     		str	r0, [r4, #28]
 4829              	.LVL194:
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4830              		.loc 1 936 22 view .LVU1108
 4831              	.LBE148:
 4832              	.LBE153:
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4833              		.loc 1 1675 3 is_stmt 1 view .LVU1109
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 4834              		.loc 1 1675 6 is_stmt 0 view .LVU1110
 4835 004c E7D1     		bne	.L434
 4836              	.LBB154:
 4837              	.LBB155:
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 4838              		.loc 1 1684 21 view .LVU1111
 4839 004e 4FF0C065 		mov	r5, #100663296
 4840              	.LVL195:
 4841              	.L435:
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 4842              		.loc 1 1686 5 is_stmt 1 view .LVU1112
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4843              		.loc 1 1690 22 is_stmt 0 view .LVU1113
 4844 0052 4F49     		ldr	r1, .L468
 4845 0054 4869     		ldr	r0, [r1, #20]
 4846 0056 40F00100 		orr	r0, r0, #1
 4847 005a 4861     		str	r0, [r1, #20]
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4848              		.loc 1 1693 22 view .LVU1114
 4849 005c 4869     		ldr	r0, [r1, #20]
 4850 005e 40F01000 		orr	r0, r0, #16
 4851 0062 4861     		str	r0, [r1, #20]
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4852              		.loc 1 1696 43 view .LVU1115
 4853 0064 8C69     		ldr	r4, [r1, #24]
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4854              		.loc 1 1696 53 view .LVU1116
 4855 0066 4B48     		ldr	r0, .L468+4
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4856              		.loc 1 1699 43 view .LVU1117
 4857 0068 08F1FF32 		add	r2, r8, #-1
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4858              		.loc 1 1696 53 view .LVU1118
 4859 006c 2040     		ands	r0, r0, r4
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4860              		.loc 1 1696 24 view .LVU1119
 4861 006e 40EA0260 		orr	r0, r0, r2, lsl #24
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4862              		.loc 1 1687 32 view .LVU1120
 4863 0072 494A     		ldr	r2, .L468+8
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 4864              		.loc 1 1697 72 view .LVU1121
 4865 0074 7B1E     		subs	r3, r7, #1
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4866              		.loc 1 1696 24 view .LVU1122
 4867 0076 40EA0323 		orr	r3, r0, r3, lsl #8
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 4868              		.loc 1 1686 37 view .LVU1123
 4869 007a 07FB05F5 		mul	r5, r7, r5
 4870              	.LVL196:
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 4871              		.loc 1 1686 19 view .LVU1124
 4872 007e B5FBF8F5 		udiv	r5, r5, r8
 4873              	.LVL197:
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4874              		.loc 1 1687 5 is_stmt 1 view .LVU1125
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4875              		.loc 1 1690 5 view .LVU1126
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4876              		.loc 1 1693 5 view .LVU1127
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4877              		.loc 1 1696 5 view .LVU1128
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4878              		.loc 1 1687 32 is_stmt 0 view .LVU1129
 4879 0082 A2FB0502 		umull	r0, r2, r2, r5
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4880              		.loc 1 1687 15 view .LVU1130
 4881 0086 920E     		lsrs	r2, r2, #26
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 4882              		.loc 1 1698 48 view .LVU1131
 4883 0088 013A     		subs	r2, r2, #1
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4884              		.loc 1 1696 24 view .LVU1132
 4885 008a 43EA0243 		orr	r3, r3, r2, lsl #16
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 4886              		.loc 1 1696 22 view .LVU1133
 4887 008e 8B61     		str	r3, [r1, #24]
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4888              		.loc 1 1702 5 is_stmt 1 view .LVU1134
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4889              		.loc 1 1702 22 is_stmt 0 view .LVU1135
 4890 0090 4B69     		ldr	r3, [r1, #20]
 4891 0092 43F04003 		orr	r3, r3, #64
 4892 0096 4B61     		str	r3, [r1, #20]
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4893              		.loc 1 1705 5 is_stmt 1 view .LVU1136
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4894              		.loc 1 1705 22 is_stmt 0 view .LVU1137
 4895 0098 4B69     		ldr	r3, [r1, #20]
 4896 009a 23F01003 		bic	r3, r3, #16
 4897 009e 4B61     		str	r3, [r1, #20]
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 4898              		.loc 1 1708 5 is_stmt 1 view .LVU1138
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 4899              		.loc 1 1708 22 is_stmt 0 view .LVU1139
 4900 00a0 4B69     		ldr	r3, [r1, #20]
 4901 00a2 43F48023 		orr	r3, r3, #262144
 4902 00a6 4B61     		str	r3, [r1, #20]
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4903              		.loc 1 1709 5 is_stmt 1 view .LVU1140
 4904              	.L436:
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4905              		.loc 1 1712 5 view .LVU1141
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4906              		.loc 1 1709 11 view .LVU1142
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4907              		.loc 1 1709 20 is_stmt 0 view .LVU1143
 4908 00a8 0B69     		ldr	r3, [r1, #16]
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4909              		.loc 1 1709 11 view .LVU1144
 4910 00aa 5A07     		lsls	r2, r3, #29
 4911 00ac FCD5     		bpl	.L436
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 4912              		.loc 1 1715 5 is_stmt 1 view .LVU1145
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 4913              		.loc 1 1715 22 is_stmt 0 view .LVU1146
 4914 00ae 4A69     		ldr	r2, [r1, #20]
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4915              		.loc 1 1716 20 view .LVU1147
 4916 00b0 374B     		ldr	r3, .L468
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 4917              		.loc 1 1715 22 view .LVU1148
 4918 00b2 22F00102 		bic	r2, r2, #1
 4919 00b6 4A61     		str	r2, [r1, #20]
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4920              		.loc 1 1716 5 is_stmt 1 view .LVU1149
 4921              	.L437:
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4922              		.loc 1 1719 5 view .LVU1150
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4923              		.loc 1 1716 11 view .LVU1151
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4924              		.loc 1 1716 20 is_stmt 0 view .LVU1152
 4925 00b8 1C69     		ldr	r4, [r3, #16]
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4926              		.loc 1 1716 11 view .LVU1153
 4927 00ba 14F00104 		ands	r4, r4, #1
 4928 00be FBD1     		bne	.L437
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4929              		.loc 1 1722 5 is_stmt 1 view .LVU1154
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4930              		.loc 1 1722 32 is_stmt 0 view .LVU1155
 4931 00c0 364A     		ldr	r2, .L468+12
 4932 00c2 A2FB0512 		umull	r1, r2, r2, r5
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4933              		.loc 1 1723 8 view .LVU1156
 4934 00c6 B6EBD26F 		cmp	r6, r2, lsr #27
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4935              		.loc 1 1722 15 view .LVU1157
 4936 00ca 4FEAD261 		lsr	r1, r2, #27
 4937              	.LVL198:
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4938              		.loc 1 1723 5 is_stmt 1 view .LVU1158
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4939              		.loc 1 1723 8 is_stmt 0 view .LVU1159
 4940 00ce 45D3     		bcc	.L464
 4941 00d0 334F     		ldr	r7, .L468+16
 4942              	.LVL199:
 4943              	.L438:
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4944              		.loc 1 1728 5 is_stmt 1 view .LVU1160
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4945              		.loc 1 1728 32 is_stmt 0 view .LVU1161
 4946 00d2 344B     		ldr	r3, .L468+20
 4947 00d4 6D08     		lsrs	r5, r5, #1
 4948              	.LVL200:
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4949              		.loc 1 1728 32 view .LVU1162
 4950 00d6 A3FB0535 		umull	r3, r5, r3, r5
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4951              		.loc 1 1729 8 view .LVU1163
 4952 00da B6EBD56F 		cmp	r6, r5, lsr #27
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 4953              		.loc 1 1728 15 view .LVU1164
 4954 00de 4FEAD563 		lsr	r3, r5, #27
 4955              	.LVL201:
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4956              		.loc 1 1729 5 is_stmt 1 view .LVU1165
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 4957              		.loc 1 1729 8 is_stmt 0 view .LVU1166
 4958 00e2 21D3     		bcc	.L467
 4959              	.LVL202:
 4960              	.L440:
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 4961              		.loc 1 1734 5 is_stmt 1 view .LVU1167
 4962              	.LBB156:
 4963              	.LBI156:
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to stop main PLL operation */
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopSystemPll(void)
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to step up/down the main PLL frequency */
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
 4964              		.loc 1 1758 6 view .LVU1168
 4965              	.LBB157:
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 4966              		.loc 1 1760 3 view .LVU1169
 4967              		.loc 1 1760 41 is_stmt 0 view .LVU1170
 4968 00e4 2A4A     		ldr	r2, .L468
 4969 00e6 9369     		ldr	r3, [r2, #24]
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 4970              		.loc 1 1761 29 view .LVU1171
 4971 00e8 013E     		subs	r6, r6, #1
 4972              	.LVL203:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 4973              		.loc 1 1760 51 view .LVU1172
 4974 00ea 23F4FE03 		bic	r3, r3, #8323072
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 4975              		.loc 1 1760 22 view .LVU1173
 4976 00ee 43EA0646 		orr	r6, r3, r6, lsl #16
 4977              	.LVL204:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 4978              		.loc 1 1760 20 view .LVU1174
 4979 00f2 9661     		str	r6, [r2, #24]
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(50U);
 4980              		.loc 1 1763 3 is_stmt 1 view .LVU1175
 4981              	.LVL205:
 4982              	.LBB158:
 4983              	.LBI158:
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4984              		.loc 1 208 6 view .LVU1176
 4985              	.LBB159:
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4986              		.loc 1 210 3 view .LVU1177
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 4987              		.loc 1 212 3 view .LVU1178
 4988 00f4 FFF7FEFF 		bl	SystemCoreClockUpdate
 4989              	.LVL206:
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4990              		.loc 1 213 3 view .LVU1179
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4991              		.loc 1 213 20 is_stmt 0 view .LVU1180
 4992 00f8 3B68     		ldr	r3, [r7]
 4993 00fa 2B49     		ldr	r1, .L468+24
 4994 00fc A1FB0313 		umull	r1, r3, r1, r3
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4995              		.loc 1 213 9 view .LVU1181
 4996 0100 3222     		movs	r2, #50
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4997              		.loc 1 213 20 view .LVU1182
 4998 0102 9B0C     		lsrs	r3, r3, #18
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 4999              		.loc 1 213 9 view .LVU1183
 5000 0104 02FB03F3 		mul	r3, r2, r3
 5001              	.LVL207:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5002              		.loc 1 215 3 is_stmt 1 view .LVU1184
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5003              		.loc 1 215 16 view .LVU1185
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5004              		.loc 1 215 3 is_stmt 0 view .LVU1186
 5005 0108 002B     		cmp	r3, #0
 5006 010a 96D0     		beq	.L431
 5007              	.LVL208:
 5008              	.L443:
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5009              		.loc 1 217 5 is_stmt 1 view .LVU1187
 5010              		.syntax unified
 5011              	@ 217 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c" 1
 5012 010c 00BF     		nop
 5013              	@ 0 "" 2
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5014              		.loc 1 215 27 view .LVU1188
 5015              		.thumb
 5016              		.syntax unified
 5017 010e 0134     		adds	r4, r4, #1
 5018              	.LVL209:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5019              		.loc 1 215 16 view .LVU1189
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5020              		.loc 1 215 3 is_stmt 0 view .LVU1190
 5021 0110 A342     		cmp	r3, r4
 5022 0112 FBD1     		bne	.L443
 5023              	.LBE159:
 5024              	.LBE158:
 5025              	.LBE157:
 5026              	.LBE156:
 5027              	.LBE155:
 5028              	.LBE154:
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5029              		.loc 1 1749 1 view .LVU1191
 5030 0114 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 5031              	.LVL210:
 5032              	.L466:
 5033              	.LBB171:
 5034              	.LBB170:
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 5035              		.loc 1 1680 7 is_stmt 1 view .LVU1192
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 5036              		.loc 1 1680 24 is_stmt 0 view .LVU1193
 5037 0118 FFF7FEFF 		bl	OSCHP_GetFrequency
 5038              	.LVL211:
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 5039              		.loc 1 1680 45 view .LVU1194
 5040 011c 224D     		ldr	r5, .L468+24
 5041 011e A5FB0035 		umull	r3, r5, r5, r0
 5042 0122 AD0C     		lsrs	r5, r5, #18
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 5043              		.loc 1 1680 21 view .LVU1195
 5044 0124 AD05     		lsls	r5, r5, #22
 5045              	.LVL212:
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 5046              		.loc 1 1680 21 view .LVU1196
 5047 0126 94E7     		b	.L435
 5048              	.LVL213:
 5049              	.L467:
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 5050              		.loc 1 1731 7 is_stmt 1 view .LVU1197
 5051              	.LBB160:
 5052              	.LBI160:
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5053              		.loc 1 1758 6 view .LVU1198
 5054              	.LBB161:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5055              		.loc 1 1760 3 view .LVU1199
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5056              		.loc 1 1760 41 is_stmt 0 view .LVU1200
 5057 0128 1949     		ldr	r1, .L468
 5058 012a 8A69     		ldr	r2, [r1, #24]
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5059              		.loc 1 1761 29 view .LVU1201
 5060 012c 013B     		subs	r3, r3, #1
 5061              	.LVL214:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5062              		.loc 1 1760 51 view .LVU1202
 5063 012e 22F4FE02 		bic	r2, r2, #8323072
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5064              		.loc 1 1760 22 view .LVU1203
 5065 0132 42EA0343 		orr	r3, r2, r3, lsl #16
 5066              	.LVL215:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5067              		.loc 1 1760 20 view .LVU1204
 5068 0136 8B61     		str	r3, [r1, #24]
 5069              		.loc 1 1763 3 is_stmt 1 view .LVU1205
 5070              	.LVL216:
 5071              	.LBB162:
 5072              	.LBI162:
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5073              		.loc 1 208 6 view .LVU1206
 5074              	.LBB163:
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5075              		.loc 1 210 3 view .LVU1207
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 5076              		.loc 1 212 3 view .LVU1208
 5077 0138 FFF7FEFF 		bl	SystemCoreClockUpdate
 5078              	.LVL217:
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5079              		.loc 1 213 3 view .LVU1209
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5080              		.loc 1 213 20 is_stmt 0 view .LVU1210
 5081 013c 3B68     		ldr	r3, [r7]
 5082 013e 1A4A     		ldr	r2, .L468+24
 5083 0140 A2FB0332 		umull	r3, r2, r2, r3
 5084 0144 920C     		lsrs	r2, r2, #18
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5085              		.loc 1 213 9 view .LVU1211
 5086 0146 3223     		movs	r3, #50
 5087 0148 03FB02F2 		mul	r2, r3, r2
 5088              	.LVL218:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5089              		.loc 1 215 3 is_stmt 1 view .LVU1212
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5090              		.loc 1 215 16 view .LVU1213
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5091              		.loc 1 215 3 is_stmt 0 view .LVU1214
 5092 014c 002A     		cmp	r2, #0
 5093 014e C9D0     		beq	.L440
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5094              		.loc 1 215 10 view .LVU1215
 5095 0150 0023     		movs	r3, #0
 5096              	.LVL219:
 5097              	.L441:
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5098              		.loc 1 217 5 is_stmt 1 view .LVU1216
 5099              		.syntax unified
 5100              	@ 217 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c" 1
 5101 0152 00BF     		nop
 5102              	@ 0 "" 2
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5103              		.loc 1 215 27 view .LVU1217
 5104              		.thumb
 5105              		.syntax unified
 5106 0154 0133     		adds	r3, r3, #1
 5107              	.LVL220:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5108              		.loc 1 215 16 view .LVU1218
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5109              		.loc 1 215 3 is_stmt 0 view .LVU1219
 5110 0156 9A42     		cmp	r2, r3
 5111 0158 FBD1     		bne	.L441
 5112 015a C3E7     		b	.L440
 5113              	.LVL221:
 5114              	.L464:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5115              		.loc 1 215 3 view .LVU1220
 5116              	.LBE163:
 5117              	.LBE162:
 5118              	.LBE161:
 5119              	.LBE160:
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 5120              		.loc 1 1725 7 is_stmt 1 view .LVU1221
 5121              	.LBB164:
 5122              	.LBI164:
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5123              		.loc 1 1758 6 view .LVU1222
 5124              	.LBB165:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5125              		.loc 1 1760 3 view .LVU1223
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5126              		.loc 1 1760 41 is_stmt 0 view .LVU1224
 5127 015c 9A69     		ldr	r2, [r3, #24]
 5128              	.LBB166:
 5129              	.LBB167:
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5130              		.loc 1 213 20 view .LVU1225
 5131 015e 104F     		ldr	r7, .L468+16
 5132              	.LVL222:
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5133              		.loc 1 213 20 view .LVU1226
 5134              	.LBE167:
 5135              	.LBE166:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5136              		.loc 1 1760 51 view .LVU1227
 5137 0160 22F4FE02 		bic	r2, r2, #8323072
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5138              		.loc 1 1761 29 view .LVU1228
 5139 0164 0139     		subs	r1, r1, #1
 5140              	.LVL223:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5141              		.loc 1 1760 22 view .LVU1229
 5142 0166 42EA0141 		orr	r1, r2, r1, lsl #16
 5143              	.LVL224:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5144              		.loc 1 1760 20 view .LVU1230
 5145 016a 9961     		str	r1, [r3, #24]
 5146              		.loc 1 1763 3 is_stmt 1 view .LVU1231
 5147              	.LVL225:
 5148              	.LBB169:
 5149              	.LBI166:
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5150              		.loc 1 208 6 view .LVU1232
 5151              	.LBB168:
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5152              		.loc 1 210 3 view .LVU1233
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 5153              		.loc 1 212 3 view .LVU1234
 5154 016c FFF7FEFF 		bl	SystemCoreClockUpdate
 5155              	.LVL226:
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5156              		.loc 1 213 3 view .LVU1235
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5157              		.loc 1 213 20 is_stmt 0 view .LVU1236
 5158 0170 3B68     		ldr	r3, [r7]
 5159 0172 0D4A     		ldr	r2, .L468+24
 5160 0174 A2FB0332 		umull	r3, r2, r2, r3
 5161 0178 920C     		lsrs	r2, r2, #18
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5162              		.loc 1 213 9 view .LVU1237
 5163 017a 3223     		movs	r3, #50
 5164 017c 03FB02F2 		mul	r2, r3, r2
 5165              	.LVL227:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5166              		.loc 1 215 3 is_stmt 1 view .LVU1238
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5167              		.loc 1 215 16 view .LVU1239
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5168              		.loc 1 215 3 is_stmt 0 view .LVU1240
 5169 0180 002A     		cmp	r2, #0
 5170 0182 A6D0     		beq	.L438
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5171              		.loc 1 215 10 view .LVU1241
 5172 0184 2346     		mov	r3, r4
 5173              	.LVL228:
 5174              	.L439:
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5175              		.loc 1 217 5 is_stmt 1 view .LVU1242
 5176              		.syntax unified
 5177              	@ 217 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c" 1
 5178 0186 00BF     		nop
 5179              	@ 0 "" 2
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5180              		.loc 1 215 27 view .LVU1243
 5181              		.thumb
 5182              		.syntax unified
 5183 0188 0133     		adds	r3, r3, #1
 5184              	.LVL229:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5185              		.loc 1 215 16 view .LVU1244
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5186              		.loc 1 215 3 is_stmt 0 view .LVU1245
 5187 018a 9A42     		cmp	r2, r3
 5188 018c FBD1     		bne	.L439
 5189 018e A0E7     		b	.L438
 5190              	.L469:
 5191              		.align	2
 5192              	.L468:
 5193 0190 00470050 		.word	1342195456
 5194 0194 FF8080F0 		.word	-260013825
 5195 0198 ABAAAAAA 		.word	-1431655765
 5196 019c 89888888 		.word	-2004318071
 5197 01a0 00000000 		.word	SystemCoreClock
 5198 01a4 B7600BB6 		.word	-1240768329
 5199 01a8 83DE1B43 		.word	1125899907
 5200              	.LBE168:
 5201              	.LBE169:
 5202              	.LBE165:
 5203              	.LBE164:
 5204              	.LBE170:
 5205              	.LBE171:
 5206              		.cfi_endproc
 5207              	.LFE268:
 5209              		.section	.text.XMC_SCU_CLOCK_Init,"ax",%progbits
 5210              		.align	1
 5211              		.p2align 2,,3
 5212              		.global	XMC_SCU_CLOCK_Init
 5213              		.syntax unified
 5214              		.thumb
 5215              		.thumb_func
 5216              		.fpu fpv4-sp-d16
 5218              	XMC_SCU_CLOCK_Init:
 5219              	.LVL230:
 5220              	.LFB184:
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 5221              		.loc 1 500 1 is_stmt 1 view -0
 5222              		.cfi_startproc
 5223              		@ args = 0, pretend = 0, frame = 0
 5224              		@ frame_needed = 0, uses_anonymous_args = 0
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 5225              		.loc 1 501 3 view .LVU1247
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 5226              		.loc 1 501 43 view .LVU1248
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 5227              		.loc 1 502 3 view .LVU1249
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 5228              		.loc 1 502 43 view .LVU1250
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 5229              		.loc 1 503 3 view .LVU1251
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 5230              		.loc 1 503 43 view .LVU1252
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 5231              		.loc 1 504 3 view .LVU1253
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 5232              		.loc 1 504 50 view .LVU1254
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 5233              		.loc 1 505 3 view .LVU1255
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.n_div != 0) &&
 5234              		.loc 1 507 87 view .LVU1256
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 5235              		.loc 1 508 3 view .LVU1257
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", (config->syspll_config.k_div != 0) &&
 5236              		.loc 1 510 87 view .LVU1258
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 5237              		.loc 1 511 3 view .LVU1259
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL) ||
 5238              		.loc 1 513 88 view .LVU1260
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_OFI)) &&
 5239              		.loc 1 514 3 view .LVU1261
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_oscu
 5240              		.loc 1 517 88 view .LVU1262
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
 5241              		.loc 1 518 3 view .LVU1263
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
 5242              		.loc 1 519 76 view .LVU1264
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_
 5243              		.loc 1 520 3 view .LVU1265
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5244              		.loc 1 521 120 view .LVU1266
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5245              		.loc 1 523 3 view .LVU1267
 5246              	.LBB198:
 5247              	.LBI198:
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5248              		.loc 1 899 6 view .LVU1268
 5249              	.LBB199:
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 5250              		.loc 1 901 3 view .LVU1269
 5251              	.LBE199:
 5252              	.LBE198:
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 5253              		.loc 1 500 1 is_stmt 0 view .LVU1270
 5254 0000 70B5     		push	{r4, r5, r6, lr}
 5255              	.LCFI13:
 5256              		.cfi_def_cfa_offset 16
 5257              		.cfi_offset 4, -16
 5258              		.cfi_offset 5, -12
 5259              		.cfi_offset 6, -8
 5260              		.cfi_offset 14, -4
 5261              	.LBB202:
 5262              	.LBB200:
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 5263              		.loc 1 901 31 view .LVU1271
 5264 0002 444A     		ldr	r2, .L493
 5265 0004 D368     		ldr	r3, [r2, #12]
 5266              	.LBE200:
 5267              	.LBE202:
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 5268              		.loc 1 500 1 view .LVU1272
 5269 0006 0446     		mov	r4, r0
 5270              	.LBB203:
 5271              	.LBB201:
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 5272              		.loc 1 901 42 view .LVU1273
 5273 0008 23F48033 		bic	r3, r3, #65536
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 5274              		.loc 1 901 21 view .LVU1274
 5275 000c D360     		str	r3, [r2, #12]
 5276              	.LVL231:
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 5277              		.loc 1 901 21 view .LVU1275
 5278              	.LBE201:
 5279              	.LBE203:
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5280              		.loc 1 525 3 is_stmt 1 view .LVU1276
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 5281              		.loc 1 500 1 is_stmt 0 view .LVU1277
 5282 000e 82B0     		sub	sp, sp, #8
 5283              	.LCFI14:
 5284              		.cfi_def_cfa_offset 24
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5285              		.loc 1 525 3 view .LVU1278
 5286 0010 FFF7FEFF 		bl	XMC_SCU_HIB_EnableHibernateDomain
 5287              	.LVL232:
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5288              		.loc 1 527 3 is_stmt 1 view .LVU1279
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5289              		.loc 1 527 6 is_stmt 0 view .LVU1280
 5290 0014 E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 5291 0016 002B     		cmp	r3, #0
 5292 0018 75D1     		bne	.L491
 5293              	.L471:
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 5294              		.loc 1 533 3 is_stmt 1 view .LVU1281
 5295 001a 607A     		ldrb	r0, [r4, #9]	@ zero_extendqisi2
 5296              	.LVL233:
 5297              	.LBB204:
 5298              	.LBI204:
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5299              		.loc 1 953 6 view .LVU1282
 5300              	.LBB205:
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5301              		.loc 1 955 3 view .LVU1283
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5302              		.loc 1 955 21 is_stmt 0 view .LVU1284
 5303 001c 3E4A     		ldr	r2, .L493+4
 5304              	.L473:
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 5305              		.loc 1 958 3 is_stmt 1 view .LVU1285
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5306              		.loc 1 955 8 view .LVU1286
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5307              		.loc 1 955 21 is_stmt 0 view .LVU1287
 5308 001e D2F8C430 		ldr	r3, [r2, #196]
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5309              		.loc 1 955 8 view .LVU1288
 5310 0022 1B07     		lsls	r3, r3, #28
 5311 0024 FBD4     		bmi	.L473
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 5312              		.loc 1 959 3 is_stmt 1 view .LVU1289
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 5313              		.loc 1 959 39 is_stmt 0 view .LVU1290
 5314 0026 3D49     		ldr	r1, .L493+8
 5315              	.LBE205:
 5316              	.LBE204:
 5317              	.LBB207:
 5318              	.LBB208:
 5319              		.loc 3 545 21 view .LVU1291
 5320 0028 3B4A     		ldr	r2, .L493+4
 5321              	.LBE208:
 5322              	.LBE207:
 5323              	.LBB210:
 5324              	.LBB206:
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 5325              		.loc 1 959 39 view .LVU1292
 5326 002a CB68     		ldr	r3, [r1, #12]
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 5327              		.loc 1 959 46 view .LVU1293
 5328 002c 23F08003 		bic	r3, r3, #128
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 5329              		.loc 1 959 94 view .LVU1294
 5330 0030 0343     		orrs	r3, r3, r0
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 5331              		.loc 1 959 23 view .LVU1295
 5332 0032 CB60     		str	r3, [r1, #12]
 5333              	.LVL234:
 5334              	.L474:
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 5335              		.loc 1 959 23 view .LVU1296
 5336              	.LBE206:
 5337              	.LBE210:
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5338              		.loc 1 537 3 is_stmt 1 discriminator 1 view .LVU1297
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5339              		.loc 1 534 9 discriminator 1 view .LVU1298
 5340              	.LBB211:
 5341              	.LBI207:
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 5342              		.loc 3 543 26 discriminator 1 view .LVU1299
 5343              	.LBB209:
 5344              		.loc 3 545 3 discriminator 1 view .LVU1300
 5345              		.loc 3 545 21 is_stmt 0 discriminator 1 view .LVU1301
 5346 0034 D2F8C430 		ldr	r3, [r2, #196]
 5347              	.LBE209:
 5348              	.LBE211:
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5349              		.loc 1 534 9 discriminator 1 view .LVU1302
 5350 0038 002B     		cmp	r3, #0
 5351 003a FBD1     		bne	.L474
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5352              		.loc 1 539 3 is_stmt 1 view .LVU1303
 5353 003c 207A     		ldrb	r0, [r4, #8]	@ zero_extendqisi2
 5354 003e FFF7FEFF 		bl	XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 5355              	.LVL235:
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 5356              		.loc 1 541 3 view .LVU1304
 5357              	.LBB212:
 5358              	.LBI212:
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5359              		.loc 1 964 6 view .LVU1305
 5360              	.LBB213:
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );
 5361              		.loc 1 966 3 view .LVU1306
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5362              		.loc 1 967 65 view .LVU1307
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 5363              		.loc 1 969 3 view .LVU1308
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 5364              		.loc 1 969 31 is_stmt 0 view .LVU1309
 5365 0042 344B     		ldr	r3, .L493
 5366              	.LBE213:
 5367              	.LBE212:
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 5368              		.loc 1 541 3 view .LVU1310
 5369 0044 227C     		ldrb	r2, [r4, #16]	@ zero_extendqisi2
 5370              	.LVL236:
 5371              	.LBB216:
 5372              	.LBB214:
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 5373              		.loc 1 969 31 view .LVU1311
 5374 0046 D968     		ldr	r1, [r3, #12]
 5375              	.LBE214:
 5376              	.LBE216:
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5377              		.loc 1 546 6 view .LVU1312
 5378 0048 A079     		ldrb	r0, [r4, #6]	@ zero_extendqisi2
 5379              	.LBB217:
 5380              	.LBB215:
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 5381              		.loc 1 969 42 view .LVU1313
 5382 004a 21F0FF01 		bic	r1, r1, #255
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5383              		.loc 1 970 24 view .LVU1314
 5384 004e 013A     		subs	r2, r2, #1
 5385              	.LVL237:
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 5386              		.loc 1 969 86 view .LVU1315
 5387 0050 0A43     		orrs	r2, r2, r1
 5388              	.LVL238:
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 5389              		.loc 1 969 21 view .LVU1316
 5390 0052 DA60     		str	r2, [r3, #12]
 5391              	.LVL239:
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 5392              		.loc 1 969 21 view .LVU1317
 5393              	.LBE215:
 5394              	.LBE217:
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 5395              		.loc 1 542 3 is_stmt 1 view .LVU1318
 5396              	.LBB218:
 5397              	.LBI218:
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5398              		.loc 1 983 6 view .LVU1319
 5399              	.LBB219:
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5400              		.loc 1 985 3 view .LVU1320
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5401              		.loc 1 985 94 view .LVU1321
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 5402              		.loc 1 987 3 view .LVU1322
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 5403              		.loc 1 987 31 is_stmt 0 view .LVU1323
 5404 0054 1969     		ldr	r1, [r3, #16]
 5405              	.LBE219:
 5406              	.LBE218:
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 5407              		.loc 1 542 3 view .LVU1324
 5408 0056 627C     		ldrb	r2, [r4, #17]	@ zero_extendqisi2
 5409              	.LVL240:
 5410              	.LBB221:
 5411              	.LBB220:
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 5412              		.loc 1 987 42 view .LVU1325
 5413 0058 21F00101 		bic	r1, r1, #1
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5414              		.loc 1 988 23 view .LVU1326
 5415 005c 013A     		subs	r2, r2, #1
 5416              	.LVL241:
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 5417              		.loc 1 987 86 view .LVU1327
 5418 005e 0A43     		orrs	r2, r2, r1
 5419              	.LVL242:
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 5420              		.loc 1 987 21 view .LVU1328
 5421 0060 1A61     		str	r2, [r3, #16]
 5422              	.LVL243:
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 5423              		.loc 1 987 21 view .LVU1329
 5424              	.LBE220:
 5425              	.LBE221:
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 5426              		.loc 1 543 3 is_stmt 1 view .LVU1330
 5427              	.LBB222:
 5428              	.LBI222:
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5429              		.loc 1 974 6 view .LVU1331
 5430              	.LBB223:
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5431              		.loc 1 976 3 view .LVU1332
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5432              		.loc 1 976 97 view .LVU1333
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 5433              		.loc 1 978 3 view .LVU1334
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 5434              		.loc 1 978 31 is_stmt 0 view .LVU1335
 5435 0062 196A     		ldr	r1, [r3, #32]
 5436              	.LBE223:
 5437              	.LBE222:
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 5438              		.loc 1 543 3 view .LVU1336
 5439 0064 A27C     		ldrb	r2, [r4, #18]	@ zero_extendqisi2
 5440              	.LVL244:
 5441              	.LBB225:
 5442              	.LBB224:
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 5443              		.loc 1 978 42 view .LVU1337
 5444 0066 21F00101 		bic	r1, r1, #1
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5445              		.loc 1 979 23 view .LVU1338
 5446 006a 013A     		subs	r2, r2, #1
 5447              	.LVL245:
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 5448              		.loc 1 978 86 view .LVU1339
 5449 006c 0A43     		orrs	r2, r2, r1
 5450              	.LVL246:
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 5451              		.loc 1 978 21 view .LVU1340
 5452 006e 1A62     		str	r2, [r3, #32]
 5453              	.LVL247:
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 5454              		.loc 1 978 21 view .LVU1341
 5455              	.LBE224:
 5456              	.LBE225:
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5457              		.loc 1 544 3 is_stmt 1 view .LVU1342
 5458              	.LBB226:
 5459              	.LBI226:
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5460              		.loc 1 992 6 view .LVU1343
 5461              	.LBB227:
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5462              		.loc 1 994 3 view .LVU1344
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5463              		.loc 1 994 101 view .LVU1345
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 5464              		.loc 1 996 3 view .LVU1346
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 5465              		.loc 1 996 30 is_stmt 0 view .LVU1347
 5466 0070 5969     		ldr	r1, [r3, #20]
 5467              	.LBE227:
 5468              	.LBE226:
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5469              		.loc 1 544 3 view .LVU1348
 5470 0072 E27C     		ldrb	r2, [r4, #19]	@ zero_extendqisi2
 5471              	.LVL248:
 5472              	.LBB229:
 5473              	.LBB228:
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 5474              		.loc 1 996 40 view .LVU1349
 5475 0074 21F00101 		bic	r1, r1, #1
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5476              		.loc 1 997 23 view .LVU1350
 5477 0078 013A     		subs	r2, r2, #1
 5478              	.LVL249:
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 5479              		.loc 1 996 82 view .LVU1351
 5480 007a 0A43     		orrs	r2, r2, r1
 5481              	.LVL250:
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 5482              		.loc 1 996 20 view .LVU1352
 5483 007c 5A61     		str	r2, [r3, #20]
 5484              	.LVL251:
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 5485              		.loc 1 996 20 view .LVU1353
 5486              	.LBE228:
 5487              	.LBE229:
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5488              		.loc 1 546 3 is_stmt 1 view .LVU1354
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5489              		.loc 1 546 6 is_stmt 0 view .LVU1355
 5490 007e 18BB     		cbnz	r0, .L492
 5491              	.L475:
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5492              		.loc 1 552 3 is_stmt 1 view .LVU1356
 5493              	.LBB230:
 5494              	.LBB231:
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5495              		.loc 1 1659 20 is_stmt 0 view .LVU1357
 5496 0080 274A     		ldr	r2, .L493+12
 5497              	.LBE231:
 5498              	.LBE230:
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5499              		.loc 1 552 28 view .LVU1358
 5500 0082 E178     		ldrb	r1, [r4, #3]	@ zero_extendqisi2
 5501              	.LBB234:
 5502              	.LBB232:
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5503              		.loc 1 1659 20 view .LVU1359
 5504 0084 5369     		ldr	r3, [r2, #20]
 5505              	.LBE232:
 5506              	.LBE234:
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5507              		.loc 1 552 6 view .LVU1360
 5508 0086 91B9     		cbnz	r1, .L477
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5509              		.loc 1 554 5 is_stmt 1 view .LVU1361
 5510              	.LBB235:
 5511              	.LBI230:
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5512              		.loc 1 1657 6 view .LVU1362
 5513              	.LBB233:
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5514              		.loc 1 1659 3 view .LVU1363
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5515              		.loc 1 1659 20 is_stmt 0 view .LVU1364
 5516 0088 43F48033 		orr	r3, r3, #65536
 5517 008c 43F00203 		orr	r3, r3, #2
 5518 0090 5361     		str	r3, [r2, #20]
 5519              	.L478:
 5520              	.LBE233:
 5521              	.LBE235:
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5522              		.loc 1 568 3 is_stmt 1 view .LVU1365
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5523              		.loc 1 568 6 is_stmt 0 view .LVU1366
 5524 0092 E368     		ldr	r3, [r4, #12]
 5525 0094 B3F5803F 		cmp	r3, #65536
 5526 0098 04D1     		bne	.L479
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5527              		.loc 1 570 5 is_stmt 1 view .LVU1367
 5528              	.LVL252:
 5529              	.LBB236:
 5530              	.LBI236:
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5531              		.loc 1 899 6 view .LVU1368
 5532              	.LBB237:
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 5533              		.loc 1 901 3 view .LVU1369
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 5534              		.loc 1 901 31 is_stmt 0 view .LVU1370
 5535 009a 1E4A     		ldr	r2, .L493
 5536 009c D368     		ldr	r3, [r2, #12]
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 5537              		.loc 1 901 86 view .LVU1371
 5538 009e 43F48033 		orr	r3, r3, #65536
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 5539              		.loc 1 901 21 view .LVU1372
 5540 00a2 D360     		str	r3, [r2, #12]
 5541              	.LVL253:
 5542              	.L479:
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 5543              		.loc 1 901 21 view .LVU1373
 5544              	.LBE237:
 5545              	.LBE236:
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5546              		.loc 1 572 3 is_stmt 1 view .LVU1374
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5547              		.loc 1 573 1 is_stmt 0 view .LVU1375
 5548 00a4 02B0     		add	sp, sp, #8
 5549              	.LCFI15:
 5550              		.cfi_remember_state
 5551              		.cfi_def_cfa_offset 16
 5552              		@ sp needed
 5553 00a6 BDE87040 		pop	{r4, r5, r6, lr}
 5554              	.LCFI16:
 5555              		.cfi_restore 14
 5556              		.cfi_restore 6
 5557              		.cfi_restore 5
 5558              		.cfi_restore 4
 5559              		.cfi_def_cfa_offset 0
 5560              	.LVL254:
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5561              		.loc 1 572 3 view .LVU1376
 5562 00aa FFF7FEBF 		b	SystemCoreClockUpdate
 5563              	.LVL255:
 5564              	.L477:
 5565              	.LCFI17:
 5566              		.cfi_restore_state
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 5567              		.loc 1 559 5 is_stmt 1 view .LVU1377
 5568              	.LBB238:
 5569              	.LBI238:
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5570              		.loc 1 1651 6 view .LVU1378
 5571              	.LBB239:
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5572              		.loc 1 1653 3 view .LVU1379
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5573              		.loc 1 1653 20 is_stmt 0 view .LVU1380
 5574 00ae 23F48033 		bic	r3, r3, #65536
 5575 00b2 23F00203 		bic	r3, r3, #2
 5576 00b6 5361     		str	r3, [r2, #20]
 5577              	.LBE239:
 5578              	.LBE238:
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 5579              		.loc 1 560 5 is_stmt 1 view .LVU1381
 5580 00b8 A078     		ldrb	r0, [r4, #2]	@ zero_extendqisi2
 5581 00ba 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 5582 00bc 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
 5583 00be 0090     		str	r0, [sp]
 5584 00c0 A088     		ldrh	r0, [r4, #4]
 5585 00c2 FFF7FEFF 		bl	XMC_SCU_CLOCK_StartSystemPll
 5586              	.LVL256:
 5587 00c6 E4E7     		b	.L478
 5588              	.L492:
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 5589              		.loc 1 548 5 view .LVU1382
 5590              	.LBB240:
 5591              	.LBI240:
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5592              		.loc 1 1613 6 view .LVU1383
 5593              	.LBB241:
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5594              		.loc 1 1615 3 view .LVU1384
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5595              		.loc 1 1615 20 is_stmt 0 view .LVU1385
 5596 00c8 154D     		ldr	r5, .L493+12
 5597 00ca 6B69     		ldr	r3, [r5, #20]
 5598 00cc 23F48033 		bic	r3, r3, #65536
 5599 00d0 6B61     		str	r3, [r5, #20]
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 5600              		.loc 1 1617 3 is_stmt 1 view .LVU1386
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 5601              		.loc 1 1617 43 is_stmt 0 view .LVU1387
 5602 00d2 6E68     		ldr	r6, [r5, #4]
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5603              		.loc 1 1618 38 view .LVU1388
 5604 00d4 FFF7FEFF 		bl	OSCHP_GetFrequency
 5605              	.LVL257:
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5606              		.loc 1 1618 59 view .LVU1389
 5607 00d8 124B     		ldr	r3, .L493+16
 5608 00da A3FB0023 		umull	r2, r3, r3, r0
 5609 00de 1B0D     		lsrs	r3, r3, #20
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 5610              		.loc 1 1617 55 view .LVU1390
 5611 00e0 26F47022 		bic	r2, r6, #983040
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5612              		.loc 1 1618 70 view .LVU1391
 5613 00e4 013B     		subs	r3, r3, #1
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 5614              		.loc 1 1617 55 view .LVU1392
 5615 00e6 22F03002 		bic	r2, r2, #48
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 5616              		.loc 1 1617 24 view .LVU1393
 5617 00ea 42EA0343 		orr	r3, r2, r3, lsl #16
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 5618              		.loc 1 1617 22 view .LVU1394
 5619 00ee 6B60     		str	r3, [r5, #4]
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5620              		.loc 1 1621 3 is_stmt 1 view .LVU1395
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5621              		.loc 1 1621 20 is_stmt 0 view .LVU1396
 5622 00f0 6B69     		ldr	r3, [r5, #20]
 5623 00f2 23F40033 		bic	r3, r3, #131072
 5624 00f6 6B61     		str	r3, [r5, #20]
 5625              	.L476:
 5626              	.LBE241:
 5627              	.LBE240:
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5628              		.loc 1 549 70 is_stmt 1 discriminator 1 view .LVU1397
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5629              		.loc 1 549 10 discriminator 1 view .LVU1398
 5630              	.LBB242:
 5631              	.LBI242:
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5632              		.loc 1 1624 6 discriminator 1 view .LVU1399
 5633              	.LBB243:
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5634              		.loc 1 1626 3 discriminator 1 view .LVU1400
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5635              		.loc 1 1626 19 is_stmt 0 discriminator 1 view .LVU1401
 5636 00f8 2B69     		ldr	r3, [r5, #16]
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5637              		.loc 1 1626 29 discriminator 1 view .LVU1402
 5638 00fa 03F46073 		and	r3, r3, #896
 5639              	.LBE243:
 5640              	.LBE242:
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5641              		.loc 1 549 10 discriminator 1 view .LVU1403
 5642 00fe B3F5607F 		cmp	r3, #896
 5643 0102 F9D1     		bne	.L476
 5644 0104 BCE7     		b	.L475
 5645              	.L491:
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 5646              		.loc 1 529 5 is_stmt 1 view .LVU1404
 5647 0106 FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableLowPowerOscillator
 5648              	.LVL258:
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5649              		.loc 1 530 5 view .LVU1405
 5650              	.LBB244:
 5651              	.LBB245:
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5652              		.loc 1 1545 25 is_stmt 0 view .LVU1406
 5653 010a 044A     		ldr	r2, .L493+8
 5654              	.L472:
 5655              	.LBE245:
 5656              	.LBE244:
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5657              		.loc 1 530 64 is_stmt 1 discriminator 1 view .LVU1407
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5658              		.loc 1 530 11 discriminator 1 view .LVU1408
 5659              	.LBB247:
 5660              	.LBI244:
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5661              		.loc 1 1543 6 discriminator 1 view .LVU1409
 5662              	.LBB246:
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5663              		.loc 1 1545 3 discriminator 1 view .LVU1410
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5664              		.loc 1 1545 25 is_stmt 0 discriminator 1 view .LVU1411
 5665 010c 1368     		ldr	r3, [r2]
 5666              	.LBE246:
 5667              	.LBE247:
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5668              		.loc 1 530 11 discriminator 1 view .LVU1412
 5669 010e 1907     		lsls	r1, r3, #28
 5670 0110 FCD4     		bmi	.L472
 5671 0112 82E7     		b	.L471
 5672              	.L494:
 5673              		.align	2
 5674              	.L493:
 5675 0114 00460050 		.word	1342195200
 5676 0118 00400050 		.word	1342193664
 5677 011c 00430050 		.word	1342194432
 5678 0120 00470050 		.word	1342195456
 5679 0124 6BCA5F6B 		.word	1801439851
 5680              		.cfi_endproc
 5681              	.LFE184:
 5683              		.section	.text.XMC_SCU_CLOCK_StopSystemPll,"ax",%progbits
 5684              		.align	1
 5685              		.p2align 2,,3
 5686              		.global	XMC_SCU_CLOCK_StopSystemPll
 5687              		.syntax unified
 5688              		.thumb
 5689              		.thumb_func
 5690              		.fpu fpv4-sp-d16
 5692              	XMC_SCU_CLOCK_StopSystemPll:
 5693              	.LFB269:
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 5694              		.loc 1 1753 1 is_stmt 1 view -0
 5695              		.cfi_startproc
 5696              		@ args = 0, pretend = 0, frame = 0
 5697              		@ frame_needed = 0, uses_anonymous_args = 0
 5698              		@ link register save eliminated.
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5699              		.loc 1 1754 3 view .LVU1414
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5700              		.loc 1 1754 20 is_stmt 0 view .LVU1415
 5701 0000 024A     		ldr	r2, .L496
 5702 0002 5369     		ldr	r3, [r2, #20]
 5703 0004 43F48033 		orr	r3, r3, #65536
 5704 0008 5361     		str	r3, [r2, #20]
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5705              		.loc 1 1755 1 view .LVU1416
 5706 000a 7047     		bx	lr
 5707              	.L497:
 5708              		.align	2
 5709              	.L496:
 5710 000c 00470050 		.word	1342195456
 5711              		.cfi_endproc
 5712              	.LFE269:
 5714              		.section	.text.XMC_SCU_CLOCK_StepSystemPllFrequency,"ax",%progbits
 5715              		.align	1
 5716              		.p2align 2,,3
 5717              		.global	XMC_SCU_CLOCK_StepSystemPllFrequency
 5718              		.syntax unified
 5719              		.thumb
 5720              		.thumb_func
 5721              		.fpu fpv4-sp-d16
 5723              	XMC_SCU_CLOCK_StepSystemPllFrequency:
 5724              	.LVL259:
 5725              	.LFB270:
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 5726              		.loc 1 1759 1 is_stmt 1 view -0
 5727              		.cfi_startproc
 5728              		@ args = 0, pretend = 0, frame = 0
 5729              		@ frame_needed = 0, uses_anonymous_args = 0
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5730              		.loc 1 1760 3 view .LVU1418
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5731              		.loc 1 1760 41 is_stmt 0 view .LVU1419
 5732 0000 0D4A     		ldr	r2, .L506
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 5733              		.loc 1 1759 1 view .LVU1420
 5734 0002 08B5     		push	{r3, lr}
 5735              	.LCFI18:
 5736              		.cfi_def_cfa_offset 8
 5737              		.cfi_offset 3, -8
 5738              		.cfi_offset 14, -4
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5739              		.loc 1 1760 41 view .LVU1421
 5740 0004 9369     		ldr	r3, [r2, #24]
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5741              		.loc 1 1761 29 view .LVU1422
 5742 0006 0138     		subs	r0, r0, #1
 5743              	.LVL260:
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5744              		.loc 1 1760 51 view .LVU1423
 5745 0008 23F4FE03 		bic	r3, r3, #8323072
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5746              		.loc 1 1760 22 view .LVU1424
 5747 000c 43EA0043 		orr	r3, r3, r0, lsl #16
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 5748              		.loc 1 1760 20 view .LVU1425
 5749 0010 9361     		str	r3, [r2, #24]
 5750              		.loc 1 1763 3 is_stmt 1 view .LVU1426
 5751              	.LVL261:
 5752              	.LBB250:
 5753              	.LBI250:
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5754              		.loc 1 208 6 view .LVU1427
 5755              	.LBB251:
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5756              		.loc 1 210 3 view .LVU1428
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 5757              		.loc 1 212 3 view .LVU1429
 5758 0012 FFF7FEFF 		bl	SystemCoreClockUpdate
 5759              	.LVL262:
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5760              		.loc 1 213 3 view .LVU1430
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5761              		.loc 1 213 20 is_stmt 0 view .LVU1431
 5762 0016 094B     		ldr	r3, .L506+4
 5763 0018 0949     		ldr	r1, .L506+8
 5764 001a 1A68     		ldr	r2, [r3]
 5765 001c A1FB0212 		umull	r1, r2, r1, r2
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5766              		.loc 1 213 9 view .LVU1432
 5767 0020 3223     		movs	r3, #50
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5768              		.loc 1 213 20 view .LVU1433
 5769 0022 920C     		lsrs	r2, r2, #18
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 5770              		.loc 1 213 9 view .LVU1434
 5771 0024 03FB02F2 		mul	r2, r3, r2
 5772              	.LVL263:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5773              		.loc 1 215 3 is_stmt 1 view .LVU1435
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5774              		.loc 1 215 16 view .LVU1436
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5775              		.loc 1 215 3 is_stmt 0 view .LVU1437
 5776 0028 22B1     		cbz	r2, .L498
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5777              		.loc 1 215 10 view .LVU1438
 5778 002a 0023     		movs	r3, #0
 5779              	.LVL264:
 5780              	.L500:
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5781              		.loc 1 217 5 is_stmt 1 view .LVU1439
 5782              		.syntax unified
 5783              	@ 217 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c" 1
 5784 002c 00BF     		nop
 5785              	@ 0 "" 2
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5786              		.loc 1 215 27 view .LVU1440
 5787              		.thumb
 5788              		.syntax unified
 5789 002e 0133     		adds	r3, r3, #1
 5790              	.LVL265:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5791              		.loc 1 215 16 view .LVU1441
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5792              		.loc 1 215 3 is_stmt 0 view .LVU1442
 5793 0030 9A42     		cmp	r2, r3
 5794 0032 FBD1     		bne	.L500
 5795              	.LVL266:
 5796              	.L498:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 5797              		.loc 1 215 3 view .LVU1443
 5798              	.LBE251:
 5799              	.LBE250:
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5800              		.loc 1 1764 1 view .LVU1444
 5801 0034 08BD     		pop	{r3, pc}
 5802              	.L507:
 5803 0036 00BF     		.align	2
 5804              	.L506:
 5805 0038 00470050 		.word	1342195456
 5806 003c 00000000 		.word	SystemCoreClock
 5807 0040 83DE1B43 		.word	1125899907
 5808              		.cfi_endproc
 5809              	.LFE270:
 5811              		.section	.text.XMC_SCU_CLOCK_IsSystemPllLocked,"ax",%progbits
 5812              		.align	1
 5813              		.p2align 2,,3
 5814              		.global	XMC_SCU_CLOCK_IsSystemPllLocked
 5815              		.syntax unified
 5816              		.thumb
 5817              		.thumb_func
 5818              		.fpu fpv4-sp-d16
 5820              	XMC_SCU_CLOCK_IsSystemPllLocked:
 5821              	.LFB271:
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check main PLL is locked or not */
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5822              		.loc 1 1768 1 is_stmt 1 view -0
 5823              		.cfi_startproc
 5824              		@ args = 0, pretend = 0, frame = 0
 5825              		@ frame_needed = 0, uses_anonymous_args = 0
 5826              		@ link register save eliminated.
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 5827              		.loc 1 1769 3 view .LVU1446
 5828              		.loc 1 1769 25 is_stmt 0 view .LVU1447
 5829 0000 024B     		ldr	r3, .L509
 5830 0002 1869     		ldr	r0, [r3, #16]
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5831              		.loc 1 1770 1 view .LVU1448
 5832 0004 C0F38000 		ubfx	r0, r0, #2, #1
 5833 0008 7047     		bx	lr
 5834              	.L510:
 5835 000a 00BF     		.align	2
 5836              	.L509:
 5837 000c 00470050 		.word	1342195456
 5838              		.cfi_endproc
 5839              	.LFE271:
 5841              		.section	.text.XMC_SCU_INTERRUPT_SetEventHandler,"ax",%progbits
 5842              		.align	1
 5843              		.p2align 2,,3
 5844              		.global	XMC_SCU_INTERRUPT_SetEventHandler
 5845              		.syntax unified
 5846              		.thumb
 5847              		.thumb_func
 5848              		.fpu fpv4-sp-d16
 5850              	XMC_SCU_INTERRUPT_SetEventHandler:
 5851              	.LVL267:
 5852              	.LFB272:
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to assign the event handler function to be executed on occurrence of the selected event.
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                    const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5853              		.loc 1 1777 1 is_stmt 1 view -0
 5854              		.cfi_startproc
 5855              		@ args = 0, pretend = 0, frame = 0
 5856              		@ frame_needed = 0, uses_anonymous_args = 0
 5857              		@ link register save eliminated.
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
 5858              		.loc 1 1778 3 view .LVU1450
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status;
 5859              		.loc 1 1779 3 view .LVU1451
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   index = 0U;
 5860              		.loc 1 1781 3 view .LVU1452
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5861              		.loc 1 1782 3 view .LVU1453
 5862              		.loc 1 1782 9 view .LVU1454
 5863 0000 10F00103 		ands	r3, r0, #1
 5864 0004 02D0     		beq	.L514
 5865 0006 0FE0     		b	.L516
 5866              	.LVL268:
 5867              	.L519:
 5868              		.loc 1 1782 68 is_stmt 0 discriminator 1 view .LVU1455
 5869 0008 202B     		cmp	r3, #32
 5870 000a 0BD0     		beq	.L517
 5871              	.LVL269:
 5872              	.L514:
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     index++;
 5873              		.loc 1 1784 5 is_stmt 1 view .LVU1456
 5874              		.loc 1 1784 10 is_stmt 0 view .LVU1457
 5875 000c 0133     		adds	r3, r3, #1
 5876              	.LVL270:
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5877              		.loc 1 1782 9 is_stmt 1 view .LVU1458
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5878              		.loc 1 1782 61 is_stmt 0 view .LVU1459
 5879 000e 20FA03F2 		lsr	r2, r0, r3
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5880              		.loc 1 1782 9 view .LVU1460
 5881 0012 D207     		lsls	r2, r2, #31
 5882 0014 F8D5     		bpl	.L519
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 5883              		.loc 1 1787 3 is_stmt 1 view .LVU1461
 5884              		.loc 1 1787 6 is_stmt 0 view .LVU1462
 5885 0016 202B     		cmp	r3, #32
 5886 0018 04D0     		beq	.L517
 5887              	.LVL271:
 5888              	.L512:
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     event_handler_list[index] = handler;
 5889              		.loc 1 1793 5 is_stmt 1 view .LVU1463
 5890              		.loc 1 1793 31 is_stmt 0 view .LVU1464
 5891 001a 044A     		ldr	r2, .L520
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_OK;      
 5892              		.loc 1 1794 12 view .LVU1465
 5893 001c 0020     		movs	r0, #0
 5894              	.LVL272:
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_OK;      
 5895              		.loc 1 1793 31 view .LVU1466
 5896 001e 42F82310 		str	r1, [r2, r3, lsl #2]
 5897              		.loc 1 1794 5 is_stmt 1 view .LVU1467
 5898              	.LVL273:
 5899              		.loc 1 1794 5 is_stmt 0 view .LVU1468
 5900 0022 7047     		bx	lr
 5901              	.LVL274:
 5902              	.L517:
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5903              		.loc 1 1789 12 view .LVU1469
 5904 0024 0120     		movs	r0, #1
 5905              	.LVL275:
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (status);
 5906              		.loc 1 1797 3 is_stmt 1 view .LVU1470
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5907              		.loc 1 1798 1 is_stmt 0 view .LVU1471
 5908 0026 7047     		bx	lr
 5909              	.LVL276:
 5910              	.L516:
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 5911              		.loc 1 1781 9 view .LVU1472
 5912 0028 0023     		movs	r3, #0
 5913 002a F6E7     		b	.L512
 5914              	.L521:
 5915              		.align	2
 5916              	.L520:
 5917 002c 00000000 		.word	.LANCHOR0
 5918              		.cfi_endproc
 5919              	.LFE272:
 5921              		.section	.text.XMC_SCU_IRQHandler,"ax",%progbits
 5922              		.align	1
 5923              		.p2align 2,,3
 5924              		.global	XMC_SCU_IRQHandler
 5925              		.syntax unified
 5926              		.thumb
 5927              		.thumb_func
 5928              		.fpu fpv4-sp-d16
 5930              	XMC_SCU_IRQHandler:
 5931              	.LVL277:
 5932              	.LFB273:
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to execute callback functions for multiple events.
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_IRQHandler(uint32_t sr_num)
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5933              		.loc 1 1804 1 is_stmt 1 view -0
 5934              		.cfi_startproc
 5935              		@ args = 0, pretend = 0, frame = 0
 5936              		@ frame_needed = 0, uses_anonymous_args = 0
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
 5937              		.loc 1 1805 3 view .LVU1474
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_t event;
 5938              		.loc 1 1806 3 view .LVU1475
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
 5939              		.loc 1 1807 3 view .LVU1476
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_UNUSED_ARG(sr_num);
 5940              		.loc 1 1809 3 view .LVU1477
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   index = 0U;
 5941              		.loc 1 1811 3 view .LVU1478
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = XMC_SCU_INTERUPT_GetEventStatus();
 5942              		.loc 1 1812 3 view .LVU1479
 5943              	.LBB252:
 5944              	.LBI252:
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5945              		.loc 1 240 27 view .LVU1480
 5946              	.LBB253:
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5947              		.loc 1 242 3 view .LVU1481
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5948              		.loc 1 242 24 is_stmt 0 view .LVU1482
 5949 0000 0B4B     		ldr	r3, .L532
 5950              	.LBE253:
 5951              	.LBE252:
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
 5952              		.loc 1 1804 1 view .LVU1483
 5953 0002 10B5     		push	{r4, lr}
 5954              	.LCFI19:
 5955              		.cfi_def_cfa_offset 8
 5956              		.cfi_offset 4, -8
 5957              		.cfi_offset 14, -4
 5958              	.LBB255:
 5959              	.LBB254:
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5960              		.loc 1 242 24 view .LVU1484
 5961 0004 9A6F     		ldr	r2, [r3, #120]
 5962              	.LVL278:
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5963              		.loc 1 242 24 view .LVU1485
 5964              	.LBE254:
 5965              	.LBE255:
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 5966              		.loc 1 1813 3 is_stmt 1 view .LVU1486
 5967              		.loc 1 1813 9 view .LVU1487
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = XMC_SCU_INTERUPT_GetEventStatus();
 5968              		.loc 1 1811 9 is_stmt 0 view .LVU1488
 5969 0006 0024     		movs	r4, #0
 5970 0008 02E0     		b	.L526
 5971              	.LVL279:
 5972              	.L523:
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {    
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       event_handler = event_handler_list[index];
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       {
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****           (event_handler)();
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       }
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       break;
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }   
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     index++;    
 5973              		.loc 1 1827 10 view .LVU1489
 5974 000a 0134     		adds	r4, r4, #1
 5975              	.LVL280:
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {    
 5976              		.loc 1 1813 9 is_stmt 1 view .LVU1490
 5977 000c 202C     		cmp	r4, #32
 5978 000e 0ED0     		beq	.L522
 5979              	.LVL281:
 5980              	.L526:
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 5981              		.loc 1 1815 5 view .LVU1491
 5982              		.loc 1 1827 5 view .LVU1492
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 5983              		.loc 1 1815 59 is_stmt 0 view .LVU1493
 5984 0010 22FA04F3 		lsr	r3, r2, r4
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 5985              		.loc 1 1815 8 view .LVU1494
 5986 0014 DB07     		lsls	r3, r3, #31
 5987 0016 F8D5     		bpl	.L523
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
 5988              		.loc 1 1817 7 is_stmt 1 view .LVU1495
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
 5989              		.loc 1 1817 21 is_stmt 0 view .LVU1496
 5990 0018 064B     		ldr	r3, .L532+4
 5991 001a 53F82430 		ldr	r3, [r3, r4, lsl #2]
 5992              	.LVL282:
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       {
 5993              		.loc 1 1818 7 is_stmt 1 view .LVU1497
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       {
 5994              		.loc 1 1818 10 is_stmt 0 view .LVU1498
 5995 001e 03B1     		cbz	r3, .L524
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       }
 5996              		.loc 1 1820 11 is_stmt 1 view .LVU1499
 5997 0020 9847     		blx	r3
 5998              	.LVL283:
 5999              	.L524:
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
 6000              		.loc 1 1823 7 view .LVU1500
 6001              	.LBB256:
 6002              	.LBB257:
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6003              		.loc 1 248 24 is_stmt 0 view .LVU1501
 6004 0022 034A     		ldr	r2, .L532
 6005              	.LBE257:
 6006              	.LBE256:
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
 6007              		.loc 1 1823 7 view .LVU1502
 6008 0024 0123     		movs	r3, #1
 6009 0026 03FA04F4 		lsl	r4, r3, r4
 6010              	.LVL284:
 6011              	.LBB259:
 6012              	.LBI256:
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6013              		.loc 1 246 6 is_stmt 1 view .LVU1503
 6014              	.LBB258:
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6015              		.loc 1 248 3 view .LVU1504
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6016              		.loc 1 248 24 is_stmt 0 view .LVU1505
 6017 002a C2F88040 		str	r4, [r2, #128]
 6018              	.LVL285:
 6019              	.L522:
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6020              		.loc 1 248 24 view .LVU1506
 6021              	.LBE258:
 6022              	.LBE259:
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6023              		.loc 1 1829 1 view .LVU1507
 6024 002e 10BD     		pop	{r4, pc}
 6025              	.L533:
 6026              		.align	2
 6027              	.L532:
 6028 0030 00400050 		.word	1342193664
 6029 0034 00000000 		.word	.LANCHOR0
 6030              		.cfi_endproc
 6031              	.LFE273:
 6033              		.global	event_handler_list
 6034              		.bss
 6035              		.align	2
 6036              		.set	.LANCHOR0,. + 0
 6039              	event_handler_list:
 6040 0000 00000000 		.space	128
 6040      00000000 
 6040      00000000 
 6040      00000000 
 6040      00000000 
 6041              		.text
 6042              	.Letext0:
 6043              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 6044              		.file 5 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500.
 6045              		.file 6 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_X
DEFINED SYMBOLS
                            *ABS*:0000000000000000 xmc4_scu.c
     /tmp/ccl33wYM.s:17     .text.XMC_SCU_INTERRUPT_EnableEvent:0000000000000000 $t
     /tmp/ccl33wYM.s:26     .text.XMC_SCU_INTERRUPT_EnableEvent:0000000000000000 XMC_SCU_INTERRUPT_EnableEvent
     /tmp/ccl33wYM.s:48     .text.XMC_SCU_INTERRUPT_EnableEvent:000000000000000c $d
     /tmp/ccl33wYM.s:53     .text.XMC_SCU_INTERRUPT_DisableEvent:0000000000000000 $t
     /tmp/ccl33wYM.s:61     .text.XMC_SCU_INTERRUPT_DisableEvent:0000000000000000 XMC_SCU_INTERRUPT_DisableEvent
     /tmp/ccl33wYM.s:82     .text.XMC_SCU_INTERRUPT_DisableEvent:000000000000000c $d
     /tmp/ccl33wYM.s:87     .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000000 $t
     /tmp/ccl33wYM.s:95     .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000000 XMC_SCU_INTERRUPT_TriggerEvent
     /tmp/ccl33wYM.s:116    .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000010 $d
     /tmp/ccl33wYM.s:121    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000000 $t
     /tmp/ccl33wYM.s:129    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000000 XMC_SCU_INTERUPT_GetEventStatus
     /tmp/ccl33wYM.s:145    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000008 $d
     /tmp/ccl33wYM.s:150    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000000000000 $t
     /tmp/ccl33wYM.s:158    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000000000000 XMC_SCU_INTERRUPT_ClearEventStatus
     /tmp/ccl33wYM.s:175    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000000000008 $d
     /tmp/ccl33wYM.s:180    .text.XMC_SCU_GetBootMode:0000000000000000 $t
     /tmp/ccl33wYM.s:188    .text.XMC_SCU_GetBootMode:0000000000000000 XMC_SCU_GetBootMode
     /tmp/ccl33wYM.s:205    .text.XMC_SCU_GetBootMode:000000000000000c $d
     /tmp/ccl33wYM.s:210    .text.XMC_SCU_SetBootMode:0000000000000000 $t
     /tmp/ccl33wYM.s:218    .text.XMC_SCU_SetBootMode:0000000000000000 XMC_SCU_SetBootMode
     /tmp/ccl33wYM.s:235    .text.XMC_SCU_SetBootMode:0000000000000008 $d
     /tmp/ccl33wYM.s:240    .text.XMC_SCU_ReadGPR:0000000000000000 $t
     /tmp/ccl33wYM.s:248    .text.XMC_SCU_ReadGPR:0000000000000000 XMC_SCU_ReadGPR
     /tmp/ccl33wYM.s:269    .text.XMC_SCU_ReadGPR:000000000000000c $d
     /tmp/ccl33wYM.s:274    .text.XMC_SCU_WriteGPR:0000000000000000 $t
     /tmp/ccl33wYM.s:282    .text.XMC_SCU_WriteGPR:0000000000000000 XMC_SCU_WriteGPR
     /tmp/ccl33wYM.s:303    .text.XMC_SCU_WriteGPR:000000000000000c $d
     /tmp/ccl33wYM.s:308    .text.XMC_SCU_EnableOutOfRangeComparator:0000000000000000 $t
     /tmp/ccl33wYM.s:316    .text.XMC_SCU_EnableOutOfRangeComparator:0000000000000000 XMC_SCU_EnableOutOfRangeComparator
     /tmp/ccl33wYM.s:350    .text.XMC_SCU_DisableOutOfRangeComparator:0000000000000000 $t
     /tmp/ccl33wYM.s:358    .text.XMC_SCU_DisableOutOfRangeComparator:0000000000000000 XMC_SCU_DisableOutOfRangeComparator
     /tmp/ccl33wYM.s:392    .text.XMC_SCU_CalibrateTemperatureSensor:0000000000000000 $t
     /tmp/ccl33wYM.s:400    .text.XMC_SCU_CalibrateTemperatureSensor:0000000000000000 XMC_SCU_CalibrateTemperatureSensor
     /tmp/ccl33wYM.s:425    .text.XMC_SCU_CalibrateTemperatureSensor:0000000000000014 $d
     /tmp/ccl33wYM.s:430    .text.XMC_SCU_EnableTemperatureSensor:0000000000000000 $t
     /tmp/ccl33wYM.s:438    .text.XMC_SCU_EnableTemperatureSensor:0000000000000000 XMC_SCU_EnableTemperatureSensor
     /tmp/ccl33wYM.s:456    .text.XMC_SCU_EnableTemperatureSensor:0000000000000010 $d
     /tmp/ccl33wYM.s:461    .text.XMC_SCU_DisableTemperatureSensor:0000000000000000 $t
     /tmp/ccl33wYM.s:469    .text.XMC_SCU_DisableTemperatureSensor:0000000000000000 XMC_SCU_DisableTemperatureSensor
     /tmp/ccl33wYM.s:487    .text.XMC_SCU_DisableTemperatureSensor:0000000000000010 $d
     /tmp/ccl33wYM.s:492    .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000000 $t
     /tmp/ccl33wYM.s:500    .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000000 XMC_SCU_IsTemperatureSensorEnabled
     /tmp/ccl33wYM.s:519    .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000010 $d
     /tmp/ccl33wYM.s:524    .text.XMC_SCU_IsTemperatureSensorReady:0000000000000000 $t
     /tmp/ccl33wYM.s:532    .text.XMC_SCU_IsTemperatureSensorReady:0000000000000000 XMC_SCU_IsTemperatureSensorReady
     /tmp/ccl33wYM.s:549    .text.XMC_SCU_IsTemperatureSensorReady:000000000000000c $d
     /tmp/ccl33wYM.s:554    .text.XMC_SCU_StartTemperatureMeasurement:0000000000000000 $t
     /tmp/ccl33wYM.s:562    .text.XMC_SCU_StartTemperatureMeasurement:0000000000000000 XMC_SCU_StartTemperatureMeasurement
     /tmp/ccl33wYM.s:622    .text.XMC_SCU_StartTemperatureMeasurement:0000000000000024 $d
     /tmp/ccl33wYM.s:627    .text.XMC_SCU_GetTemperatureMeasurement:0000000000000000 $t
     /tmp/ccl33wYM.s:635    .text.XMC_SCU_GetTemperatureMeasurement:0000000000000000 XMC_SCU_GetTemperatureMeasurement
     /tmp/ccl33wYM.s:672    .text.XMC_SCU_GetTemperatureMeasurement:0000000000000018 $d
     /tmp/ccl33wYM.s:677    .text.XMC_SCU_IsTemperatureSensorBusy:0000000000000000 $t
     /tmp/ccl33wYM.s:685    .text.XMC_SCU_IsTemperatureSensorBusy:0000000000000000 XMC_SCU_IsTemperatureSensorBusy
     /tmp/ccl33wYM.s:702    .text.XMC_SCU_IsTemperatureSensorBusy:000000000000000c $d
     /tmp/ccl33wYM.s:707    .text.XMC_SCU_WriteToRetentionMemory:0000000000000000 $t
     /tmp/ccl33wYM.s:715    .text.XMC_SCU_WriteToRetentionMemory:0000000000000000 XMC_SCU_WriteToRetentionMemory
     /tmp/ccl33wYM.s:757    .text.XMC_SCU_WriteToRetentionMemory:0000000000000020 $d
     /tmp/ccl33wYM.s:762    .text.XMC_SCU_ReadFromRetentionMemory:0000000000000000 $t
     /tmp/ccl33wYM.s:770    .text.XMC_SCU_ReadFromRetentionMemory:0000000000000000 XMC_SCU_ReadFromRetentionMemory
     /tmp/ccl33wYM.s:810    .text.XMC_SCU_ReadFromRetentionMemory:000000000000001c $d
     /tmp/ccl33wYM.s:815    .text.XMC_SCU_TRAP_Enable:0000000000000000 $t
     /tmp/ccl33wYM.s:823    .text.XMC_SCU_TRAP_Enable:0000000000000000 XMC_SCU_TRAP_Enable
     /tmp/ccl33wYM.s:844    .text.XMC_SCU_TRAP_Enable:000000000000000c $d
     /tmp/ccl33wYM.s:849    .text.XMC_SCU_TRAP_Disable:0000000000000000 $t
     /tmp/ccl33wYM.s:857    .text.XMC_SCU_TRAP_Disable:0000000000000000 XMC_SCU_TRAP_Disable
     /tmp/ccl33wYM.s:878    .text.XMC_SCU_TRAP_Disable:000000000000000c $d
     /tmp/ccl33wYM.s:883    .text.XMC_SCU_TRAP_GetStatus:0000000000000000 $t
     /tmp/ccl33wYM.s:891    .text.XMC_SCU_TRAP_GetStatus:0000000000000000 XMC_SCU_TRAP_GetStatus
     /tmp/ccl33wYM.s:907    .text.XMC_SCU_TRAP_GetStatus:0000000000000008 $d
     /tmp/ccl33wYM.s:912    .text.XMC_SCU_TRAP_Trigger:0000000000000000 $t
     /tmp/ccl33wYM.s:920    .text.XMC_SCU_TRAP_Trigger:0000000000000000 XMC_SCU_TRAP_Trigger
     /tmp/ccl33wYM.s:937    .text.XMC_SCU_TRAP_Trigger:0000000000000008 $d
     /tmp/ccl33wYM.s:942    .text.XMC_SCU_TRAP_ClearStatus:0000000000000000 $t
     /tmp/ccl33wYM.s:950    .text.XMC_SCU_TRAP_ClearStatus:0000000000000000 XMC_SCU_TRAP_ClearStatus
     /tmp/ccl33wYM.s:967    .text.XMC_SCU_TRAP_ClearStatus:0000000000000008 $d
     /tmp/ccl33wYM.s:972    .text.XMC_SCU_PARITY_ClearStatus:0000000000000000 $t
     /tmp/ccl33wYM.s:980    .text.XMC_SCU_PARITY_ClearStatus:0000000000000000 XMC_SCU_PARITY_ClearStatus
     /tmp/ccl33wYM.s:1001   .text.XMC_SCU_PARITY_ClearStatus:000000000000000c $d
     /tmp/ccl33wYM.s:1006   .text.XMC_SCU_PARITY_GetStatus:0000000000000000 $t
     /tmp/ccl33wYM.s:1014   .text.XMC_SCU_PARITY_GetStatus:0000000000000000 XMC_SCU_PARITY_GetStatus
     /tmp/ccl33wYM.s:1030   .text.XMC_SCU_PARITY_GetStatus:0000000000000008 $d
     /tmp/ccl33wYM.s:1035   .text.XMC_SCU_PARITY_Enable:0000000000000000 $t
     /tmp/ccl33wYM.s:1043   .text.XMC_SCU_PARITY_Enable:0000000000000000 XMC_SCU_PARITY_Enable
     /tmp/ccl33wYM.s:1064   .text.XMC_SCU_PARITY_Enable:000000000000000c $d
     /tmp/ccl33wYM.s:1069   .text.XMC_SCU_PARITY_Disable:0000000000000000 $t
     /tmp/ccl33wYM.s:1077   .text.XMC_SCU_PARITY_Disable:0000000000000000 XMC_SCU_PARITY_Disable
     /tmp/ccl33wYM.s:1098   .text.XMC_SCU_PARITY_Disable:000000000000000c $d
     /tmp/ccl33wYM.s:1103   .text.XMC_SCU_PARITY_EnableTrapGeneration:0000000000000000 $t
     /tmp/ccl33wYM.s:1111   .text.XMC_SCU_PARITY_EnableTrapGeneration:0000000000000000 XMC_SCU_PARITY_EnableTrapGeneration
     /tmp/ccl33wYM.s:1132   .text.XMC_SCU_PARITY_EnableTrapGeneration:000000000000000c $d
     /tmp/ccl33wYM.s:1137   .text.XMC_SCU_PARITY_DisableTrapGeneration:0000000000000000 $t
     /tmp/ccl33wYM.s:1145   .text.XMC_SCU_PARITY_DisableTrapGeneration:0000000000000000 XMC_SCU_PARITY_DisableTrapGeneration
     /tmp/ccl33wYM.s:1166   .text.XMC_SCU_PARITY_DisableTrapGeneration:000000000000000c $d
     /tmp/ccl33wYM.s:1171   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000000 $t
     /tmp/ccl33wYM.s:1179   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000000 XMC_SCU_INTERRUPT_EnableNmiRequest
     /tmp/ccl33wYM.s:1200   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000010 $d
     /tmp/ccl33wYM.s:1205   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000000 $t
     /tmp/ccl33wYM.s:1213   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000000 XMC_SCU_INTERRUPT_DisableNmiRequest
     /tmp/ccl33wYM.s:1234   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000010 $d
     /tmp/ccl33wYM.s:1239   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000000 $t
     /tmp/ccl33wYM.s:1247   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000000 XMC_SCU_RESET_AssertPeripheralReset
     /tmp/ccl33wYM.s:1275   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000014 $d
     /tmp/ccl33wYM.s:1280   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000000 $t
     /tmp/ccl33wYM.s:1288   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000000 XMC_SCU_RESET_DeassertPeripheralReset
     /tmp/ccl33wYM.s:1316   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000014 $d
     /tmp/ccl33wYM.s:1321   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000000000000000 $t
     /tmp/ccl33wYM.s:1329   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000000000000000 XMC_SCU_RESET_IsPeripheralResetAsserted
     /tmp/ccl33wYM.s:1361   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:000000000000001c $d
     /tmp/ccl33wYM.s:1366   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000000 $t
     /tmp/ccl33wYM.s:1374   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetSystemPllClockFrequency
     /tmp/ccl33wYM.s:1482   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:000000000000004c $d
     /tmp/ccl33wYM.s:1490   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000000 $t
     /tmp/ccl33wYM.s:1498   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000000 XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
     /tmp/ccl33wYM.s:1527   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000010 $d
     /tmp/ccl33wYM.s:1533   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000000 $t
     /tmp/ccl33wYM.s:1541   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetUsbPllClockFrequency
     /tmp/ccl33wYM.s:1601   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000028 $d
     /tmp/ccl33wYM.s:1606   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000000 $t
     /tmp/ccl33wYM.s:1614   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetCcuClockFrequency
     /tmp/ccl33wYM.s:1670   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000018 $d
     /tmp/ccl33wYM.s:1676   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000000 $t
     /tmp/ccl33wYM.s:1684   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetUsbClockFrequency
     /tmp/ccl33wYM.s:1753   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000024 $d
     /tmp/ccl33wYM.s:1758   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000000 $t
     /tmp/ccl33wYM.s:1766   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetEbuClockFrequency
     /tmp/ccl33wYM.s:1798   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000018 $d
     /tmp/ccl33wYM.s:1803   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000000 $t
     /tmp/ccl33wYM.s:1811   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetWdtClockFrequency
     /tmp/ccl33wYM.s:1889   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000038 $d
     /tmp/ccl33wYM.s:1895   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000000000000000 $t
     /tmp/ccl33wYM.s:1903   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetExternalOutputClockFrequency
     /tmp/ccl33wYM.s:2017   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:000000000000004c $d
     /tmp/ccl33wYM.s:2023   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000000000000000 $t
     /tmp/ccl33wYM.s:2031   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetPeripheralClockFrequency
     /tmp/ccl33wYM.s:2067   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000000000000010 $d
     /tmp/ccl33wYM.s:2073   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000000 $t
     /tmp/ccl33wYM.s:2081   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000000 XMC_SCU_CLOCK_SetSystemClockSource
     /tmp/ccl33wYM.s:2105   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000010 $d
     /tmp/ccl33wYM.s:2110   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000000 $t
     /tmp/ccl33wYM.s:2118   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000000 XMC_SCU_CLOCK_SetUsbClockSource
     /tmp/ccl33wYM.s:2142   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000010 $d
     /tmp/ccl33wYM.s:2147   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000000 $t
     /tmp/ccl33wYM.s:2155   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000000 XMC_SCU_CLOCK_SetWdtClockSource
     /tmp/ccl33wYM.s:2179   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000010 $d
     /tmp/ccl33wYM.s:2184   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000000 $t
     /tmp/ccl33wYM.s:2192   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000000 XMC_SCU_CLOCK_SetExternalOutputClockSource
     /tmp/ccl33wYM.s:2216   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000010 $d
     /tmp/ccl33wYM.s:2221   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000000 $t
     /tmp/ccl33wYM.s:2229   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000000 XMC_SCU_CLOCK_SetSystemPllClockSource
     /tmp/ccl33wYM.s:2274   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000020 $d
     /tmp/ccl33wYM.s:2279   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000000 $t
     /tmp/ccl33wYM.s:2287   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000000 XMC_SCU_HIB_SetRtcClockSource
     /tmp/ccl33wYM.s:2322   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000018 $d
     /tmp/ccl33wYM.s:2328   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000000 $t
     /tmp/ccl33wYM.s:2336   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000000 XMC_SCU_HIB_SetStandbyClockSource
     /tmp/ccl33wYM.s:2371   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000018 $d
     /tmp/ccl33wYM.s:2377   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000000 $t
     /tmp/ccl33wYM.s:2385   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000000 XMC_SCU_CLOCK_SetSystemClockDivider
     /tmp/ccl33wYM.s:2413   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000010 $d
     /tmp/ccl33wYM.s:2418   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000000 $t
     /tmp/ccl33wYM.s:2426   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetCcuClockDivider
     /tmp/ccl33wYM.s:2454   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000010 $d
     /tmp/ccl33wYM.s:2459   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000000 $t
     /tmp/ccl33wYM.s:2467   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetCpuClockDivider
     /tmp/ccl33wYM.s:2495   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000010 $d
     /tmp/ccl33wYM.s:2500   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000000 $t
     /tmp/ccl33wYM.s:2508   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000000 XMC_SCU_CLOCK_SetPeripheralClockDivider
     /tmp/ccl33wYM.s:2536   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000010 $d
     /tmp/ccl33wYM.s:2541   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000000 $t
     /tmp/ccl33wYM.s:2549   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000000 XMC_SCU_CLOCK_SetUsbClockDivider
     /tmp/ccl33wYM.s:2577   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000010 $d
     /tmp/ccl33wYM.s:2582   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000000 $t
     /tmp/ccl33wYM.s:2590   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetEbuClockDivider
     /tmp/ccl33wYM.s:2618   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000010 $d
     /tmp/ccl33wYM.s:2623   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000000 $t
     /tmp/ccl33wYM.s:2631   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000000 XMC_SCU_CLOCK_SetWdtClockDivider
     /tmp/ccl33wYM.s:2659   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000010 $d
     /tmp/ccl33wYM.s:2664   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000000000000000 $t
     /tmp/ccl33wYM.s:2672   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000000000000000 XMC_SCU_CLOCK_SetExternalOutputClockDivider
     /tmp/ccl33wYM.s:2702   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000000000000018 $d
     /tmp/ccl33wYM.s:2707   .text.XMC_SCU_CLOCK_EnableClock:0000000000000000 $t
     /tmp/ccl33wYM.s:2715   .text.XMC_SCU_CLOCK_EnableClock:0000000000000000 XMC_SCU_CLOCK_EnableClock
     /tmp/ccl33wYM.s:2732   .text.XMC_SCU_CLOCK_EnableClock:0000000000000008 $d
     /tmp/ccl33wYM.s:2737   .text.XMC_SCU_CLOCK_DisableClock:0000000000000000 $t
     /tmp/ccl33wYM.s:2745   .text.XMC_SCU_CLOCK_DisableClock:0000000000000000 XMC_SCU_CLOCK_DisableClock
     /tmp/ccl33wYM.s:2762   .text.XMC_SCU_CLOCK_DisableClock:0000000000000008 $d
     /tmp/ccl33wYM.s:2767   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000000 $t
     /tmp/ccl33wYM.s:2775   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000000 XMC_SCU_CLOCK_IsClockEnabled
     /tmp/ccl33wYM.s:2799   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000010 $d
     /tmp/ccl33wYM.s:2804   .text.XMC_SCU_POWER_GetEVR13Voltage:0000000000000000 $t
     /tmp/ccl33wYM.s:2812   .text.XMC_SCU_POWER_GetEVR13Voltage:0000000000000000 XMC_SCU_POWER_GetEVR13Voltage
     /tmp/ccl33wYM.s:2838   .text.XMC_SCU_POWER_GetEVR13Voltage:000000000000001c $d
     /tmp/ccl33wYM.s:2844   .text.XMC_SCU_POWER_GetEVR33Voltage:0000000000000000 $t
     /tmp/ccl33wYM.s:2852   .text.XMC_SCU_POWER_GetEVR33Voltage:0000000000000000 XMC_SCU_POWER_GetEVR33Voltage
     /tmp/ccl33wYM.s:2878   .text.XMC_SCU_POWER_GetEVR33Voltage:0000000000000020 $d
     /tmp/ccl33wYM.s:2884   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000000 $t
     /tmp/ccl33wYM.s:2892   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000000 XMC_SCU_CLOCK_EnableUsbPll
     /tmp/ccl33wYM.s:2911   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000010 $d
     /tmp/ccl33wYM.s:2916   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000000 $t
     /tmp/ccl33wYM.s:2924   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000000 XMC_SCU_CLOCK_DisableUsbPll
     /tmp/ccl33wYM.s:2943   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000010 $d
     /tmp/ccl33wYM.s:2948   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000000 $t
     /tmp/ccl33wYM.s:2956   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000000 XMC_SCU_CLOCK_StartUsbPll
     /tmp/ccl33wYM.s:3020   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000040 $d
     /tmp/ccl33wYM.s:3025   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000000 $t
     /tmp/ccl33wYM.s:3033   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000000 XMC_SCU_CLOCK_StopUsbPll
     /tmp/ccl33wYM.s:3050   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000008 $d
     /tmp/ccl33wYM.s:3056   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000000 $t
     /tmp/ccl33wYM.s:3064   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000000 XMC_SCU_CLOCK_SetBackupClockCalibrationMode
     /tmp/ccl33wYM.s:3216   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:000000000000006c $d
     /tmp/ccl33wYM.s:3223   .text.XMC_SCU_POWER_EnableUsb:0000000000000000 $t
     /tmp/ccl33wYM.s:3231   .text.XMC_SCU_POWER_EnableUsb:0000000000000000 XMC_SCU_POWER_EnableUsb
     /tmp/ccl33wYM.s:3248   .text.XMC_SCU_POWER_EnableUsb:000000000000000c $d
     /tmp/ccl33wYM.s:3253   .text.XMC_SCU_POWER_DisableUsb:0000000000000000 $t
     /tmp/ccl33wYM.s:3261   .text.XMC_SCU_POWER_DisableUsb:0000000000000000 XMC_SCU_POWER_DisableUsb
     /tmp/ccl33wYM.s:3278   .text.XMC_SCU_POWER_DisableUsb:000000000000000c $d
     /tmp/ccl33wYM.s:3283   .text.XMC_SCU_CLOCK_IsUsbPllLocked:0000000000000000 $t
     /tmp/ccl33wYM.s:3291   .text.XMC_SCU_CLOCK_IsUsbPllLocked:0000000000000000 XMC_SCU_CLOCK_IsUsbPllLocked
     /tmp/ccl33wYM.s:3308   .text.XMC_SCU_CLOCK_IsUsbPllLocked:000000000000000c $d
     /tmp/ccl33wYM.s:3313   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000000 $t
     /tmp/ccl33wYM.s:3321   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000000 XMC_SCU_HIB_EnableHibernateDomain
     /tmp/ccl33wYM.s:3381   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000028 $d
     /tmp/ccl33wYM.s:3387   .text.XMC_SCU_HIB_DisableHibernateDomain:0000000000000000 $t
     /tmp/ccl33wYM.s:3395   .text.XMC_SCU_HIB_DisableHibernateDomain:0000000000000000 XMC_SCU_HIB_DisableHibernateDomain
     /tmp/ccl33wYM.s:3421   .text.XMC_SCU_HIB_DisableHibernateDomain:0000000000000010 $d
     /tmp/ccl33wYM.s:3427   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000000 $t
     /tmp/ccl33wYM.s:3435   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000000 XMC_SCU_HIB_IsHibernateDomainEnabled
     /tmp/ccl33wYM.s:3460   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000018 $d
     /tmp/ccl33wYM.s:3465   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000000000000000 $t
     /tmp/ccl33wYM.s:3473   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000000000000000 XMC_SCU_HIB_EnableInternalSlowClock
     /tmp/ccl33wYM.s:3502   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000000000000018 $d
     /tmp/ccl33wYM.s:3508   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000000000000000 $t
     /tmp/ccl33wYM.s:3516   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000000000000000 XMC_SCU_HIB_DisableInternalSlowClock
     /tmp/ccl33wYM.s:3545   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000000000000018 $d
     /tmp/ccl33wYM.s:3551   .text.XMC_SCU_HIB_ClearEventStatus:0000000000000000 $t
     /tmp/ccl33wYM.s:3559   .text.XMC_SCU_HIB_ClearEventStatus:0000000000000000 XMC_SCU_HIB_ClearEventStatus
     /tmp/ccl33wYM.s:3587   .text.XMC_SCU_HIB_ClearEventStatus:0000000000000010 $d
     /tmp/ccl33wYM.s:3593   .text.XMC_SCU_HIB_TriggerEvent:0000000000000000 $t
     /tmp/ccl33wYM.s:3601   .text.XMC_SCU_HIB_TriggerEvent:0000000000000000 XMC_SCU_HIB_TriggerEvent
     /tmp/ccl33wYM.s:3629   .text.XMC_SCU_HIB_TriggerEvent:0000000000000010 $d
     /tmp/ccl33wYM.s:3635   .text.XMC_SCU_HIB_EnableEvent:0000000000000000 $t
     /tmp/ccl33wYM.s:3643   .text.XMC_SCU_HIB_EnableEvent:0000000000000000 XMC_SCU_HIB_EnableEvent
     /tmp/ccl33wYM.s:3675   .text.XMC_SCU_HIB_EnableEvent:0000000000000014 $d
     /tmp/ccl33wYM.s:3681   .text.XMC_SCU_HIB_DisableEvent:0000000000000000 $t
     /tmp/ccl33wYM.s:3689   .text.XMC_SCU_HIB_DisableEvent:0000000000000000 XMC_SCU_HIB_DisableEvent
     /tmp/ccl33wYM.s:3721   .text.XMC_SCU_HIB_DisableEvent:0000000000000018 $d
     /tmp/ccl33wYM.s:3727   .text.XMC_SCU_HIB_EnterHibernateState:0000000000000000 $t
     /tmp/ccl33wYM.s:3735   .text.XMC_SCU_HIB_EnterHibernateState:0000000000000000 XMC_SCU_HIB_EnterHibernateState
     /tmp/ccl33wYM.s:3764   .text.XMC_SCU_HIB_EnterHibernateState:0000000000000018 $d
     /tmp/ccl33wYM.s:3770   .text.XMC_SCU_HIB_EnterHibernateStateEx:0000000000000000 $t
     /tmp/ccl33wYM.s:3778   .text.XMC_SCU_HIB_EnterHibernateStateEx:0000000000000000 XMC_SCU_HIB_EnterHibernateStateEx
     /tmp/ccl33wYM.s:3815   .text.XMC_SCU_HIB_EnterHibernateStateEx:0000000000000018 $d
     /tmp/ccl33wYM.s:3821   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000000 $t
     /tmp/ccl33wYM.s:3829   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000000 XMC_SCU_HIB_SetWakeupTriggerInput
     /tmp/ccl33wYM.s:3869   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000020 $d
     /tmp/ccl33wYM.s:3875   .text.XMC_SCU_HIB_SetPinMode:0000000000000000 $t
     /tmp/ccl33wYM.s:3883   .text.XMC_SCU_HIB_SetPinMode:0000000000000000 XMC_SCU_HIB_SetPinMode
     /tmp/ccl33wYM.s:3935   .text.XMC_SCU_HIB_SetPinMode:000000000000002c $d
     /tmp/ccl33wYM.s:3941   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000000 $t
     /tmp/ccl33wYM.s:3949   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000000 XMC_SCU_HIB_SetPinOutputLevel
     /tmp/ccl33wYM.s:3999   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000028 $d
     /tmp/ccl33wYM.s:4005   .text.XMC_SCU_HIB_SetInput0:0000000000000000 $t
     /tmp/ccl33wYM.s:4013   .text.XMC_SCU_HIB_SetInput0:0000000000000000 XMC_SCU_HIB_SetInput0
     /tmp/ccl33wYM.s:4053   .text.XMC_SCU_HIB_SetInput0:0000000000000020 $d
     /tmp/ccl33wYM.s:4059   .text.XMC_SCU_HIB_SetSR0Input:0000000000000000 $t
     /tmp/ccl33wYM.s:4067   .text.XMC_SCU_HIB_SetSR0Input:0000000000000000 XMC_SCU_HIB_SetSR0Input
     /tmp/ccl33wYM.s:4102   .text.XMC_SCU_HIB_SetSR0Input:0000000000000018 $d
     /tmp/ccl33wYM.s:4108   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000000 $t
     /tmp/ccl33wYM.s:4116   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000000 XMC_SCU_CLOCK_IsLowPowerOscillatorStable
     /tmp/ccl33wYM.s:4135   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000010 $d
     /tmp/ccl33wYM.s:4140   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000000 $t
     /tmp/ccl33wYM.s:4148   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000000 XMC_SCU_CLOCK_EnableLowPowerOscillator
     /tmp/ccl33wYM.s:4235   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000044 $d
     /tmp/ccl33wYM.s:4241   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000000000000000 $t
     /tmp/ccl33wYM.s:4249   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000000000000000 XMC_SCU_CLOCK_DisableLowPowerOscillator
     /tmp/ccl33wYM.s:4278   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000000000000018 $d
     /tmp/ccl33wYM.s:4284   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/ccl33wYM.s:4292   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
     /tmp/ccl33wYM.s:4321   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000000000000018 $d
     /tmp/ccl33wYM.s:4327   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/ccl33wYM.s:4335   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
     /tmp/ccl33wYM.s:4368   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:000000000000001c $d
     /tmp/ccl33wYM.s:4374   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:0000000000000000 $t
     /tmp/ccl33wYM.s:4382   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:0000000000000000 XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
     /tmp/ccl33wYM.s:4399   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:000000000000000c $d
     /tmp/ccl33wYM.s:4404   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000000 $t
     /tmp/ccl33wYM.s:4412   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillator
     /tmp/ccl33wYM.s:4462   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000034 $d
     /tmp/ccl33wYM.s:4468   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000000 $t
     /tmp/ccl33wYM.s:4476   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000000 XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
     /tmp/ccl33wYM.s:4497   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000014 $d
     /tmp/ccl33wYM.s:4502   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:0000000000000000 $t
     /tmp/ccl33wYM.s:4510   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:0000000000000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillator
     /tmp/ccl33wYM.s:4528   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:000000000000000c $d
     /tmp/ccl33wYM.s:4533   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/ccl33wYM.s:4541   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
     /tmp/ccl33wYM.s:4559   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:000000000000000c $d
     /tmp/ccl33wYM.s:4564   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/ccl33wYM.s:4572   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
     /tmp/ccl33wYM.s:4590   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:000000000000000c $d
     /tmp/ccl33wYM.s:4595   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:0000000000000000 $t
     /tmp/ccl33wYM.s:4603   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:0000000000000000 XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
     /tmp/ccl33wYM.s:4620   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:000000000000000c $d
     /tmp/ccl33wYM.s:4625   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000000 $t
     /tmp/ccl33wYM.s:4633   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000000 XMC_SCU_CLOCK_EnableSystemPll
     /tmp/ccl33wYM.s:4652   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000010 $d
     /tmp/ccl33wYM.s:4657   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000000 $t
     /tmp/ccl33wYM.s:4665   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000000 XMC_SCU_CLOCK_DisableSystemPll
     /tmp/ccl33wYM.s:4684   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000010 $d
     /tmp/ccl33wYM.s:4689   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000000 $t
     /tmp/ccl33wYM.s:4697   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000000 XMC_SCU_CLOCK_StartSystemPll
     /tmp/ccl33wYM.s:5193   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000190 $d
     /tmp/ccl33wYM.s:5210   .text.XMC_SCU_CLOCK_Init:0000000000000000 $t
     /tmp/ccl33wYM.s:5218   .text.XMC_SCU_CLOCK_Init:0000000000000000 XMC_SCU_CLOCK_Init
     /tmp/ccl33wYM.s:5675   .text.XMC_SCU_CLOCK_Init:0000000000000114 $d
     /tmp/ccl33wYM.s:5684   .text.XMC_SCU_CLOCK_StopSystemPll:0000000000000000 $t
     /tmp/ccl33wYM.s:5692   .text.XMC_SCU_CLOCK_StopSystemPll:0000000000000000 XMC_SCU_CLOCK_StopSystemPll
     /tmp/ccl33wYM.s:5710   .text.XMC_SCU_CLOCK_StopSystemPll:000000000000000c $d
     /tmp/ccl33wYM.s:5715   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:0000000000000000 $t
     /tmp/ccl33wYM.s:5723   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:0000000000000000 XMC_SCU_CLOCK_StepSystemPllFrequency
     /tmp/ccl33wYM.s:5805   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:0000000000000038 $d
     /tmp/ccl33wYM.s:5812   .text.XMC_SCU_CLOCK_IsSystemPllLocked:0000000000000000 $t
     /tmp/ccl33wYM.s:5820   .text.XMC_SCU_CLOCK_IsSystemPllLocked:0000000000000000 XMC_SCU_CLOCK_IsSystemPllLocked
     /tmp/ccl33wYM.s:5837   .text.XMC_SCU_CLOCK_IsSystemPllLocked:000000000000000c $d
     /tmp/ccl33wYM.s:5842   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000000 $t
     /tmp/ccl33wYM.s:5850   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000000 XMC_SCU_INTERRUPT_SetEventHandler
     /tmp/ccl33wYM.s:5917   .text.XMC_SCU_INTERRUPT_SetEventHandler:000000000000002c $d
     /tmp/ccl33wYM.s:5922   .text.XMC_SCU_IRQHandler:0000000000000000 $t
     /tmp/ccl33wYM.s:5930   .text.XMC_SCU_IRQHandler:0000000000000000 XMC_SCU_IRQHandler
     /tmp/ccl33wYM.s:6028   .text.XMC_SCU_IRQHandler:0000000000000030 $d
     /tmp/ccl33wYM.s:6039   .bss:0000000000000000 event_handler_list
     /tmp/ccl33wYM.s:6035   .bss:0000000000000000 $d
                           .group:0000000000000000 wm4.0.e4574648072bd3e2573d432a1a9df810
                           .group:0000000000000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:0000000000000000 wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:0000000000000000 wm4.newlib.h.21.1ae2897bc09bbe4bc80ffb801fb02432
                           .group:0000000000000000 wm4.ieeefp.h.77.f33a4dce62116f6f5175ff8bae57a54c
                           .group:0000000000000000 wm4.features.h.22.026edb2397769f4ae13f35900dbdb560
                           .group:0000000000000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:0000000000000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:0000000000000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:0000000000000000 wm4.lock.h.2.c0958401bd0ce484d507ee19aacab817
                           .group:0000000000000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:0000000000000000 wm4.cdefs.h.49.3d0fe8ea14e93bda8c589d4f684b21b8
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:0000000000000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:0000000000000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:0000000000000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:0000000000000000 wm4.xmc4_scu.h.106.b7d8d773976d331f6820948fe093a27d

UNDEFINED SYMBOLS
OSCHP_GetFrequency
SystemCoreClock
SystemCoreClockUpdate
