# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../clock_7_segment.srcs/sources_1/new/seven_segment_display.vhd" \

# Do not sort compile order
nosort
