{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732698557072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732698557073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 17:09:16 2024 " "Processing started: Wed Nov 27 17:09:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732698557073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732698557073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment12 -c experiment12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment12 -c experiment12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732698557073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1732698557280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment12 " "Found entity 1: experiment12" {  } { { "experiment12.bdf" "" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732698557310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732698557310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment12 " "Elaborating entity \"experiment12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732698557338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:inst " "Elaborating entity \"74194\" for hierarchy \"74194:inst\"" {  } { { "experiment12.bdf" "inst" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { { 264 776 896 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732698557352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:inst " "Elaborated megafunction instantiation \"74194:inst\"" {  } { { "experiment12.bdf" "" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { { 264 776 896 456 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732698557352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst1 " "Elaborating entity \"7404\" for hierarchy \"7404:inst1\"" {  } { { "experiment12.bdf" "inst1" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { { 560 520 568 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732698557366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst1 " "Elaborated megafunction instantiation \"7404:inst1\"" {  } { { "experiment12.bdf" "" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { { 560 520 568 592 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732698557367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst3 " "Elaborating entity \"74138\" for hierarchy \"74138:inst3\"" {  } { { "experiment12.bdf" "inst3" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { { 320 1096 1216 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732698557379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst3 " "Elaborated megafunction instantiation \"74138:inst3\"" {  } { { "experiment12.bdf" "" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { { 320 1096 1216 480 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732698557380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst6 " "Elaborating entity \"74161\" for hierarchy \"74161:inst6\"" {  } { { "experiment12.bdf" "inst6" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { { 304 944 1064 488 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732698557392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst6 " "Elaborated megafunction instantiation \"74161:inst6\"" {  } { { "experiment12.bdf" "" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { { 304 944 1064 488 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732698557393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst6\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst6\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732698557403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst6\|f74161:sub 74161:inst6 " "Elaborated megafunction instantiation \"74161:inst6\|f74161:sub\", which is child of megafunction instantiation \"74161:inst6\"" {  } { { "74161.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "experiment12.bdf" "" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { { 304 944 1064 488 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732698557404 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "1 " "Ignored 1 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1732698557491 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1732698557491 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst9~synth " "Found clock multiplexer inst9~synth" {  } { { "experiment12.bdf" "" { Schematic "F:/FPGA Tools/experiment12/experiment12.bdf" { { 520 648 712 568 "inst9" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1732698557501 "|experiment12|inst9"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1732698557501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732698557674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732698557793 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732698557793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732698557814 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732698557814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732698557814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732698557814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732698557826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 17:09:17 2024 " "Processing ended: Wed Nov 27 17:09:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732698557826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732698557826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732698557826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732698557826 ""}
