/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  reg [24:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [23:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [10:0] celloutsig_0_39z;
  reg [9:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_77z;
  wire [3:0] celloutsig_0_78z;
  reg [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [31:0] celloutsig_1_1z;
  wire [26:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_1z[0] ? celloutsig_1_13z : celloutsig_1_0z;
  assign celloutsig_0_10z = celloutsig_0_7z[5] ? celloutsig_0_1z : celloutsig_0_4z[2];
  assign celloutsig_0_77z = ~(celloutsig_0_73z & celloutsig_0_42z);
  assign celloutsig_0_21z = !(celloutsig_0_11z[8] ? celloutsig_0_3z[1] : celloutsig_0_3z[1]);
  assign celloutsig_0_29z = !(celloutsig_0_21z ? in_data[15] : celloutsig_0_24z[1]);
  assign celloutsig_0_1z = ~(in_data[37] ^ celloutsig_0_0z[3]);
  assign celloutsig_0_13z = { celloutsig_0_4z[4:0], celloutsig_0_1z } + { in_data[56:52], celloutsig_0_10z };
  assign celloutsig_0_27z = celloutsig_0_14z[14:11] + celloutsig_0_13z[5:2];
  assign celloutsig_0_4z = celloutsig_0_3z[7:0] & celloutsig_0_3z[8:1];
  assign celloutsig_0_0z = in_data[94:89] / { 1'h1, in_data[76:72] };
  assign celloutsig_0_17z = celloutsig_0_11z[7:5] == celloutsig_0_0z[3:1];
  assign celloutsig_0_15z = celloutsig_0_14z[9:3] >= { celloutsig_0_0z[5], celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[129:127] > in_data[135:133];
  assign celloutsig_1_7z = { celloutsig_1_4z[4:2], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z } > celloutsig_1_1z[28:9];
  assign celloutsig_1_3z = celloutsig_1_2z[26:20] <= celloutsig_1_2z[26:20];
  assign celloutsig_1_13z = { celloutsig_1_1z[13:11], celloutsig_1_10z } <= celloutsig_1_12z[5:2];
  assign celloutsig_0_12z = celloutsig_0_0z[3:1] <= celloutsig_0_7z[9:7];
  assign celloutsig_0_30z = { celloutsig_0_2z[21], celloutsig_0_15z, celloutsig_0_1z } <= { celloutsig_0_6z[1:0], celloutsig_0_29z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_2z } && { celloutsig_1_2z[26:5], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_7z[10:4] && { celloutsig_0_6z[0], celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_2z[21:14] < { celloutsig_0_11z[6:1], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_78z = celloutsig_0_14z[7:4] % { 1'h1, celloutsig_0_5z[9:8], celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_5z[3], celloutsig_0_6z } % { 1'h1, celloutsig_0_7z[5:3] };
  assign celloutsig_0_5z = in_data[56:44] % { 1'h1, celloutsig_0_0z[4:1], celloutsig_0_4z };
  assign celloutsig_1_12z = { in_data[140:135], celloutsig_1_0z } % { 1'h1, in_data[131:126] };
  assign celloutsig_0_11z = { celloutsig_0_7z[5], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z } % { 1'h1, celloutsig_0_7z[8:0], celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[66:64] * { celloutsig_0_3z[8:7], celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_14z[15:11], celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_18z } | { celloutsig_0_11z[10:0], celloutsig_0_30z };
  assign celloutsig_1_2z = celloutsig_1_1z[26:0] | in_data[179:153];
  assign celloutsig_1_18z = & { celloutsig_1_9z[2:1], celloutsig_1_8z };
  assign celloutsig_0_73z = | { celloutsig_0_39z[7:4], celloutsig_0_30z };
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z[12:11] };
  assign celloutsig_0_8z = ^ { celloutsig_0_5z[6:0], celloutsig_0_6z };
  assign celloutsig_0_39z = { celloutsig_0_7z[10:1], celloutsig_0_28z } >>> celloutsig_0_31z[10:0];
  assign celloutsig_1_1z = { in_data[162:133], celloutsig_1_0z, celloutsig_1_0z } - in_data[188:157];
  assign celloutsig_1_4z = in_data[132:126] - celloutsig_1_2z[12:6];
  assign celloutsig_0_2z = { in_data[60:43], celloutsig_0_0z } - { celloutsig_0_0z[5:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_2z[11:9] ^ { celloutsig_0_19z[2:1], celloutsig_0_9z };
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_3z = { in_data[74:67], celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 11'h000;
    else if (!celloutsig_1_18z) celloutsig_0_7z = celloutsig_0_5z[10:0];
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_2z[16:15], celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_14z = 25'h0000000;
    else if (!celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_3z[9:1], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_42z = ~((in_data[66] & celloutsig_0_21z) | (celloutsig_0_11z[8] & celloutsig_0_15z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z[2] & celloutsig_1_4z[5]) | (celloutsig_1_2z[11] & celloutsig_1_4z[6]));
  assign celloutsig_0_28z = ~((celloutsig_0_21z & celloutsig_0_3z[8]) | (celloutsig_0_17z & celloutsig_0_13z[5]));
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
