# 50 Days of Verilog Challenge ğŸš€

Welcome to my **50 Days of Verilog Challenge!** This repository contains my daily Verilog practice and projects, all simulated using the **Cadence Virtuoso** licensed tool.

## ğŸ›  Tools & Setup
- **Hardware Description Language:** Verilog
- **Simulation & Synthesis Tool:** Cadence Virtuoso
- **Operating System:** Linux 

## ğŸ“… Challenge Overview
For the next **50 days**, I will:
- Write Verilog code for various digital designs.
- Simulate and verify the functionality using **Cadence Virtuoso**.
- Document my learnings, issues, and solutions.

## ğŸ“‚ Repository Structure
ğŸ“‚ 50-days-of-verilog â”‚â”€â”€ ğŸ“ Day01 â”‚ â”œâ”€â”€ design.v # Verilog Design â”‚ â”œâ”€â”€ testbench.v # Testbench â”‚ â”œâ”€â”€ results.log # Simulation Results â”‚â”€â”€ ğŸ“ Day02 â”‚â”€â”€ ğŸ“ ... â”‚â”€â”€ README.md 

## ğŸ Goals
- Improve proficiency in **Verilog HDL**.
- Gain hands-on experience with **Cadence Virtuoso**.
- Build a strong portfolio of **digital design projects**.

## ğŸ“– How to Run the Simulations
1. Open **Cadence Virtuoso** and navigate to the working directory.
2. Load the **Verilog files** into the simulator.
3. Run the simulation and analyze the waveforms.
4. Verify the results using testbenches.

## ğŸ“Œ Progress Tracker
- âœ… Day 1 - Basic Gates
- âœ… Day 2 - Multiplexers
- â³ Day 3 - Flip-Flops
- âœ… Day 5 - **Project Day**
- âœ… Day 10 - **Problem Statement from Product-Based Company**
- ...

## ğŸ¤ Contributing
Feel free to suggest improvements or share your own **Verilog challenges**!

## ğŸ“¢ Connect with Me
- ğŸ“§ Email: 2022uec1647@gmail.com
- ğŸ”— LinkedIn: [Nagaraju Ramavath](https://www.linkedin.com/in/nagaraju-ramavath-b67460282/)

Let's master **Verilog & Digital Design** together! ğŸ’¡
