#! /home/tcmichals/.tools/oss-cad-suite-2025-12-08/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-41-g4f31fec5c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/tcmichals/.tools/oss-cad-suite-2025-12-08/lib/ivl/system.vpi";
:vpi_module "/home/tcmichals/.tools/oss-cad-suite-2025-12-08/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/tcmichals/.tools/oss-cad-suite-2025-12-08/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/tcmichals/.tools/oss-cad-suite-2025-12-08/lib/ivl/v2005_math.vpi";
:vpi_module "/home/tcmichals/.tools/oss-cad-suite-2025-12-08/lib/ivl/va_math.vpi";
:vpi_module "/home/tcmichals/.tools/oss-cad-suite-2025-12-08/lib/ivl/v2009.vpi";
S_0x555558d99e10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555558d2cf60 .scope module, "design_tb" "design_tb" 3 3;
 .timescale -9 -12;
P_0x555558bccb10 .param/l "READ_REQ" 1 3 287, C4<10100001>;
P_0x555558bccb50 .param/l "READ_RESP" 1 3 289, C4<10100011>;
P_0x555558bccb90 .param/l "WRITE_REQ" 1 3 288, C4<10100010>;
P_0x555558bccbd0 .param/l "WRITE_RESP" 1 3 290, C4<10100100>;
v0x555558e37de0_0 .var "dshot_monitor_active", 0 0;
v0x555558e37ec0_0 .var "i_pll_locked", 0 0;
v0x555558e37f80_0 .var "i_rst", 0 0;
v0x555558e38020_0 .var "i_sclk", 0 0;
v0x555558e38110_0 .var "i_sys_clk", 0 0;
v0x555558e38200_0 .net "o_led0", 0 0, L_0x555558e55b00;  1 drivers
v0x555558e382a0_0 .net "o_led1", 0 0, L_0x555558e55a10;  1 drivers
v0x555558e38340_0 .net "o_led2", 0 0, L_0x555558e558d0;  1 drivers
v0x555558e383e0_0 .net "o_led3", 0 0, L_0x555558e55830;  1 drivers
o0x707c00dc3658 .functor BUFZ 1, c4<z>; HiZ drive
I0x555558c77690 .island tran;
p0x707c00dc3658 .port I0x555558c77690, o0x707c00dc3658;
v0x555558e38510_0 .net8 "o_motor1", 0 0, p0x707c00dc3658;  0 drivers, strength-aware
v0x555558e385b0_0 .net "o_neopixel", 0 0, L_0x555558e55650;  1 drivers
v0x555558e38650_0 .net "o_status_led1", 0 0, L_0x555558e5c720;  1 drivers
v0x555558e386f0_0 .net "o_status_led2", 0 0, L_0x555558e5c7e0;  1 drivers
v0x555558e38790_0 .var "pixel_data", 31 0;
v0x555558e38830_0 .var "pwm_ch0", 0 0;
v0x555558e388d0_0 .var "readback", 31 0;
v0x555558e38970_0 .var "spi_cs_n", 0 0;
v0x555558e38a10_0 .net "spi_miso", 0 0, L_0x555558e393e0;  1 drivers
v0x555558e38b00_0 .var "spi_mosi", 0 0;
v0x555558e38bf0_0 .var "tmp32", 31 0;
S_0x555558d8d430 .scope module, "dut" "coredesign" 3 40, 4 28 0, S_0x555558d2cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sys_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 1 "i_pll_locked";
    .port_info 3 /INPUT 1 "i_spi_clk";
    .port_info 4 /INPUT 1 "i_spi_cs_n";
    .port_info 5 /INPUT 1 "i_spi_mosi";
    .port_info 6 /OUTPUT 1 "o_spi_miso";
    .port_info 7 /OUTPUT 1 "o_led0";
    .port_info 8 /OUTPUT 1 "o_led1";
    .port_info 9 /OUTPUT 1 "o_led2";
    .port_info 10 /OUTPUT 1 "o_led3";
    .port_info 11 /INPUT 1 "i_btn0";
    .port_info 12 /INPUT 1 "i_btn1";
    .port_info 13 /INPUT 1 "i_uart_rx";
    .port_info 14 /OUTPUT 1 "o_uart_tx";
    .port_info 15 /OUTPUT 1 "o_uart_irq";
    .port_info 16 /INPUT 1 "i_usb_uart_rx";
    .port_info 17 /OUTPUT 1 "o_usb_uart_tx";
    .port_info 18 /INPUT 1 "i_pwm_ch0";
    .port_info 19 /INPUT 1 "i_pwm_ch1";
    .port_info 20 /INPUT 1 "i_pwm_ch2";
    .port_info 21 /INPUT 1 "i_pwm_ch3";
    .port_info 22 /INPUT 1 "i_pwm_ch4";
    .port_info 23 /INPUT 1 "i_pwm_ch5";
    .port_info 24 /INOUT 1 "o_motor1";
    .port_info 25 /INOUT 1 "o_motor2";
    .port_info 26 /INOUT 1 "o_motor3";
    .port_info 27 /INOUT 1 "o_motor4";
    .port_info 28 /OUTPUT 1 "o_neopixel";
    .port_info 29 /OUTPUT 1 "o_status_led1";
    .port_info 30 /OUTPUT 1 "o_status_led2";
L_0x555558d84f80 .functor NOT 1, v0x555558e37ec0_0, C4<0>, C4<0>, C4<0>;
L_0x555558ad4f60 .functor OR 1, v0x555558e37f80_0, L_0x555558d84f80, C4<0>, C4<0>;
L_0x555558e397b0 .functor NOT 1, v0x555558e016e0_0, C4<0>, C4<0>, C4<0>;
L_0x555558e39870 .functor AND 1, v0x555558e38970_0, L_0x555558e397b0, C4<1>, C4<1>;
L_0x555558e399a0 .functor OR 1, L_0x555558ad4f60, L_0x555558e39870, C4<0>, C4<0>;
L_0x555558e54aa0 .functor BUFZ 32, L_0x555558e4e6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e54ba0 .functor BUFZ 1, L_0x555558e4ee10, C4<0>, C4<0>, C4<0>;
L_0x707c00d6fd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e57000 .functor XNOR 1, v0x555558bf0f30_0, L_0x707c00d6fd50, C4<0>, C4<0>;
L_0x555558e5c720 .functor BUFZ 1, L_0x555558e02640, C4<0>, C4<0>, C4<0>;
L_0x555558e5c7e0 .functor BUFZ 1, v0x555558af2770_0, C4<0>, C4<0>, C4<0>;
v0x555558e2e9a0_0 .net *"_ivl_0", 0 0, L_0x555558d84f80;  1 drivers
v0x555558e2eaa0_0 .net *"_ivl_4", 0 0, L_0x555558e397b0;  1 drivers
v0x555558e2eb80_0 .net *"_ivl_6", 0 0, L_0x555558e39870;  1 drivers
v0x555558e2ec70_0 .net/2u *"_ivl_76", 0 0, L_0x707c00d6fd50;  1 drivers
v0x555558e2ed50_0 .net *"_ivl_81", 7 0, L_0x555558e58f00;  1 drivers
L_0x707c00d6ffd8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558e2ee30_0 .net *"_ivl_85", 23 0, L_0x707c00d6ffd8;  1 drivers
v0x555558e2ef10_0 .net "axis_in_tdata", 7 0, L_0x555558e39670;  1 drivers
L_0x707c00d6f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e2f020_0 .net "axis_in_tlast", 0 0, L_0x707c00d6f0f0;  1 drivers
v0x555558e2f0c0_0 .net "axis_in_tready", 0 0, L_0x555558e39ab0;  1 drivers
v0x555558e2f1f0_0 .net "axis_in_tvalid", 0 0, L_0x555558e396e0;  1 drivers
v0x555558e2f2e0_0 .net "axis_master_busy", 0 0, v0x555558e016e0_0;  1 drivers
v0x555558e2f380_0 .net "axis_master_rst", 0 0, L_0x555558e399a0;  1 drivers
v0x555558e2f420_0 .net "axis_neo_data", 31 0, L_0x555558e552a0;  1 drivers
v0x555558e2f510_0 .net "axis_neo_ready", 0 0, L_0x555558e554f0;  1 drivers
v0x555558e2f600_0 .net "axis_neo_valid", 0 0, L_0x555558e55430;  1 drivers
v0x555558e2f6f0_0 .net "axis_out_tdata", 7 0, v0x555558b823c0_0;  1 drivers
v0x555558e2f7e0_0 .net "axis_out_tlast", 0 0, L_0x555558e3a4d0;  1 drivers
v0x555558e2f9e0_0 .net "axis_out_tready", 0 0, L_0x555558e128f0;  1 drivers
v0x555558e2fad0_0 .net "axis_out_tvalid", 0 0, L_0x555558e3a340;  1 drivers
v0x555558e2fbc0_0 .net "dshot_motor1", 0 0, v0x555558d92190_0;  1 drivers
v0x555558e2fcb0_0 .net "dshot_motor2", 0 0, v0x555558d6be80_0;  1 drivers
v0x555558e2fda0_0 .net "dshot_motor3", 0 0, v0x555558d68c00_0;  1 drivers
v0x555558e2fe90_0 .net "dshot_motor4", 0 0, v0x555558d61bf0_0;  1 drivers
L_0x707c00d70608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e2ff80_0 .net "i_btn0", 0 0, L_0x707c00d70608;  1 drivers
L_0x707c00d70650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e30020_0 .net "i_btn1", 0 0, L_0x707c00d70650;  1 drivers
v0x555558e300e0_0 .net "i_pll_locked", 0 0, v0x555558e37ec0_0;  1 drivers
v0x555558e301a0_0 .net "i_pwm_ch0", 0 0, v0x555558e38830_0;  1 drivers
L_0x707c00d70728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e30290_0 .net "i_pwm_ch1", 0 0, L_0x707c00d70728;  1 drivers
L_0x707c00d70770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e30380_0 .net "i_pwm_ch2", 0 0, L_0x707c00d70770;  1 drivers
L_0x707c00d707b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e30470_0 .net "i_pwm_ch3", 0 0, L_0x707c00d707b8;  1 drivers
L_0x707c00d70800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e30560_0 .net "i_pwm_ch4", 0 0, L_0x707c00d70800;  1 drivers
L_0x707c00d70848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e30650_0 .net "i_pwm_ch5", 0 0, L_0x707c00d70848;  1 drivers
v0x555558e30740_0 .net "i_rst", 0 0, v0x555558e37f80_0;  1 drivers
v0x555558e30800_0 .net "i_spi_clk", 0 0, v0x555558e38020_0;  1 drivers
v0x555558e308a0_0 .net "i_spi_cs_n", 0 0, v0x555558e38970_0;  1 drivers
v0x555558e30990_0 .net "i_spi_mosi", 0 0, v0x555558e38b00_0;  1 drivers
v0x555558e30a30_0 .net "i_sys_clk", 0 0, v0x555558e38110_0;  1 drivers
L_0x707c00d70698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555558e30ad0_0 .net "i_uart_rx", 0 0, L_0x707c00d70698;  1 drivers
L_0x707c00d706e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555558e30b70_0 .net "i_usb_uart_rx", 0 0, L_0x707c00d706e0;  1 drivers
v0x555558e30c10_0 .net "mux_ch", 1 0, v0x555558bf0e50_0;  1 drivers
v0x555558e30cb0_0 .net "mux_sel", 0 0, v0x555558bf0f30_0;  1 drivers
v0x555558e30d50_0 .net "o_led0", 0 0, L_0x555558e55b00;  alias, 1 drivers
v0x555558e30df0_0 .net "o_led1", 0 0, L_0x555558e55a10;  alias, 1 drivers
v0x555558e30e90_0 .net "o_led2", 0 0, L_0x555558e558d0;  alias, 1 drivers
v0x555558e30f50_0 .net "o_led3", 0 0, L_0x555558e55830;  alias, 1 drivers
v0x555558e31010_0 .net8 "o_motor1", 0 0, p0x707c00dc3658;  alias, 0 drivers, strength-aware
o0x707c00dc3688 .functor BUFZ 1, c4<z>; HiZ drive
p0x707c00dc3688 .port I0x555558c77690, o0x707c00dc3688;
v0x555558e310d0_0 .net8 "o_motor2", 0 0, p0x707c00dc3688;  0 drivers, strength-aware
o0x707c00dc36b8 .functor BUFZ 1, c4<z>; HiZ drive
p0x707c00dc36b8 .port I0x555558c77690, o0x707c00dc36b8;
v0x555558e31190_0 .net8 "o_motor3", 0 0, p0x707c00dc36b8;  0 drivers, strength-aware
o0x707c00dc36e8 .functor BUFZ 1, c4<z>; HiZ drive
p0x707c00dc36e8 .port I0x555558c77690, o0x707c00dc36e8;
v0x555558e31250_0 .net8 "o_motor4", 0 0, p0x707c00dc36e8;  0 drivers, strength-aware
v0x555558e31310_0 .net "o_neopixel", 0 0, L_0x555558e55650;  alias, 1 drivers
v0x555558e313b0_0 .net "o_spi_miso", 0 0, L_0x555558e393e0;  alias, 1 drivers
v0x555558e31450_0 .net "o_status_led1", 0 0, L_0x555558e5c720;  alias, 1 drivers
v0x555558e314f0_0 .net "o_status_led2", 0 0, L_0x555558e5c7e0;  alias, 1 drivers
o0x707c00dc3778 .functor BUFZ 1, c4<z>; HiZ drive
v0x555558e31590_0 .net "o_uart_irq", 0 0, o0x707c00dc3778;  0 drivers
o0x707c00dc37a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x555558e31650_0 .net "o_uart_tx", 0 0, o0x707c00dc37a8;  0 drivers
v0x555558e31710_0 .net "o_usb_uart_tx", 0 0, L_0x555558e577b0;  1 drivers
v0x555558e31800_0 .net "passthrough_active", 0 0, L_0x555558e58880;  1 drivers
v0x555558e318a0_0 .net "passthrough_enable", 0 0, L_0x555558e57000;  1 drivers
v0x555558e31940_0 .net "serial_rx_in", 0 0, L_0x555558e56d90;  1 drivers
v0x555558e319e0_0 .net "serial_tx_oe", 0 0, L_0x555558e58290;  1 drivers
v0x555558e31a80_0 .net "serial_tx_out", 0 0, L_0x555558e58010;  1 drivers
v0x555558e31b20_0 .net "spi_busy", 0 0, L_0x555558e02640;  1 drivers
v0x555558e31c10_0 .net "spi_rx_data", 7 0, v0x555558dcdc00_0;  1 drivers
v0x555558e31d00_0 .net "spi_rx_valid", 0 0, v0x555558dc8d80_0;  1 drivers
v0x555558e31df0_0 .net "spi_tx_data", 7 0, L_0x555558e39540;  1 drivers
v0x555558e31ee0_0 .net "spi_tx_ready", 0 0, v0x555558dd29e0_0;  1 drivers
v0x555558e31fd0_0 .net "spi_tx_valid", 0 0, L_0x555558e394d0;  1 drivers
v0x555558e320c0_0 .net "sys_rst", 0 0, L_0x555558ad4f60;  1 drivers
v0x555558e32160_0 .net "wb_ack", 0 0, L_0x555558e54ba0;  1 drivers
v0x555558e32200_0 .net "wb_adr", 31 0, L_0x555558e39c40;  1 drivers
v0x555558e322f0_0 .net "wb_cyc", 0 0, v0x555558af2770_0;  1 drivers
v0x555558e323e0_0 .net "wb_dat_m2s", 31 0, v0x555558d7dbe0_0;  1 drivers
v0x555558e324f0_0 .net "wb_dat_s2m", 31 0, L_0x555558e54aa0;  1 drivers
v0x555558e325b0_0 .net "wb_dshot_ack", 0 0, v0x555558df7ee0_0;  1 drivers
v0x555558e326a0_0 .net "wb_dshot_dat_s2m", 31 0, v0x555558de9240_0;  1 drivers
L_0x707c00d70260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e32790_0 .net "wb_dshot_stall", 0 0, L_0x707c00d70260;  1 drivers
v0x555558e32830_0 .net "wb_err", 0 0, L_0x555558e4f740;  1 drivers
v0x555558e32920_0 .net "wb_led_ack", 0 0, v0x555558b10530_0;  1 drivers
v0x555558e32a10_0 .net "wb_led_dat_s2m", 31 0, v0x555558b10870_0;  1 drivers
v0x555558e32b00_0 .net "wb_m_ack", 0 0, L_0x555558e4ee10;  1 drivers
v0x555558e32ba0_0 .net "wb_m_dat_s2m", 31 0, L_0x555558e4e6e0;  1 drivers
v0x555558e32c40_0 .net "wb_mux_ack", 0 0, v0x555558be0ce0_0;  1 drivers
v0x555558e32d30_0 .net "wb_mux_dat_s2m", 31 0, v0x555558b2a780_0;  1 drivers
L_0x707c00d6fd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e32e20_0 .net "wb_mux_stall", 0 0, L_0x707c00d6fd08;  1 drivers
v0x555558e32ec0_0 .net "wb_neopx_ack", 0 0, v0x555558e22dd0_0;  1 drivers
v0x555558e32fb0_0 .net "wb_neopx_dat_s2m", 31 0, L_0x555558e54ea0;  1 drivers
v0x555558e330c0_0 .net "wb_pwm_ack", 0 0, v0x555558e2d630_0;  1 drivers
v0x555558e331b0_0 .net "wb_pwm_dat_s2m", 31 0, v0x555558e2d940_0;  1 drivers
L_0x707c00d70020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e332c0_0 .net "wb_pwm_stall", 0 0, L_0x707c00d70020;  1 drivers
v0x555558e33380_0 .net "wb_sel", 3 0, v0x555558c65d80_0;  1 drivers
v0x555558e33490_0 .net "wb_stb", 0 0, v0x555558b87360_0;  1 drivers
v0x555558e33580_0 .net "wb_ver_ack", 0 0, v0x555558e2e340_0;  1 drivers
v0x555558e33670_0 .net "wb_ver_dat_s2m", 31 0, v0x555558e2e6d0_0;  1 drivers
v0x555558e33780_0 .net "wb_we", 0 0, v0x555558bc0bc0_0;  1 drivers
v0x555558e33870_0 .net "wbs0_adr_o", 31 0, L_0x555558e50100;  1 drivers
v0x555558e33980_0 .net "wbs0_cyc_o", 0 0, L_0x555558e50b40;  1 drivers
v0x555558e33a70_0 .net "wbs0_dat_o", 31 0, L_0x555558e50350;  1 drivers
v0x555558e33b80_0 .net "wbs0_sel_o", 3 0, L_0x555558e507d0;  1 drivers
v0x555558e33c90_0 .net "wbs0_stb_o", 0 0, L_0x555558e508d0;  1 drivers
v0x555558e33d80_0 .net "wbs0_we_o", 0 0, L_0x555558e50450;  1 drivers
v0x555558e33e70_0 .net "wbs1_adr_o", 31 0, L_0x555558e50bb0;  1 drivers
v0x555558e33f30_0 .net "wbs1_cyc_o", 0 0, L_0x555558e514d0;  1 drivers
v0x555558e34020_0 .net "wbs1_dat_o", 31 0, L_0x555558e50e30;  1 drivers
v0x555558e34110_0 .net "wbs1_sel_o", 3 0, L_0x555558e511c0;  1 drivers
v0x555558e341d0_0 .net "wbs1_stb_o", 0 0, L_0x555558e51230;  1 drivers
v0x555558e342c0_0 .net "wbs1_we_o", 0 0, L_0x555558e50ea0;  1 drivers
v0x555558e343b0_0 .net "wbs2_adr_o", 31 0, L_0x555558e51540;  1 drivers
v0x555558e344a0_0 .net "wbs2_cyc_o", 0 0, L_0x555558e51ef0;  1 drivers
v0x555558e34590_0 .net "wbs2_dat_o", 31 0, L_0x555558e517f0;  1 drivers
v0x555558e346a0_0 .net "wbs2_sel_o", 3 0, L_0x555558e51bb0;  1 drivers
v0x555558e347b0_0 .net "wbs2_stb_o", 0 0, L_0x555558e51c20;  1 drivers
v0x555558e348a0_0 .net "wbs2_we_o", 0 0, L_0x555558e51860;  1 drivers
v0x555558e34990_0 .net "wbs3_adr_o", 31 0, L_0x555558e51f60;  1 drivers
v0x555558e34aa0_0 .net "wbs3_cyc_o", 0 0, L_0x555558e529a0;  1 drivers
v0x555558e34b90_0 .net "wbs3_dat_o", 31 0, L_0x555558e52240;  1 drivers
v0x555558e34ca0_0 .net "wbs3_sel_o", 3 0, L_0x555558e52630;  1 drivers
v0x555558e34db0_0 .net "wbs3_stb_o", 0 0, L_0x555558e526a0;  1 drivers
v0x555558e34ea0_0 .net "wbs3_we_o", 0 0, L_0x555558e522b0;  1 drivers
v0x555558e34f90_0 .net "wbs4_adr_o", 31 0, L_0x555558e52b20;  1 drivers
v0x555558e350a0_0 .net "wbs4_cyc_o", 0 0, L_0x555558e53890;  1 drivers
v0x555558e35190_0 .net "wbs4_dat_o", 31 0, L_0x555558e52e30;  1 drivers
v0x555558e352a0_0 .net "wbs4_sel_o", 3 0, L_0x555558e533e0;  1 drivers
v0x555558e353b0_0 .net "wbs4_stb_o", 0 0, L_0x555558e53560;  1 drivers
v0x555558e354a0_0 .net "wbs4_we_o", 0 0, L_0x555558e52fb0;  1 drivers
v0x555558e35590_0 .net "wbs5_adr_o", 31 0, L_0x555558e53900;  1 drivers
v0x555558e356a0_0 .net "wbs5_cyc_o", 0 0, L_0x555558e543d0;  1 drivers
v0x555558e35790_0 .net "wbs5_dat_o", 31 0, L_0x555558e53c40;  1 drivers
v0x555558e358a0_0 .net "wbs5_sel_o", 3 0, L_0x555558e54000;  1 drivers
v0x555558e35960_0 .net "wbs5_stb_o", 0 0, L_0x555558e54070;  1 drivers
v0x555558e36210_0 .net "wbs5_we_o", 0 0, L_0x555558e53cb0;  1 drivers
L_0x555558e55830 .part v0x555558d63c60_0, 3, 1;
L_0x555558e558d0 .part v0x555558d63c60_0, 2, 1;
L_0x555558e55a10 .part v0x555558d63c60_0, 1, 1;
L_0x555558e55b00 .part v0x555558d63c60_0, 0, 1;
L_0x555558e56f60 .concat [ 1 1 1 1], v0x555558d92190_0, v0x555558d6be80_0, v0x555558d68c00_0, v0x555558d61bf0_0;
L_0x555558e58f00 .part L_0x555558e50bb0, 0, 8;
L_0x555558e59010 .concat [ 8 24 0 0], L_0x555558e58f00, L_0x707c00d6ffd8;
p0x707c00dbea98 .port I0x555558c77690, L_0x555558e565f0;
 .tranvp 4 1 3, I0x555558c77690, p0x707c00dbea98 p0x707c00dc36e8;
 .tranvp 4 1 2, I0x555558c77690, p0x707c00dbea98 p0x707c00dc36b8;
 .tranvp 4 1 1, I0x555558c77690, p0x707c00dbea98 p0x707c00dc3688;
 .tranvp 4 1 0, I0x555558c77690, p0x707c00dbea98 p0x707c00dc3658;
S_0x555558d502f0 .scope module, "u_axis_wb_master" "axis_wb_master" 4 181, 5 32 0, S_0x555558d8d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "input_axis_tdata";
    .port_info 3 /INPUT 1 "input_axis_tkeep";
    .port_info 4 /INPUT 1 "input_axis_tvalid";
    .port_info 5 /OUTPUT 1 "input_axis_tready";
    .port_info 6 /INPUT 1 "input_axis_tlast";
    .port_info 7 /INPUT 1 "input_axis_tuser";
    .port_info 8 /OUTPUT 8 "output_axis_tdata";
    .port_info 9 /OUTPUT 1 "output_axis_tkeep";
    .port_info 10 /OUTPUT 1 "output_axis_tvalid";
    .port_info 11 /INPUT 1 "output_axis_tready";
    .port_info 12 /OUTPUT 1 "output_axis_tlast";
    .port_info 13 /OUTPUT 1 "output_axis_tuser";
    .port_info 14 /OUTPUT 32 "wb_adr_o";
    .port_info 15 /INPUT 32 "wb_dat_i";
    .port_info 16 /OUTPUT 32 "wb_dat_o";
    .port_info 17 /OUTPUT 1 "wb_we_o";
    .port_info 18 /OUTPUT 4 "wb_sel_o";
    .port_info 19 /OUTPUT 1 "wb_stb_o";
    .port_info 20 /INPUT 1 "wb_ack_i";
    .port_info 21 /INPUT 1 "wb_err_i";
    .port_info 22 /OUTPUT 1 "wb_cyc_o";
    .port_info 23 /OUTPUT 1 "busy";
P_0x555558e18b80 .param/l "ADDR_WIDTH_ADJ" 1 5 101, +C4<000000000000000000000000000100000>;
P_0x555558e18bc0 .param/l "ADDR_WORD_WIDTH" 1 5 104, +C4<00000000000000000000000000000000100>;
P_0x555558e18c00 .param/l "AXIS_DATA_WIDTH" 0 5 36, +C4<00000000000000000000000000001000>;
P_0x555558e18c40 .param/l "AXIS_DATA_WORD_SIZE" 1 5 90, +C4<00000000000000000000000000001000>;
P_0x555558e18c80 .param/l "AXIS_KEEP_WIDTH" 0 5 37, +C4<00000000000000000000000000000001>;
P_0x555558e18cc0 .param/l "COUNT_SIZE" 0 5 35, +C4<00000000000000000000000000010000>;
P_0x555558e18d00 .param/l "COUNT_WORD_WIDTH" 1 5 103, +C4<0000000000000000000000000000000010>;
P_0x555558e18d40 .param/l "IMPLICIT_FRAMING" 0 5 34, +C4<00000000000000000000000000000001>;
P_0x555558e18d80 .param/l "READ_REQ" 0 5 41, C4<10100001>;
P_0x555558e18dc0 .param/l "READ_RESP" 0 5 43, C4<10100011>;
P_0x555558e18e00 .param/l "STATE_HEADER" 1 5 136, C4<001>;
P_0x555558e18e40 .param/l "STATE_IDLE" 1 5 135, C4<000>;
P_0x555558e18e80 .param/l "STATE_READ_1" 1 5 137, C4<010>;
P_0x555558e18ec0 .param/l "STATE_READ_2" 1 5 138, C4<011>;
P_0x555558e18f00 .param/l "STATE_WAIT_LAST" 1 5 141, C4<110>;
P_0x555558e18f40 .param/l "STATE_WRITE_1" 1 5 139, C4<100>;
P_0x555558e18f80 .param/l "STATE_WRITE_2" 1 5 140, C4<101>;
P_0x555558e18fc0 .param/l "WB_ADDR_WIDTH" 0 5 39, +C4<00000000000000000000000000100000>;
P_0x555558e19000 .param/l "WB_DATA_WIDTH" 0 5 38, +C4<00000000000000000000000000100000>;
P_0x555558e19040 .param/l "WB_SELECT_WIDTH" 0 5 40, +C4<00000000000000000000000000000100>;
P_0x555558e19080 .param/l "WB_VALID_ADDR_WIDTH" 1 5 93, +C4<000000000000000000000000000011110>;
P_0x555558e190c0 .param/l "WB_WORD_SIZE" 1 5 97, +C4<00000000000000000000000000001000>;
P_0x555558e19100 .param/l "WB_WORD_WIDTH" 1 5 95, +C4<00000000000000000000000000000100>;
P_0x555558e19140 .param/l "WORD_PART_ADDR_WIDTH" 1 5 99, +C4<00000000000000000000000000000000>;
P_0x555558e19180 .param/l "WRITE_REQ" 0 5 42, C4<10100010>;
P_0x555558e191c0 .param/l "WRITE_RESP" 0 5 44, C4<10100100>;
L_0x555558e39ab0 .functor BUFZ 1, v0x555558d709f0_0, C4<0>, C4<0>, C4<0>;
L_0x555558e3a270 .functor BUFZ 1, v0x555558d224a0_0, C4<0>, C4<0>, C4<0>;
L_0x555558e3a340 .functor BUFZ 1, v0x555558be1110_0, C4<0>, C4<0>, C4<0>;
L_0x555558e3a4d0 .functor BUFZ 1, v0x555558c1a4c0_0, C4<0>, C4<0>, C4<0>;
L_0x555558e3a570 .functor BUFZ 1, v0x555558ad1da0_0, C4<0>, C4<0>, C4<0>;
L_0x555558e3a6b0 .functor NOT 1, v0x555558b6ae60_0, C4<0>, C4<0>, C4<0>;
L_0x555558e3a780 .functor NOT 1, v0x555558be1110_0, C4<0>, C4<0>, C4<0>;
L_0x555558e3a640 .functor NOT 1, v0x555558bfe5d0_0, C4<0>, C4<0>, C4<0>;
L_0x555558e3a8d0 .functor OR 1, L_0x555558e3a780, L_0x555558e3a640, C4<0>, C4<0>;
L_0x555558e3aa00 .functor AND 1, L_0x555558e3a6b0, L_0x555558e3a8d0, C4<1>, C4<1>;
L_0x555558e3ab10 .functor OR 1, L_0x555558e128f0, L_0x555558e3aa00, C4<0>, C4<0>;
v0x555558d928c0_0 .net *"_ivl_3", 29 0, L_0x555558e39b20;  1 drivers
v0x555558d90680_0 .net *"_ivl_30", 0 0, L_0x555558e3a6b0;  1 drivers
v0x555558d8e380_0 .net *"_ivl_32", 0 0, L_0x555558e3a780;  1 drivers
v0x555558d2ea00_0 .net *"_ivl_34", 0 0, L_0x555558e3a640;  1 drivers
v0x555558ae2d00_0 .net *"_ivl_36", 0 0, L_0x555558e3a8d0;  1 drivers
v0x555558be5650_0 .net *"_ivl_38", 0 0, L_0x555558e3aa00;  1 drivers
L_0x707c00d6f138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555558b10a40_0 .net/2u *"_ivl_4", 1 0, L_0x707c00d6f138;  1 drivers
v0x555558d40e10_0 .var "addr_next", 31 0;
v0x555558dfdde0_0 .var "addr_reg", 31 0;
v0x555558e001a0_0 .net "busy", 0 0, v0x555558e016e0_0;  alias, 1 drivers
v0x555558e016e0_0 .var "busy_reg", 0 0;
v0x555558da1260_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558dad390_0 .var "count_next", 7 0;
v0x555558d829f0_0 .var "count_reg", 7 0;
v0x555558d850d0_0 .var "data_next", 31 0;
v0x555558d7dbe0_0 .var "data_reg", 31 0;
v0x555558d29120_0 .net "input_axis_tdata", 7 0, L_0x555558e39670;  alias, 1 drivers
o0x707c00db8348 .functor BUFZ 1, c4<z>; HiZ drive
v0x555558d21a00_0 .net "input_axis_tkeep", 0 0, o0x707c00db8348;  0 drivers
L_0x707c00d6f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558cb69c0_0 .net "input_axis_tlast", 0 0, L_0x707c00d6f180;  1 drivers
v0x555558cb6ba0_0 .net "input_axis_tready", 0 0, L_0x555558e39ab0;  alias, 1 drivers
v0x555558e02a90_0 .var "input_axis_tready_next", 0 0;
v0x555558d709f0_0 .var "input_axis_tready_reg", 0 0;
o0x707c00db8438 .functor BUFZ 1, c4<z>; HiZ drive
v0x555558d7b720_0 .net "input_axis_tuser", 0 0, o0x707c00db8438;  0 drivers
v0x555558d27840_0 .net "input_axis_tvalid", 0 0, L_0x555558e396e0;  alias, 1 drivers
v0x555558bd04e0_0 .var "last_cycle_reg", 0 0;
v0x555558bc8820_0 .net "output_axis_tdata", 7 0, v0x555558b823c0_0;  alias, 1 drivers
v0x555558ae9ca0_0 .var "output_axis_tdata_int", 7 0;
v0x555558b823c0_0 .var "output_axis_tdata_reg", 7 0;
v0x555558b82540_0 .net "output_axis_tkeep", 0 0, L_0x555558e3a270;  1 drivers
v0x555558d220d0_0 .var "output_axis_tkeep_int", 0 0;
v0x555558d224a0_0 .var "output_axis_tkeep_reg", 0 0;
v0x555558bd73b0_0 .net "output_axis_tlast", 0 0, L_0x555558e3a4d0;  alias, 1 drivers
v0x555558ad1f20_0 .var "output_axis_tlast_int", 0 0;
v0x555558c1a4c0_0 .var "output_axis_tlast_reg", 0 0;
v0x555558b57a60_0 .net "output_axis_tready", 0 0, L_0x555558e128f0;  alias, 1 drivers
v0x555558b52cd0_0 .net "output_axis_tready_int_early", 0 0, L_0x555558e3ab10;  1 drivers
v0x555558b52e50_0 .var "output_axis_tready_int_reg", 0 0;
v0x555558b79060_0 .net "output_axis_tuser", 0 0, L_0x555558e3a570;  1 drivers
v0x555558bd7240_0 .var "output_axis_tuser_int", 0 0;
v0x555558ad1da0_0 .var "output_axis_tuser_reg", 0 0;
v0x555558c0c6a0_0 .net "output_axis_tvalid", 0 0, L_0x555558e3a340;  alias, 1 drivers
v0x555558bfe5d0_0 .var "output_axis_tvalid_int", 0 0;
v0x555558bf1400_0 .var "output_axis_tvalid_next", 0 0;
v0x555558be1110_0 .var "output_axis_tvalid_reg", 0 0;
v0x555558b2ae20_0 .var "ptr_next", 15 0;
v0x555558b2af70_0 .var "ptr_reg", 15 0;
v0x555558ad59e0_0 .net "rst", 0 0, L_0x555558e399a0;  alias, 1 drivers
v0x555558c0ca80_0 .var "state_next", 2 0;
v0x555558b0a4c0_0 .var "state_reg", 2 0;
v0x555558af6b10_0 .var "store_axis_int_to_output", 0 0;
v0x555558c3daa0_0 .var "store_axis_int_to_temp", 0 0;
v0x555558c3d630_0 .var "store_axis_temp_to_output", 0 0;
v0x555558c3d260_0 .var "temp_axis_tdata_reg", 7 0;
v0x555558c14330_0 .var "temp_axis_tkeep_reg", 0 0;
v0x555558c0c910_0 .var "temp_axis_tlast_reg", 0 0;
v0x555558af2980_0 .var "temp_axis_tuser_reg", 0 0;
v0x555558b10f10_0 .var "temp_axis_tvalid_next", 0 0;
v0x555558b6ae60_0 .var "temp_axis_tvalid_reg", 0 0;
v0x555558ace890_0 .net "wb_ack_i", 0 0, L_0x555558e54ba0;  alias, 1 drivers
v0x555558aea9e0_0 .net "wb_adr_o", 31 0, L_0x555558e39c40;  alias, 1 drivers
v0x555558aeabf0_0 .net "wb_cyc_o", 0 0, v0x555558af2770_0;  alias, 1 drivers
v0x555558afdd70_0 .var "wb_cyc_o_next", 0 0;
v0x555558af2770_0 .var "wb_cyc_o_reg", 0 0;
v0x555558b10d90_0 .net "wb_dat_i", 31 0, L_0x555558e54aa0;  alias, 1 drivers
v0x555558aa5de0_0 .net "wb_dat_o", 31 0, v0x555558d7dbe0_0;  alias, 1 drivers
v0x555558aabfe0_0 .net "wb_err_i", 0 0, L_0x555558e4f740;  alias, 1 drivers
v0x555558b3f9e0_0 .net "wb_sel_o", 3 0, v0x555558c65d80_0;  alias, 1 drivers
v0x555558aa0420_0 .var "wb_sel_o_next", 3 0;
v0x555558c65d80_0 .var "wb_sel_o_reg", 3 0;
v0x555558b164f0_0 .net "wb_stb_o", 0 0, v0x555558b87360_0;  alias, 1 drivers
v0x555558b10c10_0 .var "wb_stb_o_next", 0 0;
v0x555558b87360_0 .var "wb_stb_o_reg", 0 0;
v0x555558c734a0_0 .net "wb_we_o", 0 0, v0x555558bc0bc0_0;  alias, 1 drivers
v0x555558c73330_0 .var "wb_we_o_next", 0 0;
v0x555558bc0bc0_0 .var "wb_we_o_reg", 0 0;
E_0x555558c77160 .event posedge, v0x555558da1260_0;
E_0x555558c73ae0/0 .event anyedge, v0x555558be1110_0, v0x555558b6ae60_0, v0x555558b52e50_0, v0x555558b57a60_0;
E_0x555558c73ae0/1 .event anyedge, v0x555558bfe5d0_0;
E_0x555558c73ae0 .event/or E_0x555558c73ae0/0, E_0x555558c73ae0/1;
E_0x555558c753c0/0 .event anyedge, v0x555558b2af70_0, v0x555558d829f0_0, v0x555558dfdde0_0, v0x555558d7dbe0_0;
E_0x555558c753c0/1 .event anyedge, v0x555558bc0bc0_0, v0x555558c65d80_0, v0x555558b0a4c0_0, v0x555558b52cd0_0;
E_0x555558c753c0/2 .event anyedge, v0x555558cb6ba0_0, v0x555558d27840_0, v0x555558cb69c0_0, v0x555558d29120_0;
E_0x555558c753c0/3 .event anyedge, v0x555558ace890_0, v0x555558aabfe0_0, v0x555558b10d90_0, v0x555558b52e50_0;
E_0x555558c753c0 .event/or E_0x555558c753c0/0, E_0x555558c753c0/1, E_0x555558c753c0/2, E_0x555558c753c0/3;
L_0x555558e39b20 .part v0x555558dfdde0_0, 2, 30;
L_0x555558e39c40 .concat [ 2 30 0 0], L_0x707c00d6f138, L_0x555558e39b20;
S_0x555558d4f9d0 .scope module, "u_send_px" "sendPx" 4 416, 6 37 0, S_0x555558d8d430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "axis_aclk";
    .port_info 1 /INPUT 1 "axis_reset";
    .port_info 2 /INPUT 32 "s_axis_data";
    .port_info 3 /INPUT 1 "s_axis_valid";
    .port_info 4 /OUTPUT 1 "s_axis_ready";
    .port_info 5 /OUTPUT 1 "o_serial";
P_0x555558c82380 .param/l "DONE_BIT_BSTATE" 1 6 81, C4<0011>;
P_0x555558c823c0 .param/l "DONE_STATE" 1 6 84, C4<00011001>;
P_0x555558c82400 .param/l "GAP_count" 1 6 58, C4<0000000000001111>;
P_0x555558c82440 .param/l "IDLE_BIT_BSTATE" 1 6 78, C4<0000>;
P_0x555558c82480 .param/l "IDLE_STATE" 1 6 83, C4<00000000>;
P_0x555558c824c0 .param/l "RESET" 1 6 59, C4<0001100111001000>;
P_0x555558c82500 .param/l "T0H_count" 1 6 54, C4<0000000000011100>;
P_0x555558c82540 .param/l "T0L_count" 1 6 56, C4<0000000000111101>;
P_0x555558c82580 .param/l "T1H_count" 1 6 55, C4<0000000000111001>;
P_0x555558c825c0 .param/l "T1L_count" 1 6 57, C4<0000000000100000>;
P_0x555558c82600 .param/l "WAIT_HIGH_BSTATE" 1 6 79, C4<0001>;
P_0x555558c82640 .param/l "WAIT_LOW_BSTATE" 1 6 80, C4<0010>;
P_0x555558c82680 .param/l "WAIT_STATE" 1 6 85, C4<00011010>;
L_0x555558e554f0 .functor BUFZ 1, v0x555558b791e0_0, C4<0>, C4<0>, C4<0>;
L_0x707c00d6fa80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555558b97a70_0 .net/2u *"_ivl_2", 3 0, L_0x707c00d6fa80;  1 drivers
v0x555558b874e0_0 .net *"_ivl_4", 0 0, L_0x555558e55560;  1 drivers
L_0x707c00d6fac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558b86db0_0 .net/2u *"_ivl_6", 0 0, L_0x707c00d6fac8;  1 drivers
v0x555558b86f30_0 .net "axis_aclk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558c731c0_0 .net "axis_reset", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558c76670_0 .var "bit_state", 3 0;
v0x555558c73050_0 .var "counter", 15 0;
v0x555558b1eb70_0 .var "gapTimer", 15 0;
v0x555558a9e490_0 .net "o_serial", 0 0, L_0x555558e55650;  alias, 1 drivers
v0x555558a7dc60_0 .var "out_bit", 0 0;
v0x555558b791e0_0 .var "ready", 0 0;
v0x555558c42db0_0 .net "s_axis_data", 31 0, L_0x555558e552a0;  alias, 1 drivers
v0x555558af7f10_0 .net "s_axis_ready", 0 0, L_0x555558e554f0;  alias, 1 drivers
v0x555558af3b80_0 .net "s_axis_valid", 0 0, L_0x555558e55430;  alias, 1 drivers
v0x555558b68e90_0 .var "shift_reg", 31 0;
v0x555558b40e00_0 .var "state", 7 0;
L_0x555558e55560 .cmp/ne 4, v0x555558c76670_0, L_0x707c00d6fa80;
L_0x555558e55650 .functor MUXZ 1, L_0x707c00d6fac8, v0x555558a7dc60_0, L_0x555558e55560, C4<>;
S_0x555558dd58c0 .scope module, "u_spi_axis_adapter" "spi_axis_adapter" 4 130, 7 14 0, S_0x555558d8d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "spi_rx_data";
    .port_info 3 /INPUT 1 "spi_rx_valid";
    .port_info 4 /OUTPUT 8 "spi_tx_data";
    .port_info 5 /OUTPUT 1 "spi_tx_valid";
    .port_info 6 /INPUT 1 "spi_busy";
    .port_info 7 /INPUT 1 "spi_cs_n";
    .port_info 8 /INPUT 1 "spi_tx_ready";
    .port_info 9 /OUTPUT 8 "m_axis_tdata";
    .port_info 10 /OUTPUT 1 "m_axis_tvalid";
    .port_info 11 /INPUT 1 "m_axis_tready";
    .port_info 12 /OUTPUT 1 "m_axis_tlast";
    .port_info 13 /INPUT 8 "s_axis_tdata";
    .port_info 14 /INPUT 1 "s_axis_tvalid";
    .port_info 15 /OUTPUT 1 "s_axis_tready";
    .port_info 16 /INPUT 1 "s_axis_tlast";
P_0x555558c74b20 .param/l "AXIS_DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
L_0x555558e128f0 .functor BUFZ 1, v0x555558dd29e0_0, C4<0>, C4<0>, C4<0>;
L_0x555558e394d0 .functor AND 1, L_0x555558e128f0, L_0x555558e3a340, C4<1>, C4<1>;
L_0x555558e39670 .functor BUFZ 8, v0x555558b871a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555558e396e0 .functor BUFZ 1, v0x555558d70ac0_0, C4<0>, C4<0>, C4<0>;
L_0x707c00d6f0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555558b3f450_0 .net/2u *"_ivl_4", 7 0, L_0x707c00d6f0a8;  1 drivers
v0x555558b3f550_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558ac3b70_0 .net "m_axis_tdata", 7 0, L_0x555558e39670;  alias, 1 drivers
v0x555558b86870_0 .net "m_axis_tlast", 0 0, L_0x707c00d6f0f0;  alias, 1 drivers
v0x555558aa10c0_0 .net "m_axis_tready", 0 0, L_0x555558e39ab0;  alias, 1 drivers
v0x555558d21410_0 .net "m_axis_tvalid", 0 0, L_0x555558e396e0;  alias, 1 drivers
v0x555558d70ac0_0 .var "m_tvalid", 0 0;
v0x555558df98f0_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558df2240_0 .net "s_axis_tdata", 7 0, v0x555558b823c0_0;  alias, 1 drivers
v0x555558deab90_0 .net "s_axis_tlast", 0 0, L_0x555558e3a4d0;  alias, 1 drivers
v0x555558e17140_0 .net "s_axis_tready", 0 0, L_0x555558e128f0;  alias, 1 drivers
v0x555558d98b90_0 .net "s_axis_tvalid", 0 0, L_0x555558e3a340;  alias, 1 drivers
v0x555558b871a0_0 .var "spiData", 7 0;
v0x555558b86530_0 .net "spi_busy", 0 0, L_0x555558e02640;  alias, 1 drivers
v0x555558da5b70_0 .net "spi_cs_n", 0 0, v0x555558e38970_0;  alias, 1 drivers
v0x555558db1c40_0 .net "spi_rx_data", 7 0, v0x555558dcdc00_0;  alias, 1 drivers
v0x555558d7e070_0 .net "spi_rx_valid", 0 0, v0x555558dc8d80_0;  alias, 1 drivers
v0x555558d854b0_0 .net "spi_tx_data", 7 0, L_0x555558e39540;  alias, 1 drivers
v0x555558d711e0_0 .net "spi_tx_ready", 0 0, v0x555558dd29e0_0;  alias, 1 drivers
v0x555558dd5c50_0 .net "spi_tx_valid", 0 0, L_0x555558e394d0;  alias, 1 drivers
E_0x555558a7a990 .event posedge, v0x555558c731c0_0, v0x555558da1260_0;
L_0x555558e39540 .functor MUXZ 8, L_0x707c00d6f0a8, v0x555558b823c0_0, L_0x555558e394d0, C4<>;
S_0x555558db5890 .scope module, "u_spi_slave" "spi_slave" 4 102, 8 1 0, S_0x555558d8d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 1 "i_sclk";
    .port_info 3 /INPUT 1 "i_cs_n";
    .port_info 4 /INPUT 1 "i_mosi";
    .port_info 5 /OUTPUT 1 "o_miso";
    .port_info 6 /INPUT 8 "i_tx_data";
    .port_info 7 /INPUT 1 "i_tx_valid";
    .port_info 8 /OUTPUT 1 "o_tx_ready";
    .port_info 9 /OUTPUT 1 "o_busy";
    .port_info 10 /OUTPUT 8 "o_rx_data";
    .port_info 11 /OUTPUT 1 "o_data_valid";
P_0x555558db1d00 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000001000>;
L_0x555558a91110 .functor NOT 1, L_0x555558e391c0, C4<0>, C4<0>, C4<0>;
L_0x555558e02640 .functor BUFZ 1, L_0x555558a91110, C4<0>, C4<0>, C4<0>;
v0x555558e01dd0_0 .net *"_ivl_1", 1 0, L_0x555558e38d80;  1 drivers
v0x555558ccd4c0_0 .net *"_ivl_13", 0 0, L_0x555558e391c0;  1 drivers
v0x555558ccd680_0 .net *"_ivl_19", 0 0, L_0x555558e39300;  1 drivers
L_0x707c00d6f018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555558ccd840_0 .net/2u *"_ivl_2", 1 0, L_0x707c00d6f018;  1 drivers
o0x707c00db9c98 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x555558ccfb20_0 name=_ivl_20
v0x555558cd07e0_0 .net *"_ivl_7", 1 0, L_0x555558e38f60;  1 drivers
L_0x707c00d6f060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555558e0ac80_0 .net/2u *"_ivl_8", 1 0, L_0x707c00d6f060;  1 drivers
v0x555558cc66c0_0 .var "bit_cnt", 2 0;
v0x555558d2fc60_0 .net "cs_active", 0 0, L_0x555558a91110;  1 drivers
v0x555558dee7f0_0 .var "cs_n_sync", 2 0;
v0x555558df5ea0_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558df5f40_0 .net "i_cs_n", 0 0, v0x555558e38970_0;  alias, 1 drivers
v0x555558dfd550_0 .net "i_mosi", 0 0, v0x555558e38b00_0;  alias, 1 drivers
v0x555558dfd5f0_0 .net "i_rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d8c3d0_0 .net "i_sclk", 0 0, v0x555558e38020_0;  alias, 1 drivers
v0x555558dbefe0_0 .net "i_tx_data", 7 0, L_0x555558e39540;  alias, 1 drivers
v0x555558dc3e60_0 .net "i_tx_valid", 0 0, L_0x555558e394d0;  alias, 1 drivers
v0x555558dc3f00_0 .var "mosi_sync", 1 0;
v0x555558dc8ce0_0 .net "o_busy", 0 0, L_0x555558e02640;  alias, 1 drivers
v0x555558dc8d80_0 .var "o_data_valid", 0 0;
v0x555558dcdb60_0 .net "o_miso", 0 0, L_0x555558e393e0;  alias, 1 drivers
v0x555558dcdc00_0 .var "o_rx_data", 7 0;
v0x555558dd29e0_0 .var "o_tx_ready", 0 0;
v0x555558dd2a80_0 .var "rx_shift_reg", 7 0;
v0x555558cb6e90_0 .net "sclk_falling", 0 0, L_0x555558e39050;  1 drivers
v0x555558e0a960_0 .net "sclk_rising", 0 0, L_0x555558e38e20;  1 drivers
v0x555558e0a320_0 .var "sclk_sync", 2 0;
v0x555558e02070_0 .var "tx_holding_reg", 7 0;
v0x555558d98ec0_0 .var "tx_shift_reg", 7 0;
L_0x555558e38d80 .part v0x555558e0a320_0, 1, 2;
L_0x555558e38e20 .cmp/eq 2, L_0x555558e38d80, L_0x707c00d6f018;
L_0x555558e38f60 .part v0x555558e0a320_0, 1, 2;
L_0x555558e39050 .cmp/eq 2, L_0x555558e38f60, L_0x707c00d6f060;
L_0x555558e391c0 .part v0x555558dee7f0_0, 1, 1;
L_0x555558e39300 .part v0x555558d98ec0_0, 7, 1;
L_0x555558e393e0 .functor MUXZ 1, o0x707c00db9c98, L_0x555558e39300, L_0x555558a91110, C4<>;
S_0x555558d715e0 .scope module, "u_uart_passthrough" "uart_passthrough_bridge" 4 495, 9 16 0, S_0x555558d8d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "usb_uart_rx";
    .port_info 3 /OUTPUT 1 "usb_uart_tx";
    .port_info 4 /OUTPUT 1 "serial_tx_out";
    .port_info 5 /OUTPUT 1 "serial_tx_oe";
    .port_info 6 /INPUT 1 "serial_rx_in";
    .port_info 7 /INPUT 1 "enable";
    .port_info 8 /OUTPUT 1 "active";
P_0x555558c4ae90 .param/l "BAUD_RATE" 0 9 18, +C4<00000000000000011100001000000000>;
P_0x555558c4aed0 .param/l "CLK_FREQ_HZ" 0 9 17, +C4<00000100010010101010001000000000>;
L_0x555558e58290 .functor AND 1, v0x555558d6b2e0_0, L_0x555558e57000, C4<1>, C4<1>;
L_0x555558e58390 .functor BUFZ 8, L_0x555558e57200, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555558e58400 .functor AND 1, L_0x555558e57310, L_0x555558e57000, C4<1>, C4<1>;
L_0x555558e58500 .functor BUFZ 8, L_0x555558e57a60, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555558e585a0 .functor AND 1, L_0x555558e57b70, L_0x555558e57000, C4<1>, C4<1>;
L_0x555558e58610 .functor OR 1, v0x555558d6b2e0_0, L_0x555558e585a0, C4<0>, C4<0>;
L_0x555558e58780 .functor OR 1, L_0x555558e58610, L_0x555558e57b70, C4<0>, C4<0>;
L_0x555558e58880 .functor AND 1, L_0x555558e57000, L_0x555558e58780, C4<1>, C4<1>;
v0x555558d9a7c0_0 .net *"_ivl_10", 0 0, L_0x555558e58610;  1 drivers
v0x555558d9a8c0_0 .net *"_ivl_12", 0 0, L_0x555558e58780;  1 drivers
v0x555558d9c530_0 .net "active", 0 0, L_0x555558e58880;  alias, 1 drivers
v0x555558d9c600_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d9c140_0 .net "enable", 0 0, L_0x555558e57000;  alias, 1 drivers
v0x555558d9c230_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d9bd50_0 .net "serial_rx_data", 7 0, L_0x555558e57a60;  1 drivers
v0x555558d9be10_0 .net "serial_rx_error", 0 0, L_0x555558e57c80;  1 drivers
v0x555558d9b960_0 .net "serial_rx_in", 0 0, L_0x555558e56d90;  alias, 1 drivers
v0x555558d9ba00_0 .net "serial_rx_valid", 0 0, L_0x555558e57b70;  1 drivers
v0x555558d9b570_0 .net "serial_tx_active", 0 0, v0x555558d6b2e0_0;  1 drivers
v0x555558d9b660_0 .net "serial_tx_data", 7 0, L_0x555558e58390;  1 drivers
v0x555558dae890_0 .net "serial_tx_oe", 0 0, L_0x555558e58290;  alias, 1 drivers
v0x555558dae930_0 .net "serial_tx_out", 0 0, L_0x555558e58010;  alias, 1 drivers
v0x555558dae4a0_0 .net "serial_tx_ready", 0 0, L_0x555558e58110;  1 drivers
v0x555558dae590_0 .net "serial_tx_valid", 0 0, L_0x555558e58400;  1 drivers
v0x555558dae0b0_0 .net "usb_rx_data", 7 0, L_0x555558e57200;  1 drivers
v0x555558dae150_0 .net "usb_rx_error", 0 0, L_0x555558e57420;  1 drivers
v0x555558da6980_0 .net "usb_rx_valid", 0 0, L_0x555558e57310;  1 drivers
v0x555558da6a20_0 .net "usb_tx_data", 7 0, L_0x555558e58500;  1 drivers
v0x555558da86f0_0 .net "usb_tx_ready", 0 0, L_0x555558e57870;  1 drivers
v0x555558da87e0_0 .net "usb_tx_valid", 0 0, L_0x555558e585a0;  1 drivers
v0x555558da8300_0 .net "usb_uart_rx", 0 0, L_0x707c00d706e0;  alias, 1 drivers
v0x555558da83f0_0 .net "usb_uart_tx", 0 0, L_0x555558e577b0;  alias, 1 drivers
S_0x555558d53360 .scope module, "u_serial_rx" "uart_rx_wrapper" 9 90, 10 20 0, S_0x555558d715e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 1 "error";
P_0x555558da1690 .param/l "BAUD_RATE" 0 10 22, +C4<00000000000000011100001000000000>;
P_0x555558da16d0 .param/l "CLK_FREQ_HZ" 0 10 21, +C4<00000100010010101010001000000000>;
P_0x555558da1710 .param/l "PRESCALE" 1 10 34, +C4<00000000000000000000000001001110>;
L_0x555558e57a60 .functor BUFZ 8, v0x555558dba6a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555558e57b70 .functor BUFZ 1, v0x555558df6420_0, C4<0>, C4<0>, C4<0>;
L_0x555558e57c80 .functor OR 1, v0x555558dc4440_0, v0x555558deed70_0, C4<0>, C4<0>;
v0x555558e0a040_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e0a100_0 .net "data_out", 7 0, L_0x555558e57a60;  alias, 1 drivers
v0x555558d6f2b0_0 .net "error", 0 0, L_0x555558e57c80;  alias, 1 drivers
v0x555558d6f350_0 .net "frame_error", 0 0, v0x555558dc4440_0;  1 drivers
v0x555558d6ea10_0 .net "m_axis_tdata", 7 0, v0x555558dba6a0_0;  1 drivers
L_0x707c00d6fe70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555558d6eab0_0 .net "m_axis_tready", 0 0, L_0x707c00d6fe70;  1 drivers
v0x555558d6e310_0 .net "m_axis_tvalid", 0 0, v0x555558df6420_0;  1 drivers
v0x555558d6e3b0_0 .net "overrun_error", 0 0, v0x555558deed70_0;  1 drivers
v0x555558d6da70_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d6db10_0 .net "rx", 0 0, L_0x555558e56d90;  alias, 1 drivers
v0x555558d6d370_0 .net "valid", 0 0, L_0x555558e57b70;  alias, 1 drivers
S_0x555558d68920 .scope module, "uart_rx_inst" "uart_rx" 10 51, 11 32 0, S_0x555558d53360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "m_axis_tdata";
    .port_info 3 /OUTPUT 1 "m_axis_tvalid";
    .port_info 4 /INPUT 1 "m_axis_tready";
    .port_info 5 /INPUT 1 "rxd";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "overrun_error";
    .port_info 8 /OUTPUT 1 "frame_error";
    .port_info 9 /INPUT 16 "prescale";
P_0x555558ab2ce0 .param/l "DATA_WIDTH" 0 11 34, +C4<00000000000000000000000000001000>;
L_0x555558e57ec0 .functor BUFZ 1, v0x555558dce160_0, C4<0>, C4<0>, C4<0>;
v0x555558d70f10_0 .var "bit_cnt", 3 0;
v0x555558dce0a0_0 .net "busy", 0 0, L_0x555558e57ec0;  1 drivers
v0x555558dce160_0 .var "busy_reg", 0 0;
v0x555558dc9220_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558dc92c0_0 .var "data_reg", 7 0;
v0x555558dc43a0_0 .net "frame_error", 0 0, v0x555558dc4440_0;  alias, 1 drivers
v0x555558dc4440_0 .var "frame_error_reg", 0 0;
v0x555558dbf520_0 .net "m_axis_tdata", 7 0, v0x555558dba6a0_0;  alias, 1 drivers
v0x555558dba6a0_0 .var "m_axis_tdata_reg", 7 0;
v0x555558de72d0_0 .net "m_axis_tready", 0 0, L_0x707c00d6fe70;  alias, 1 drivers
v0x555558de7390_0 .net "m_axis_tvalid", 0 0, v0x555558df6420_0;  alias, 1 drivers
v0x555558df6420_0 .var "m_axis_tvalid_reg", 0 0;
v0x555558df64e0_0 .net "overrun_error", 0 0, v0x555558deed70_0;  alias, 1 drivers
v0x555558deed70_0 .var "overrun_error_reg", 0 0;
L_0x707c00d6feb8 .functor BUFT 1, C4<0000000001001110>, C4<0>, C4<0>, C4<0>;
v0x555558deee30_0 .net "prescale", 15 0, L_0x707c00d6feb8;  1 drivers
v0x555558d8c8b0_0 .var "prescale_reg", 18 0;
v0x555558d6f9b0_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d6fa50_0 .net "rxd", 0 0, L_0x555558e56d90;  alias, 1 drivers
v0x555558d996a0_0 .var "rxd_reg", 0 0;
S_0x555558d68160 .scope module, "u_serial_tx" "uart_tx_wrapper" 9 102, 12 21 0, S_0x555558d715e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid";
    .port_info 5 /OUTPUT 1 "ready";
    .port_info 6 /OUTPUT 1 "active";
P_0x555558d6cad0 .param/l "BAUD_RATE" 0 12 23, +C4<00000000000000011100001000000000>;
P_0x555558d6cb10 .param/l "CLK_FREQ_HZ" 0 12 22, +C4<00000100010010101010001000000000>;
P_0x555558d6cb50 .param/l "PRESCALE" 1 12 36, +C4<00000000000000000000000001001110>;
L_0x555558e58010 .functor BUFZ 1, v0x555558d72dc0_0, C4<0>, C4<0>, C4<0>;
v0x555558d72a10_0 .net "active", 0 0, v0x555558d6b2e0_0;  alias, 1 drivers
v0x555558d72ad0_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d97760_0 .net "data_in", 7 0, L_0x555558e58390;  alias, 1 drivers
v0x555558d96d90_0 .net "ready", 0 0, L_0x555558e58110;  alias, 1 drivers
v0x555558d96e60_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d8db30_0 .net "tx", 0 0, L_0x555558e58010;  alias, 1 drivers
v0x555558d8dbd0_0 .net "txd_wire", 0 0, v0x555558d72dc0_0;  1 drivers
v0x555558d85a50_0 .net "valid", 0 0, L_0x555558e58400;  alias, 1 drivers
S_0x555558d67dd0 .scope module, "uart_tx_inst" "uart_tx" 12 44, 13 32 0, S_0x555558d68160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "s_axis_tdata";
    .port_info 3 /INPUT 1 "s_axis_tvalid";
    .port_info 4 /OUTPUT 1 "s_axis_tready";
    .port_info 5 /OUTPUT 1 "txd";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /INPUT 16 "prescale";
P_0x555558ab2e90 .param/l "DATA_WIDTH" 0 13 34, +C4<00000000000000000000000000001000>;
L_0x555558e58110 .functor BUFZ 1, v0x555558db4c50_0, C4<0>, C4<0>, C4<0>;
v0x555558d6bb30_0 .var "bit_cnt", 3 0;
v0x555558d6b220_0 .net "busy", 0 0, v0x555558d6b2e0_0;  alias, 1 drivers
v0x555558d6b2e0_0 .var "busy_reg", 0 0;
v0x555558d6a980_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d6aa20_0 .var "data_reg", 8 0;
L_0x707c00d6ff00 .functor BUFT 1, C4<0000000001001110>, C4<0>, C4<0>, C4<0>;
v0x555558d6a280_0 .net "prescale", 15 0, L_0x707c00d6ff00;  1 drivers
v0x555558d4ee00_0 .var "prescale_reg", 18 0;
v0x555558db4f40_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558db4fe0_0 .net "s_axis_tdata", 7 0, L_0x555558e58390;  alias, 1 drivers
v0x555558db4b90_0 .net "s_axis_tready", 0 0, L_0x555558e58110;  alias, 1 drivers
v0x555558db4c50_0 .var "s_axis_tready_reg", 0 0;
v0x555558db49c0_0 .net "s_axis_tvalid", 0 0, L_0x555558e58400;  alias, 1 drivers
v0x555558db4a80_0 .net "txd", 0 0, v0x555558d72dc0_0;  alias, 1 drivers
v0x555558d72dc0_0 .var "txd_reg", 0 0;
S_0x555558d671e0 .scope module, "u_usb_uart_rx" "uart_rx_wrapper" 9 53, 10 20 0, S_0x555558d715e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 1 "error";
P_0x555558d856a0 .param/l "BAUD_RATE" 0 10 22, +C4<00000000000000011100001000000000>;
P_0x555558d856e0 .param/l "CLK_FREQ_HZ" 0 10 21, +C4<00000100010010101010001000000000>;
P_0x555558d85720 .param/l "PRESCALE" 1 10 34, +C4<00000000000000000000000001001110>;
L_0x555558e57200 .functor BUFZ 8, v0x555558d37fd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555558e57310 .functor BUFZ 1, v0x555558d91bc0_0, C4<0>, C4<0>, C4<0>;
L_0x555558e57420 .functor OR 1, v0x555558d34f50_0, v0x555558d8f980_0, C4<0>, C4<0>;
v0x555558d336c0_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d33780_0 .net "data_out", 7 0, L_0x555558e57200;  alias, 1 drivers
v0x555558de6cb0_0 .net "error", 0 0, L_0x555558e57420;  alias, 1 drivers
v0x555558de6d50_0 .net "frame_error", 0 0, v0x555558d34f50_0;  1 drivers
v0x555558d32e00_0 .net "m_axis_tdata", 7 0, v0x555558d37fd0_0;  1 drivers
L_0x707c00d6fd98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555558d66690_0 .net "m_axis_tready", 0 0, L_0x707c00d6fd98;  1 drivers
v0x555558d66760_0 .net "m_axis_tvalid", 0 0, v0x555558d91bc0_0;  1 drivers
v0x555558d65aa0_0 .net "overrun_error", 0 0, v0x555558d8f980_0;  1 drivers
v0x555558d65b70_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d64f50_0 .net "rx", 0 0, L_0x707c00d706e0;  alias, 1 drivers
v0x555558d64ff0_0 .net "valid", 0 0, L_0x555558e57310;  alias, 1 drivers
S_0x555558d66a20 .scope module, "uart_rx_inst" "uart_rx" 10 51, 11 32 0, S_0x555558d671e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "m_axis_tdata";
    .port_info 3 /OUTPUT 1 "m_axis_tvalid";
    .port_info 4 /INPUT 1 "m_axis_tready";
    .port_info 5 /INPUT 1 "rxd";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "overrun_error";
    .port_info 8 /OUTPUT 1 "frame_error";
    .port_info 9 /INPUT 16 "prescale";
P_0x555558ab4df0 .param/l "DATA_WIDTH" 0 11 34, +C4<00000000000000000000000000001000>;
L_0x555558e57660 .functor BUFZ 1, v0x555558da6250_0, C4<0>, C4<0>, C4<0>;
v0x555558ddf590_0 .var "bit_cnt", 3 0;
v0x555558da6190_0 .net "busy", 0 0, L_0x555558e57660;  1 drivers
v0x555558da6250_0 .var "busy_reg", 0 0;
v0x555558d9a2f0_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d9a390_0 .var "data_reg", 7 0;
v0x555558d34e90_0 .net "frame_error", 0 0, v0x555558d34f50_0;  alias, 1 drivers
v0x555558d34f50_0 .var "frame_error_reg", 0 0;
v0x555558d37f10_0 .net "m_axis_tdata", 7 0, v0x555558d37fd0_0;  alias, 1 drivers
v0x555558d37fd0_0 .var "m_axis_tdata_reg", 7 0;
v0x555558d93e70_0 .net "m_axis_tready", 0 0, L_0x707c00d6fd98;  alias, 1 drivers
v0x555558d93f30_0 .net "m_axis_tvalid", 0 0, v0x555558d91bc0_0;  alias, 1 drivers
v0x555558d91bc0_0 .var "m_axis_tvalid_reg", 0 0;
v0x555558d91c60_0 .net "overrun_error", 0 0, v0x555558d8f980_0;  alias, 1 drivers
v0x555558d8f980_0 .var "overrun_error_reg", 0 0;
L_0x707c00d6fde0 .functor BUFT 1, C4<0000000001001110>, C4<0>, C4<0>, C4<0>;
v0x555558d8fa40_0 .net "prescale", 15 0, L_0x707c00d6fde0;  1 drivers
v0x555558db2640_0 .var "prescale_reg", 18 0;
v0x555558de7660_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558de7700_0 .net "rxd", 0 0, L_0x707c00d706e0;  alias, 1 drivers
v0x555558dadc20_0 .var "rxd_reg", 0 0;
S_0x555558d64360 .scope module, "u_usb_uart_tx" "uart_tx_wrapper" 9 65, 12 21 0, S_0x555558d715e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid";
    .port_info 5 /OUTPUT 1 "ready";
    .port_info 6 /OUTPUT 1 "active";
P_0x555558d63810 .param/l "BAUD_RATE" 0 12 23, +C4<00000000000000011100001000000000>;
P_0x555558d63850 .param/l "CLK_FREQ_HZ" 0 12 22, +C4<00000100010010101010001000000000>;
P_0x555558d63890 .param/l "PRESCALE" 1 12 36, +C4<00000000000000000000000001001110>;
L_0x555558e577b0 .functor BUFZ 1, v0x555558db2af0_0, C4<0>, C4<0>, C4<0>;
v0x555558da27c0_0 .net "active", 0 0, L_0x555558e57950;  1 drivers
v0x555558da2880_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558da23d0_0 .net "data_in", 7 0, L_0x555558e58500;  alias, 1 drivers
v0x555558da24d0_0 .net "ready", 0 0, L_0x555558e57870;  alias, 1 drivers
v0x555558da1fe0_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558da2080_0 .net "tx", 0 0, L_0x555558e577b0;  alias, 1 drivers
v0x555558d9abd0_0 .net "txd_wire", 0 0, v0x555558db2af0_0;  1 drivers
v0x555558d9ac70_0 .net "valid", 0 0, L_0x555558e585a0;  alias, 1 drivers
S_0x555558d62460 .scope module, "uart_tx_inst" "uart_tx" 12 44, 13 32 0, S_0x555558d64360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "s_axis_tdata";
    .port_info 3 /INPUT 1 "s_axis_tvalid";
    .port_info 4 /OUTPUT 1 "s_axis_tready";
    .port_info 5 /OUTPUT 1 "txd";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /INPUT 16 "prescale";
P_0x555558ab3b40 .param/l "DATA_WIDTH" 0 13 34, +C4<00000000000000000000000000001000>;
L_0x555558e57870 .functor BUFZ 1, v0x555558ddfae0_0, C4<0>, C4<0>, C4<0>;
L_0x555558e57950 .functor BUFZ 1, v0x555558d615c0_0, C4<0>, C4<0>, C4<0>;
v0x555558d62d10_0 .var "bit_cnt", 3 0;
v0x555558d614e0_0 .net "busy", 0 0, L_0x555558e57950;  alias, 1 drivers
v0x555558d615c0_0 .var "busy_reg", 0 0;
v0x555558d60cc0_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d60d60_0 .var "data_reg", 8 0;
L_0x707c00d6fe28 .functor BUFT 1, C4<0000000001001110>, C4<0>, C4<0>, C4<0>;
v0x555558d60900_0 .net "prescale", 15 0, L_0x707c00d6fe28;  1 drivers
v0x555558d609e0_0 .var "prescale_reg", 18 0;
v0x555558d97230_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d972d0_0 .net "s_axis_tdata", 7 0, L_0x555558e58500;  alias, 1 drivers
v0x555558ddfa20_0 .net "s_axis_tready", 0 0, L_0x555558e57870;  alias, 1 drivers
v0x555558ddfae0_0 .var "s_axis_tready_reg", 0 0;
v0x555558db3290_0 .net "s_axis_tvalid", 0 0, L_0x555558e585a0;  alias, 1 drivers
v0x555558db3330_0 .net "txd", 0 0, v0x555558db2af0_0;  alias, 1 drivers
v0x555558db2af0_0 .var "txd_reg", 0 0;
S_0x555558da7f10 .scope module, "u_wb_dshot" "wb_dshot_controller" 4 542, 14 38 0, S_0x555558d8d430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 32 "wb_dat_i";
    .port_info 3 /INPUT 32 "wb_adr_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 4 "wb_sel_i";
    .port_info 6 /INPUT 1 "wb_stb_i";
    .port_info 7 /INPUT 1 "wb_cyc_i";
    .port_info 8 /OUTPUT 32 "wb_dat_o";
    .port_info 9 /OUTPUT 1 "wb_ack_o";
    .port_info 10 /OUTPUT 1 "wb_stall_o";
    .port_info 11 /OUTPUT 1 "motor1_o";
    .port_info 12 /OUTPUT 1 "motor2_o";
    .port_info 13 /OUTPUT 1 "motor3_o";
    .port_info 14 /OUTPUT 1 "motor4_o";
    .port_info 15 /OUTPUT 1 "dshot_tx";
    .port_info 16 /OUTPUT 1 "motor1_ready";
    .port_info 17 /OUTPUT 1 "motor2_ready";
    .port_info 18 /OUTPUT 1 "motor3_ready";
    .port_info 19 /OUTPUT 1 "motor4_ready";
P_0x555558da7b20 .param/l "CLK_FREQ_HZ" 0 14 39, +C4<00000100010010101010001000000000>;
P_0x555558da7b60 .param/l "DEFAULT_MODE" 0 14 41, +C4<00000000000000000000000010010110>;
P_0x555558da7ba0 .param/l "GUARD_TIME" 0 14 40, +C4<00000000000000000100011001010000>;
L_0x555558e592d0 .functor AND 1, L_0x555558e51ef0, L_0x555558e51c20, C4<1>, C4<1>;
L_0x555558e59460 .functor AND 1, L_0x555558e592d0, L_0x555558e51860, C4<1>, C4<1>;
L_0x555558e59600 .functor AND 1, L_0x555558e59460, L_0x555558e59560, C4<1>, C4<1>;
L_0x555558e596c0 .functor AND 1, L_0x555558e51ef0, L_0x555558e51c20, C4<1>, C4<1>;
L_0x555558e59760 .functor AND 1, L_0x555558e596c0, L_0x555558e51860, C4<1>, C4<1>;
L_0x555558e59910 .functor AND 1, L_0x555558e59760, L_0x555558e59820, C4<1>, C4<1>;
L_0x555558e59a60 .functor AND 1, L_0x555558e51ef0, L_0x555558e51c20, C4<1>, C4<1>;
L_0x555558e59ad0 .functor AND 1, L_0x555558e59a60, L_0x555558e51860, C4<1>, C4<1>;
L_0x555558e59d40 .functor AND 1, L_0x555558e59ad0, L_0x555558e59be0, C4<1>, C4<1>;
L_0x555558e59e50 .functor AND 1, L_0x555558e51ef0, L_0x555558e51c20, C4<1>, C4<1>;
L_0x555558e59f20 .functor AND 1, L_0x555558e59e50, L_0x555558e51860, C4<1>, C4<1>;
L_0x555558e5a080 .functor AND 1, L_0x555558e59f20, L_0x555558e59f90, C4<1>, C4<1>;
L_0x555558e5a200 .functor AND 1, L_0x555558e51ef0, L_0x555558e51c20, C4<1>, C4<1>;
L_0x555558e5a380 .functor NOT 1, L_0x555558e51860, C4<0>, C4<0>, C4<0>;
L_0x555558e5a190 .functor AND 1, L_0x555558e5a200, L_0x555558e5a380, C4<1>, C4<1>;
L_0x555558e5a750 .functor AND 1, L_0x555558e5a190, L_0x555558e5a620, C4<1>, C4<1>;
L_0x555558e5a8f0 .functor AND 1, L_0x555558e51ef0, L_0x555558e51c20, C4<1>, C4<1>;
L_0x555558e5a960 .functor AND 1, L_0x555558e5a8f0, L_0x555558e51860, C4<1>, C4<1>;
L_0x555558e5abb0 .functor AND 1, L_0x555558e5a960, L_0x555558e5aac0, C4<1>, C4<1>;
L_0x555558e5acc0 .functor AND 1, L_0x555558e51ef0, L_0x555558e51c20, C4<1>, C4<1>;
L_0x555558e5ade0 .functor NOT 1, L_0x555558e51860, C4<0>, C4<0>, C4<0>;
L_0x555558e5ae50 .functor AND 1, L_0x555558e5acc0, L_0x555558e5ade0, C4<1>, C4<1>;
L_0x555558e5b1d0 .functor AND 1, L_0x555558e5ae50, L_0x555558e5aa20, C4<1>, C4<1>;
L_0x555558e5b800 .functor BUFZ 1, v0x555558d92190_0, C4<0>, C4<0>, C4<0>;
v0x555558d603f0_0 .net *"_ivl_12", 0 0, L_0x555558e596c0;  1 drivers
v0x555558d604f0_0 .net *"_ivl_14", 0 0, L_0x555558e59760;  1 drivers
L_0x707c00d700b0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x555558d5ef10_0 .net/2u *"_ivl_16", 3 0, L_0x707c00d700b0;  1 drivers
v0x555558d5efd0_0 .net *"_ivl_18", 0 0, L_0x555558e59820;  1 drivers
v0x555558d5d5e0_0 .net *"_ivl_2", 0 0, L_0x555558e592d0;  1 drivers
v0x555558d5d6c0_0 .net *"_ivl_22", 0 0, L_0x555558e59a60;  1 drivers
v0x555558d5c0b0_0 .net *"_ivl_24", 0 0, L_0x555558e59ad0;  1 drivers
L_0x707c00d700f8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x555558d5c190_0 .net/2u *"_ivl_26", 3 0, L_0x707c00d700f8;  1 drivers
v0x555558d96980_0 .net *"_ivl_28", 0 0, L_0x555558e59be0;  1 drivers
v0x555558d96a40_0 .net *"_ivl_32", 0 0, L_0x555558e59e50;  1 drivers
v0x555558ddf0b0_0 .net *"_ivl_34", 0 0, L_0x555558e59f20;  1 drivers
L_0x707c00d70140 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555558ddf190_0 .net/2u *"_ivl_36", 3 0, L_0x707c00d70140;  1 drivers
v0x555558ddd960_0 .net *"_ivl_38", 0 0, L_0x555558e59f90;  1 drivers
v0x555558ddda20_0 .net *"_ivl_4", 0 0, L_0x555558e59460;  1 drivers
v0x555558ddc5a0_0 .net *"_ivl_42", 0 0, L_0x555558e5a200;  1 drivers
v0x555558ddc680_0 .net *"_ivl_44", 0 0, L_0x555558e5a380;  1 drivers
v0x555558ddae50_0 .net *"_ivl_46", 0 0, L_0x555558e5a190;  1 drivers
L_0x707c00d70188 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x555558dd9a90_0 .net/2u *"_ivl_48", 3 0, L_0x707c00d70188;  1 drivers
v0x555558dd9b70_0 .net *"_ivl_50", 0 0, L_0x555558e5a620;  1 drivers
v0x555558dd8760_0 .net *"_ivl_54", 0 0, L_0x555558e5a8f0;  1 drivers
v0x555558dd8840_0 .net *"_ivl_56", 0 0, L_0x555558e5a960;  1 drivers
L_0x707c00d701d0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x555558dd7430_0 .net/2u *"_ivl_58", 3 0, L_0x707c00d701d0;  1 drivers
L_0x707c00d70068 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555558dd7510_0 .net/2u *"_ivl_6", 3 0, L_0x707c00d70068;  1 drivers
v0x555558db3560_0 .net *"_ivl_60", 0 0, L_0x555558e5aac0;  1 drivers
v0x555558db3600_0 .net *"_ivl_64", 0 0, L_0x555558e5acc0;  1 drivers
v0x555558db2dc0_0 .net *"_ivl_66", 0 0, L_0x555558e5ade0;  1 drivers
v0x555558db2ea0_0 .net *"_ivl_68", 0 0, L_0x555558e5ae50;  1 drivers
L_0x707c00d70218 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x555558db4160_0 .net/2u *"_ivl_70", 3 0, L_0x707c00d70218;  1 drivers
v0x555558db4240_0 .net *"_ivl_72", 0 0, L_0x555558e5aa20;  1 drivers
v0x555558d9af00_0 .net *"_ivl_8", 0 0, L_0x555558e59560;  1 drivers
v0x555558d9afc0_0 .net "addr", 3 0, L_0x555558e591a0;  1 drivers
v0x555558da70c0_0 .net "config_read", 0 0, L_0x555558e5b1d0;  1 drivers
v0x555558da7180_0 .net "config_write", 0 0, L_0x555558e5abb0;  1 drivers
v0x555558a9fc70_0 .var "dshot_mode_reg", 15 0;
v0x555558a9fd30_0 .net "dshot_tx", 0 0, L_0x555558e5b800;  1 drivers
v0x555558a9fdf0_0 .net "motor1_o", 0 0, v0x555558d92190_0;  alias, 1 drivers
v0x555558d2eba0_0 .net "motor1_ready", 0 0, L_0x555558e5b6a0;  1 drivers
v0x555558d2ec40_0 .var "motor1_value", 15 0;
v0x555558d2d7d0_0 .net "motor1_write", 0 0, L_0x555558e59600;  1 drivers
v0x555558d2d870_0 .var "motor1_write_strobe", 0 0;
v0x555558d341f0_0 .net "motor2_o", 0 0, v0x555558d6be80_0;  alias, 1 drivers
v0x555558d34290_0 .net "motor2_ready", 0 0, L_0x555558e5bc80;  1 drivers
v0x555558d339d0_0 .var "motor2_value", 15 0;
v0x555558d33aa0_0 .net "motor2_write", 0 0, L_0x555558e59910;  1 drivers
v0x555558d7eac0_0 .var "motor2_write_strobe", 0 0;
v0x555558d7eb90_0 .net "motor3_o", 0 0, v0x555558d68c00_0;  alias, 1 drivers
v0x555558d3c0e0_0 .net "motor3_ready", 0 0, L_0x555558e5c120;  1 drivers
v0x555558d3c1b0_0 .var "motor3_value", 15 0;
v0x555558d52fb0_0 .net "motor3_write", 0 0, L_0x555558e59d40;  1 drivers
v0x555558d53050_0 .var "motor3_write_strobe", 0 0;
v0x555558d523f0_0 .net "motor4_o", 0 0, v0x555558d61bf0_0;  alias, 1 drivers
v0x555558d524c0_0 .net "motor4_ready", 0 0, L_0x555558e5c5c0;  1 drivers
v0x555558d518c0_0 .var "motor4_value", 15 0;
v0x555558d51990_0 .net "motor4_write", 0 0, L_0x555558e5a080;  1 drivers
v0x555558d50d90_0 .var "motor4_write_strobe", 0 0;
v0x555558d50e30_0 .net "status_read", 0 0, L_0x555558e5a750;  1 drivers
v0x555558df7ee0_0 .var "wb_ack_o", 0 0;
v0x555558df7f80_0 .net "wb_adr_i", 31 0, L_0x555558e51540;  alias, 1 drivers
v0x555558df0830_0 .net "wb_clk_i", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558df08d0_0 .net "wb_cyc_i", 0 0, L_0x555558e51ef0;  alias, 1 drivers
v0x555558de9180_0 .net "wb_dat_i", 31 0, L_0x555558e517f0;  alias, 1 drivers
v0x555558de9240_0 .var "wb_dat_o", 31 0;
v0x555558de1680_0 .net "wb_rst_i", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558c65a40_0 .net "wb_sel_i", 3 0, L_0x555558e51bb0;  alias, 1 drivers
v0x555558c65b00_0 .net "wb_stall_o", 0 0, L_0x707c00d70260;  alias, 1 drivers
v0x555558b1e2d0_0 .net "wb_stb_i", 0 0, L_0x555558e51c20;  alias, 1 drivers
v0x555558de1720_0 .net "wb_we_i", 0 0, L_0x555558e51860;  alias, 1 drivers
L_0x555558e591a0 .part L_0x555558e51540, 2, 4;
L_0x555558e59560 .cmp/eq 4, L_0x555558e591a0, L_0x707c00d70068;
L_0x555558e59820 .cmp/eq 4, L_0x555558e591a0, L_0x707c00d700b0;
L_0x555558e59be0 .cmp/eq 4, L_0x555558e591a0, L_0x707c00d700f8;
L_0x555558e59f90 .cmp/eq 4, L_0x555558e591a0, L_0x707c00d70140;
L_0x555558e5a620 .cmp/eq 4, L_0x555558e591a0, L_0x707c00d70188;
L_0x555558e5aac0 .cmp/eq 4, L_0x555558e591a0, L_0x707c00d701d0;
L_0x555558e5aa20 .cmp/eq 4, L_0x555558e591a0, L_0x707c00d70218;
S_0x555558a9d7b0 .scope module, "dshot_motor1" "dshot_output" 14 177, 15 65 0, S_0x555558da7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "i_dshot_value";
    .port_info 3 /INPUT 16 "i_dshot_mode";
    .port_info 4 /INPUT 1 "i_write";
    .port_info 5 /OUTPUT 1 "o_pwm";
    .port_info 6 /OUTPUT 1 "o_ready";
P_0x555558e19210 .param/l "GAURD_BAND_SIGNAL" 1 15 103, C4<0000000000000111>;
P_0x555558e19250 .param/l "GUARD_150" 1 15 110, C4<0100011001010000>;
P_0x555558e19290 .param/l "GUARD_300" 1 15 117, C4<0010001100101000>;
P_0x555558e192d0 .param/l "GUARD_600" 1 15 124, C4<0001000110010100>;
P_0x555558e19310 .param/l "HIGH_TIME" 1 15 82, C4<0001>;
P_0x555558e19350 .param/l "IDLE_" 1 15 84, C4<0011>;
P_0x555558e19390 .param/l "INIT_TIME" 1 15 81, C4<0000>;
P_0x555558e193d0 .param/l "LOW_TIME" 1 15 83, C4<0010>;
P_0x555558e19410 .param/l "NUM_BIT_TO_SHIFT" 1 15 127, C4<1111>;
P_0x555558e19450 .param/l "T0H_150" 1 15 106, C4<0000000010110100>;
P_0x555558e19490 .param/l "T0H_300" 1 15 113, C4<0000000001011010>;
P_0x555558e194d0 .param/l "T0H_600" 1 15 120, C4<0000000000101101>;
P_0x555558e19510 .param/l "T0L_150" 1 15 107, C4<0000000100101100>;
P_0x555558e19550 .param/l "T0L_300" 1 15 114, C4<0000000010010110>;
P_0x555558e19590 .param/l "T0L_600" 1 15 121, C4<0000000001001011>;
P_0x555558e195d0 .param/l "T1H_150" 1 15 108, C4<0000000101101000>;
P_0x555558e19610 .param/l "T1H_300" 1 15 115, C4<0000000010110100>;
P_0x555558e19650 .param/l "T1H_600" 1 15 122, C4<0000000001011010>;
P_0x555558e19690 .param/l "T1L_150" 1 15 109, C4<0000000001111000>;
P_0x555558e196d0 .param/l "T1L_300" 1 15 116, C4<0000000000111100>;
P_0x555558e19710 .param/l "T1L_600" 1 15 123, C4<0000000000011110>;
P_0x555558e19750 .param/l "clockFrequency" 0 15 67, +C4<00000100010010101010001000000000>;
P_0x555558e19790 .param/l "update_guardtime" 0 15 66, +C4<00000000000011110100001001000000>;
L_0x555558e5b6a0 .functor AND 1, L_0x555558e5b3a0, L_0x555558e5b560, C4<1>, C4<1>;
L_0x707c00d70338 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558d2dcb0_0 .net/2u *"_ivl_10", 31 0, L_0x707c00d70338;  1 drivers
v0x555558d2ddb0_0 .net *"_ivl_12", 0 0, L_0x555558e5b560;  1 drivers
L_0x707c00d702a8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555558d34740_0 .net/2u *"_ivl_2", 3 0, L_0x707c00d702a8;  1 drivers
v0x555558d34820_0 .net *"_ivl_4", 0 0, L_0x555558e5b3a0;  1 drivers
v0x555558d34b80_0 .net *"_ivl_6", 31 0, L_0x555558e5b440;  1 drivers
L_0x707c00d702f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558d34c60_0 .net *"_ivl_9", 15 0, L_0x707c00d702f0;  1 drivers
v0x555558d38350_0 .var "bits_to_shift", 4 0;
v0x555558d38430_0 .var "counter_high", 15 0;
v0x555558d3aab0_0 .var "counter_low", 15 0;
v0x555558d3ab90_0 .var "dshot_command", 15 0;
v0x555558d3a6c0_0 .var "guard_count", 15 0;
v0x555558d3a780_0 .var "guard_time_val", 15 0;
v0x555558d3a2d0_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d3a370_0 .net "i_dshot_mode", 15 0, v0x555558a9fc70_0;  1 drivers
v0x555558d39ee0_0 .net "i_dshot_value", 15 0, v0x555558d2ec40_0;  1 drivers
v0x555558d39fa0_0 .net "i_reset", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d39af0_0 .net "i_write", 0 0, v0x555558d2d870_0;  1 drivers
v0x555558d39b90_0 .net "o_pwm", 0 0, v0x555558d92190_0;  alias, 1 drivers
v0x555558d920d0_0 .net "o_ready", 0 0, L_0x555558e5b6a0;  alias, 1 drivers
v0x555558d92190_0 .var "pwm", 0 0;
v0x555558d8fe90_0 .var "state", 3 0;
v0x555558d8ff50_0 .var "t0h_clocks", 15 0;
v0x555558e08790_0 .var "t0l_clocks", 15 0;
v0x555558e08870_0 .var "t1h_clocks", 15 0;
v0x555558e08360_0 .var "t1l_clocks", 15 0;
E_0x555558ab21a0 .event anyedge, v0x555558d3a370_0;
L_0x555558e5b3a0 .cmp/eq 4, v0x555558d8fe90_0, L_0x707c00d702a8;
L_0x555558e5b440 .concat [ 16 16 0 0], v0x555558d3a6c0_0, L_0x707c00d702f0;
L_0x555558e5b560 .cmp/eq 32, L_0x555558e5b440, L_0x707c00d70338;
S_0x555558e08010 .scope module, "dshot_motor2" "dshot_output" 14 192, 15 65 0, S_0x555558da7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "i_dshot_value";
    .port_info 3 /INPUT 16 "i_dshot_mode";
    .port_info 4 /INPUT 1 "i_write";
    .port_info 5 /OUTPUT 1 "o_pwm";
    .port_info 6 /OUTPUT 1 "o_ready";
P_0x555558e197e0 .param/l "GAURD_BAND_SIGNAL" 1 15 103, C4<0000000000000111>;
P_0x555558e19820 .param/l "GUARD_150" 1 15 110, C4<0100011001010000>;
P_0x555558e19860 .param/l "GUARD_300" 1 15 117, C4<0010001100101000>;
P_0x555558e198a0 .param/l "GUARD_600" 1 15 124, C4<0001000110010100>;
P_0x555558e198e0 .param/l "HIGH_TIME" 1 15 82, C4<0001>;
P_0x555558e19920 .param/l "IDLE_" 1 15 84, C4<0011>;
P_0x555558e19960 .param/l "INIT_TIME" 1 15 81, C4<0000>;
P_0x555558e199a0 .param/l "LOW_TIME" 1 15 83, C4<0010>;
P_0x555558e199e0 .param/l "NUM_BIT_TO_SHIFT" 1 15 127, C4<1111>;
P_0x555558e19a20 .param/l "T0H_150" 1 15 106, C4<0000000010110100>;
P_0x555558e19a60 .param/l "T0H_300" 1 15 113, C4<0000000001011010>;
P_0x555558e19aa0 .param/l "T0H_600" 1 15 120, C4<0000000000101101>;
P_0x555558e19ae0 .param/l "T0L_150" 1 15 107, C4<0000000100101100>;
P_0x555558e19b20 .param/l "T0L_300" 1 15 114, C4<0000000010010110>;
P_0x555558e19b60 .param/l "T0L_600" 1 15 121, C4<0000000001001011>;
P_0x555558e19ba0 .param/l "T1H_150" 1 15 108, C4<0000000101101000>;
P_0x555558e19be0 .param/l "T1H_300" 1 15 115, C4<0000000010110100>;
P_0x555558e19c20 .param/l "T1H_600" 1 15 122, C4<0000000001011010>;
P_0x555558e19c60 .param/l "T1L_150" 1 15 109, C4<0000000001111000>;
P_0x555558e19ca0 .param/l "T1L_300" 1 15 116, C4<0000000000111100>;
P_0x555558e19ce0 .param/l "T1L_600" 1 15 123, C4<0000000000011110>;
P_0x555558e19d20 .param/l "clockFrequency" 0 15 67, +C4<00000100010010101010001000000000>;
P_0x555558e19d60 .param/l "update_guardtime" 0 15 66, +C4<00000000000011110100001001000000>;
L_0x555558e5bc80 .functor AND 1, L_0x555558e5b9b0, L_0x555558e5bb40, C4<1>, C4<1>;
L_0x707c00d70410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558e0a730_0 .net/2u *"_ivl_10", 31 0, L_0x707c00d70410;  1 drivers
v0x555558dd4a30_0 .net *"_ivl_12", 0 0, L_0x555558e5bb40;  1 drivers
L_0x707c00d70380 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555558dd4af0_0 .net/2u *"_ivl_2", 3 0, L_0x707c00d70380;  1 drivers
v0x555558d36b60_0 .net *"_ivl_4", 0 0, L_0x555558e5b9b0;  1 drivers
v0x555558d36c20_0 .net *"_ivl_6", 31 0, L_0x555558e5ba50;  1 drivers
L_0x707c00d703c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558d6fd00_0 .net *"_ivl_9", 15 0, L_0x707c00d703c8;  1 drivers
v0x555558d6fde0_0 .var "bits_to_shift", 4 0;
v0x555558d6f590_0 .var "counter_high", 15 0;
v0x555558d6f670_0 .var "counter_low", 15 0;
v0x555558d6ed60_0 .var "dshot_command", 15 0;
v0x555558d6ee40_0 .var "guard_count", 15 0;
v0x555558d6e5f0_0 .var "guard_time_val", 15 0;
v0x555558d6e6b0_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d6ddc0_0 .net "i_dshot_mode", 15 0, v0x555558a9fc70_0;  alias, 1 drivers
v0x555558d6de80_0 .net "i_dshot_value", 15 0, v0x555558d339d0_0;  1 drivers
v0x555558d6d650_0 .net "i_reset", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d6d6f0_0 .net "i_write", 0 0, v0x555558d7eac0_0;  1 drivers
v0x555558d6c6b0_0 .net "o_pwm", 0 0, v0x555558d6be80_0;  alias, 1 drivers
v0x555558d6c770_0 .net "o_ready", 0 0, L_0x555558e5bc80;  alias, 1 drivers
v0x555558d6be80_0 .var "pwm", 0 0;
v0x555558d6bf40_0 .var "state", 3 0;
v0x555558d6b710_0 .var "t0h_clocks", 15 0;
v0x555558d6b7f0_0 .var "t0l_clocks", 15 0;
v0x555558d2b670_0 .var "t1h_clocks", 15 0;
v0x555558d2b750_0 .var "t1l_clocks", 15 0;
L_0x555558e5b9b0 .cmp/eq 4, v0x555558d6bf40_0, L_0x707c00d70380;
L_0x555558e5ba50 .concat [ 16 16 0 0], v0x555558d6ee40_0, L_0x707c00d703c8;
L_0x555558e5bb40 .cmp/eq 32, L_0x555558e5ba50, L_0x707c00d70410;
S_0x555558d6acd0 .scope module, "dshot_motor3" "dshot_output" 14 204, 15 65 0, S_0x555558da7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "i_dshot_value";
    .port_info 3 /INPUT 16 "i_dshot_mode";
    .port_info 4 /INPUT 1 "i_write";
    .port_info 5 /OUTPUT 1 "o_pwm";
    .port_info 6 /OUTPUT 1 "o_ready";
P_0x555558e19db0 .param/l "GAURD_BAND_SIGNAL" 1 15 103, C4<0000000000000111>;
P_0x555558e19df0 .param/l "GUARD_150" 1 15 110, C4<0100011001010000>;
P_0x555558e19e30 .param/l "GUARD_300" 1 15 117, C4<0010001100101000>;
P_0x555558e19e70 .param/l "GUARD_600" 1 15 124, C4<0001000110010100>;
P_0x555558e19eb0 .param/l "HIGH_TIME" 1 15 82, C4<0001>;
P_0x555558e19ef0 .param/l "IDLE_" 1 15 84, C4<0011>;
P_0x555558e19f30 .param/l "INIT_TIME" 1 15 81, C4<0000>;
P_0x555558e19f70 .param/l "LOW_TIME" 1 15 83, C4<0010>;
P_0x555558e19fb0 .param/l "NUM_BIT_TO_SHIFT" 1 15 127, C4<1111>;
P_0x555558e19ff0 .param/l "T0H_150" 1 15 106, C4<0000000010110100>;
P_0x555558e1a030 .param/l "T0H_300" 1 15 113, C4<0000000001011010>;
P_0x555558e1a070 .param/l "T0H_600" 1 15 120, C4<0000000000101101>;
P_0x555558e1a0b0 .param/l "T0L_150" 1 15 107, C4<0000000100101100>;
P_0x555558e1a0f0 .param/l "T0L_300" 1 15 114, C4<0000000010010110>;
P_0x555558e1a130 .param/l "T0L_600" 1 15 121, C4<0000000001001011>;
P_0x555558e1a170 .param/l "T1H_150" 1 15 108, C4<0000000101101000>;
P_0x555558e1a1b0 .param/l "T1H_300" 1 15 115, C4<0000000010110100>;
P_0x555558e1a1f0 .param/l "T1H_600" 1 15 122, C4<0000000001011010>;
P_0x555558e1a230 .param/l "T1L_150" 1 15 109, C4<0000000001111000>;
P_0x555558e1a270 .param/l "T1L_300" 1 15 116, C4<0000000000111100>;
P_0x555558e1a2b0 .param/l "T1L_600" 1 15 123, C4<0000000000011110>;
P_0x555558e1a2f0 .param/l "clockFrequency" 0 15 67, +C4<00000100010010101010001000000000>;
P_0x555558e1a330 .param/l "update_guardtime" 0 15 66, +C4<00000000000011110100001001000000>;
L_0x555558e5c120 .functor AND 1, L_0x555558e5be50, L_0x555558e5bfe0, C4<1>, C4<1>;
L_0x707c00d704e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558d6a650_0 .net/2u *"_ivl_10", 31 0, L_0x707c00d704e8;  1 drivers
v0x555558db52d0_0 .net *"_ivl_12", 0 0, L_0x555558e5bfe0;  1 drivers
L_0x707c00d70458 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555558db5390_0 .net/2u *"_ivl_2", 3 0, L_0x707c00d70458;  1 drivers
v0x555558d746b0_0 .net *"_ivl_4", 0 0, L_0x555558e5be50;  1 drivers
v0x555558d74770_0 .net *"_ivl_6", 31 0, L_0x555558e5bef0;  1 drivers
L_0x707c00d704a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558d5a030_0 .net *"_ivl_9", 15 0, L_0x707c00d704a0;  1 drivers
v0x555558d5a110_0 .var "bits_to_shift", 4 0;
v0x555558d58460_0 .var "counter_high", 15 0;
v0x555558d58540_0 .var "counter_low", 15 0;
v0x555558d58030_0 .var "dshot_command", 15 0;
v0x555558d58110_0 .var "guard_count", 15 0;
v0x555558d568b0_0 .var "guard_time_val", 15 0;
v0x555558d56970_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d55520_0 .net "i_dshot_mode", 15 0, v0x555558a9fc70_0;  alias, 1 drivers
v0x555558d555e0_0 .net "i_dshot_value", 15 0, v0x555558d3c1b0_0;  1 drivers
v0x555558d54580_0 .net "i_reset", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d54620_0 .net "i_write", 0 0, v0x555558d53050_0;  1 drivers
v0x555558d69030_0 .net "o_pwm", 0 0, v0x555558d68c00_0;  alias, 1 drivers
v0x555558d690f0_0 .net "o_ready", 0 0, L_0x555558e5c120;  alias, 1 drivers
v0x555558d68c00_0 .var "pwm", 0 0;
v0x555558d68cc0_0 .var "state", 3 0;
v0x555558d68440_0 .var "t0h_clocks", 15 0;
v0x555558d68520_0 .var "t0l_clocks", 15 0;
v0x555558d678f0_0 .var "t1h_clocks", 15 0;
v0x555558d679d0_0 .var "t1l_clocks", 15 0;
L_0x555558e5be50 .cmp/eq 4, v0x555558d68cc0_0, L_0x707c00d70458;
L_0x555558e5bef0 .concat [ 16 16 0 0], v0x555558d58110_0, L_0x707c00d704a0;
L_0x555558e5bfe0 .cmp/eq 32, L_0x555558e5bef0, L_0x707c00d704e8;
S_0x555558d674c0 .scope module, "dshot_motor4" "dshot_output" 14 216, 15 65 0, S_0x555558da7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 16 "i_dshot_value";
    .port_info 3 /INPUT 16 "i_dshot_mode";
    .port_info 4 /INPUT 1 "i_write";
    .port_info 5 /OUTPUT 1 "o_pwm";
    .port_info 6 /OUTPUT 1 "o_ready";
P_0x555558e1a380 .param/l "GAURD_BAND_SIGNAL" 1 15 103, C4<0000000000000111>;
P_0x555558e1a3c0 .param/l "GUARD_150" 1 15 110, C4<0100011001010000>;
P_0x555558e1a400 .param/l "GUARD_300" 1 15 117, C4<0010001100101000>;
P_0x555558e1a440 .param/l "GUARD_600" 1 15 124, C4<0001000110010100>;
P_0x555558e1a480 .param/l "HIGH_TIME" 1 15 82, C4<0001>;
P_0x555558e1a4c0 .param/l "IDLE_" 1 15 84, C4<0011>;
P_0x555558e1a500 .param/l "INIT_TIME" 1 15 81, C4<0000>;
P_0x555558e1a540 .param/l "LOW_TIME" 1 15 83, C4<0010>;
P_0x555558e1a580 .param/l "NUM_BIT_TO_SHIFT" 1 15 127, C4<1111>;
P_0x555558e1a5c0 .param/l "T0H_150" 1 15 106, C4<0000000010110100>;
P_0x555558e1a600 .param/l "T0H_300" 1 15 113, C4<0000000001011010>;
P_0x555558e1a640 .param/l "T0H_600" 1 15 120, C4<0000000000101101>;
P_0x555558e1a680 .param/l "T0L_150" 1 15 107, C4<0000000100101100>;
P_0x555558e1a6c0 .param/l "T0L_300" 1 15 114, C4<0000000010010110>;
P_0x555558e1a700 .param/l "T0L_600" 1 15 121, C4<0000000001001011>;
P_0x555558e1a740 .param/l "T1H_150" 1 15 108, C4<0000000101101000>;
P_0x555558e1a780 .param/l "T1H_300" 1 15 115, C4<0000000010110100>;
P_0x555558e1a7c0 .param/l "T1H_600" 1 15 122, C4<0000000001011010>;
P_0x555558e1a800 .param/l "T1L_150" 1 15 109, C4<0000000001111000>;
P_0x555558e1a840 .param/l "T1L_300" 1 15 116, C4<0000000000111100>;
P_0x555558e1a880 .param/l "T1L_600" 1 15 123, C4<0000000000011110>;
P_0x555558e1a8c0 .param/l "clockFrequency" 0 15 67, +C4<00000100010010101010001000000000>;
P_0x555558e1a900 .param/l "update_guardtime" 0 15 66, +C4<00000000000011110100001001000000>;
L_0x555558e5c5c0 .functor AND 1, L_0x555558e5c2f0, L_0x555558e5c480, C4<1>, C4<1>;
L_0x707c00d705c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558d66df0_0 .net/2u *"_ivl_10", 31 0, L_0x707c00d705c0;  1 drivers
v0x555558d661b0_0 .net *"_ivl_12", 0 0, L_0x555558e5c480;  1 drivers
L_0x707c00d70530 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555558d66270_0 .net/2u *"_ivl_2", 3 0, L_0x707c00d70530;  1 drivers
v0x555558d65d80_0 .net *"_ivl_4", 0 0, L_0x555558e5c2f0;  1 drivers
v0x555558d65e40_0 .net *"_ivl_6", 31 0, L_0x555558e5c390;  1 drivers
L_0x707c00d70578 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558d655c0_0 .net *"_ivl_9", 15 0, L_0x707c00d70578;  1 drivers
v0x555558d656a0_0 .var "bits_to_shift", 4 0;
v0x555558d64a70_0 .var "counter_high", 15 0;
v0x555558d64b50_0 .var "counter_low", 15 0;
v0x555558d64640_0 .var "dshot_command", 15 0;
v0x555558d64720_0 .var "guard_count", 15 0;
v0x555558d63e80_0 .var "guard_time_val", 15 0;
v0x555558d63f40_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d63330_0 .net "i_dshot_mode", 15 0, v0x555558a9fc70_0;  alias, 1 drivers
v0x555558d633f0_0 .net "i_dshot_value", 15 0, v0x555558d518c0_0;  1 drivers
v0x555558d62f00_0 .net "i_reset", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558d62fa0_0 .net "i_write", 0 0, v0x555558d50d90_0;  1 drivers
v0x555558d62740_0 .net "o_pwm", 0 0, v0x555558d61bf0_0;  alias, 1 drivers
v0x555558d62800_0 .net "o_ready", 0 0, L_0x555558e5c5c0;  alias, 1 drivers
v0x555558d61bf0_0 .var "pwm", 0 0;
v0x555558d61cb0_0 .var "state", 3 0;
v0x555558d617c0_0 .var "t0h_clocks", 15 0;
v0x555558d618a0_0 .var "t0l_clocks", 15 0;
v0x555558d60fa0_0 .var "t1h_clocks", 15 0;
v0x555558d61080_0 .var "t1l_clocks", 15 0;
L_0x555558e5c2f0 .cmp/eq 4, v0x555558d61cb0_0, L_0x707c00d70530;
L_0x555558e5c390 .concat [ 16 16 0 0], v0x555558d64720_0, L_0x707c00d70578;
L_0x555558e5c480 .cmp/eq 32, L_0x555558e5c390, L_0x707c00d705c0;
S_0x555558d2c480 .scope module, "u_wb_led" "wb_led_controller" 4 430, 16 10 0, S_0x555558d8d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "wbs_adr_i";
    .port_info 3 /INPUT 32 "wbs_dat_i";
    .port_info 4 /OUTPUT 32 "wbs_dat_o";
    .port_info 5 /INPUT 1 "wbs_we_i";
    .port_info 6 /INPUT 4 "wbs_sel_i";
    .port_info 7 /INPUT 1 "wbs_stb_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 1 "wbs_err_o";
    .port_info 10 /OUTPUT 1 "wbs_rty_o";
    .port_info 11 /INPUT 1 "wbs_cyc_i";
    .port_info 12 /OUTPUT 4 "led_out";
P_0x555558d2a000 .param/l "ADDR_LED_CLEAR" 1 16 37, C4<10>;
P_0x555558d2a040 .param/l "ADDR_LED_OUT" 1 16 35, C4<00>;
P_0x555558d2a080 .param/l "ADDR_LED_SET" 1 16 38, C4<11>;
P_0x555558d2a0c0 .param/l "ADDR_LED_TOGGLE" 1 16 36, C4<01>;
P_0x555558d2a100 .param/l "ADDR_WIDTH" 0 16 12, +C4<00000000000000000000000000100000>;
P_0x555558d2a140 .param/l "DATA_WIDTH" 0 16 11, +C4<00000000000000000000000000100000>;
P_0x555558d2a180 .param/l "SELECT_WIDTH" 0 16 13, +C4<00000000000000000000000000000100>;
v0x555558c65ba0_0 .net "addr_bits", 1 0, L_0x555558e55790;  1 drivers
v0x555558d63ba0_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558d63c60_0 .var "led_out", 3 0;
v0x555558d72710_0 .var "prev_stb_cyc", 0 0;
v0x555558d727d0_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558b10530_0 .var "wbs_ack_o", 0 0;
v0x555558b105f0_0 .net "wbs_adr_i", 31 0, L_0x555558e50100;  alias, 1 drivers
v0x555558b106d0_0 .net "wbs_cyc_i", 0 0, L_0x555558e50b40;  alias, 1 drivers
v0x555558b10790_0 .net "wbs_dat_i", 31 0, L_0x555558e50350;  alias, 1 drivers
v0x555558b10870_0 .var "wbs_dat_o", 31 0;
L_0x707c00d6fb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558b10950_0 .net "wbs_err_o", 0 0, L_0x707c00d6fb10;  1 drivers
L_0x707c00d6fb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558b67a00_0 .net "wbs_rty_o", 0 0, L_0x707c00d6fb58;  1 drivers
v0x555558b67ac0_0 .net "wbs_sel_i", 3 0, L_0x555558e507d0;  alias, 1 drivers
v0x555558b67ba0_0 .net "wbs_stb_i", 0 0, L_0x555558e508d0;  alias, 1 drivers
v0x555558b67c60_0 .net "wbs_we_i", 0 0, L_0x555558e50450;  alias, 1 drivers
L_0x555558e55790 .part L_0x555558e50100, 2, 2;
S_0x555558aca520 .scope module, "u_wb_mux" "wb_serial_dshot_mux" 4 458, 17 10 0, S_0x555558d8d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 32 "wb_dat_i";
    .port_info 3 /INPUT 32 "wb_adr_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 4 "wb_sel_i";
    .port_info 6 /INPUT 1 "wb_stb_i";
    .port_info 7 /INPUT 1 "wb_cyc_i";
    .port_info 8 /OUTPUT 32 "wb_dat_o";
    .port_info 9 /OUTPUT 1 "wb_ack_o";
    .port_info 10 /OUTPUT 1 "wb_stall_o";
    .port_info 11 /OUTPUT 1 "mux_sel";
    .port_info 12 /OUTPUT 2 "mux_ch";
    .port_info 13 /INOUT 4 "pad_motor";
    .port_info 14 /INPUT 4 "dshot_in";
    .port_info 15 /INPUT 1 "serial_tx_i";
    .port_info 16 /INPUT 1 "serial_oe_i";
    .port_info 17 /OUTPUT 1 "serial_rx_o";
L_0x555558e56820 .functor AND 1, L_0x555558e529a0, L_0x555558e526a0, C4<1>, C4<1>;
L_0x555558e56bc0 .functor AND 1, L_0x555558e56820, L_0x555558e56b20, C4<1>, C4<1>;
L_0x555558e56cd0 .functor BUFZ 4, p0x707c00dbea98, C4<0000>, C4<0000>, C4<0000>;
v0x555558c0c140_0 .net *"_ivl_13", 0 0, L_0x555558e56820;  1 drivers
v0x555558c0c240_0 .net *"_ivl_16", 9 0, L_0x555558e569b0;  1 drivers
L_0x707c00d6fcc0 .functor BUFT 1, C4<0100000000>, C4<0>, C4<0>, C4<0>;
v0x555558c0c320_0 .net/2u *"_ivl_17", 9 0, L_0x707c00d6fcc0;  1 drivers
v0x555558c0c3e0_0 .net *"_ivl_19", 0 0, L_0x555558e56b20;  1 drivers
v0x555558bf0d20_0 .net "dshot_in", 3 0, L_0x555558e56f60;  1 drivers
v0x555558bf0e50_0 .var "mux_ch", 1 0;
v0x555558bf0f30_0 .var "mux_sel", 0 0;
v0x555558bf0ff0_0 .net8 "pad_motor", 3 0, p0x707c00dbea98;  1 drivers, strength-aware
v0x555558bf10d0_0 .net "pad_motor_in", 3 0, L_0x555558e56cd0;  1 drivers
v0x555558be0a40_0 .net "sel", 0 0, L_0x555558e56bc0;  1 drivers
v0x555558be0b00_0 .net "serial_oe_i", 0 0, L_0x555558e58290;  alias, 1 drivers
v0x555558be0ba0_0 .net "serial_rx_o", 0 0, L_0x555558e56d90;  alias, 1 drivers
v0x555558be0c40_0 .net "serial_tx_i", 0 0, L_0x555558e58010;  alias, 1 drivers
v0x555558be0ce0_0 .var "wb_ack_o", 0 0;
v0x555558be0d80_0 .net "wb_adr_i", 31 0, L_0x555558e51f60;  alias, 1 drivers
v0x555558be0e60_0 .net "wb_clk_i", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558b2a5e0_0 .net "wb_cyc_i", 0 0, L_0x555558e529a0;  alias, 1 drivers
v0x555558b2a6a0_0 .net "wb_dat_i", 31 0, L_0x555558e52240;  alias, 1 drivers
v0x555558b2a780_0 .var "wb_dat_o", 31 0;
v0x555558b2a860_0 .net "wb_rst_i", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558b2a900_0 .net "wb_sel_i", 3 0, L_0x555558e52630;  alias, 1 drivers
v0x555558b2a9e0_0 .net "wb_stall_o", 0 0, L_0x707c00d6fd08;  alias, 1 drivers
v0x555558ad17b0_0 .net "wb_stb_i", 0 0, L_0x555558e526a0;  alias, 1 drivers
v0x555558ad1870_0 .net "wb_we_i", 0 0, L_0x555558e522b0;  alias, 1 drivers
L_0x555558e55d70 .part L_0x555558e56f60, 0, 1;
L_0x555558e55fa0 .part L_0x555558e56f60, 1, 1;
L_0x555558e56260 .part L_0x555558e56f60, 2, 1;
L_0x555558e56490 .part L_0x555558e56f60, 3, 1;
L_0x555558e565f0 .concat8 [ 1 1 1 1], L_0x555558e55e10, L_0x555558e56090, L_0x555558e56300, L_0x555558e56730;
L_0x555558e569b0 .part L_0x555558e51f60, 2, 10;
L_0x555558e56b20 .cmp/eq 10, L_0x555558e569b0, L_0x707c00d6fcc0;
L_0x555558e56d90 .part/v L_0x555558e56cd0, v0x555558bf0e50_0, 1;
S_0x555558a8e510 .scope generate, "gen_pads[0]" "gen_pads[0]" 17 66, 17 66 0, S_0x555558aca520;
 .timescale 0 0;
P_0x555558a8e6e0 .param/l "i" 1 17 66, +C4<00>;
L_0x707c00d6fba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555558a8e7f0_0 .net/2u *"_ivl_0", 1 0, L_0x707c00d6fba0;  1 drivers
o0x707c00dbe438 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x555558a8e8f0_0 name=_ivl_5
v0x555558aea330_0 .net *"_ivl_7", 0 0, L_0x555558e55e10;  1 drivers
v0x555558aea3f0_0 .net "dshot_val", 0 0, L_0x555558e55d70;  1 drivers
v0x555558aea4b0_0 .net "is_target", 0 0, L_0x555558e55c80;  1 drivers
v0x555558aea5c0_0 .var "pad_oe", 0 0;
v0x555558aea680_0 .var "pad_out", 0 0;
E_0x555558da2920/0 .event anyedge, v0x555558bf0f30_0, v0x555558aea3f0_0, v0x555558aea4b0_0, v0x555558d8db30_0;
E_0x555558da2920/1 .event anyedge, v0x555558dae890_0;
E_0x555558da2920 .event/or E_0x555558da2920/0, E_0x555558da2920/1;
L_0x555558e55c80 .cmp/eq 2, v0x555558bf0e50_0, L_0x707c00d6fba0;
L_0x555558e55e10 .functor MUXZ 1, o0x707c00dbe438, v0x555558aea680_0, v0x555558aea5c0_0, C4<>;
S_0x555558af94d0 .scope generate, "gen_pads[1]" "gen_pads[1]" 17 66, 17 66 0, S_0x555558aca520;
 .timescale 0 0;
P_0x555558af96f0 .param/l "i" 1 17 66, +C4<01>;
L_0x707c00d6fbe8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555558af97e0_0 .net/2u *"_ivl_0", 1 0, L_0x707c00d6fbe8;  1 drivers
o0x707c00dbe588 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x555558aea740_0 name=_ivl_5
v0x555558af98e0_0 .net *"_ivl_7", 0 0, L_0x555558e56090;  1 drivers
v0x555558af2150_0 .net "dshot_val", 0 0, L_0x555558e55fa0;  1 drivers
v0x555558af2210_0 .net "is_target", 0 0, L_0x555558e55eb0;  1 drivers
v0x555558af22d0_0 .var "pad_oe", 0 0;
v0x555558af2390_0 .var "pad_out", 0 0;
E_0x555558d53b40/0 .event anyedge, v0x555558bf0f30_0, v0x555558af2150_0, v0x555558af2210_0, v0x555558d8db30_0;
E_0x555558d53b40/1 .event anyedge, v0x555558dae890_0;
E_0x555558d53b40 .event/or E_0x555558d53b40/0, E_0x555558d53b40/1;
L_0x555558e55eb0 .cmp/eq 2, v0x555558bf0e50_0, L_0x707c00d6fbe8;
L_0x555558e56090 .functor MUXZ 1, o0x707c00dbe588, v0x555558af2390_0, v0x555558af22d0_0, C4<>;
S_0x555558af2450 .scope generate, "gen_pads[2]" "gen_pads[2]" 17 66, 17 66 0, S_0x555558aca520;
 .timescale 0 0;
P_0x555558c65c80 .param/l "i" 1 17 66, +C4<010>;
L_0x707c00d6fc30 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555558b06dc0_0 .net/2u *"_ivl_0", 1 0, L_0x707c00d6fc30;  1 drivers
o0x707c00dbe6d8 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x555558b06ec0_0 name=_ivl_5
v0x555558b06fa0_0 .net *"_ivl_7", 0 0, L_0x555558e56300;  1 drivers
v0x555558b07090_0 .net "dshot_val", 0 0, L_0x555558e56260;  1 drivers
v0x555558b07150_0 .net "is_target", 0 0, L_0x555558e56130;  1 drivers
v0x555558af6320_0 .var "pad_oe", 0 0;
v0x555558af63e0_0 .var "pad_out", 0 0;
E_0x555558af25e0/0 .event anyedge, v0x555558bf0f30_0, v0x555558b07090_0, v0x555558b07150_0, v0x555558d8db30_0;
E_0x555558af25e0/1 .event anyedge, v0x555558dae890_0;
E_0x555558af25e0 .event/or E_0x555558af25e0/0, E_0x555558af25e0/1;
L_0x555558e56130 .cmp/eq 2, v0x555558bf0e50_0, L_0x707c00d6fc30;
L_0x555558e56300 .functor MUXZ 1, o0x707c00dbe6d8, v0x555558af63e0_0, v0x555558af6320_0, C4<>;
S_0x555558af64a0 .scope generate, "gen_pads[3]" "gen_pads[3]" 17 66, 17 66 0, S_0x555558aca520;
 .timescale 0 0;
P_0x555558af66a0 .param/l "i" 1 17 66, +C4<011>;
L_0x707c00d6fc78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555558c3cb00_0 .net/2u *"_ivl_0", 1 0, L_0x707c00d6fc78;  1 drivers
o0x707c00dbe828 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x555558c3cc00_0 name=_ivl_5
v0x555558c3cce0_0 .net *"_ivl_7", 0 0, L_0x555558e56730;  1 drivers
v0x555558c3cda0_0 .net "dshot_val", 0 0, L_0x555558e56490;  1 drivers
v0x555558c3ce60_0 .net "is_target", 0 0, L_0x555558e563a0;  1 drivers
v0x555558c0bfc0_0 .var "pad_oe", 0 0;
v0x555558c0c080_0 .var "pad_out", 0 0;
E_0x555558af6780/0 .event anyedge, v0x555558bf0f30_0, v0x555558c3cda0_0, v0x555558c3ce60_0, v0x555558d8db30_0;
E_0x555558af6780/1 .event anyedge, v0x555558dae890_0;
E_0x555558af6780 .event/or E_0x555558af6780/0, E_0x555558af6780/1;
L_0x555558e563a0 .cmp/eq 2, v0x555558bf0e50_0, L_0x707c00d6fc78;
L_0x555558e56730 .functor MUXZ 1, o0x707c00dbe828, v0x555558c0c080_0, v0x555558c0bfc0_0, C4<>;
S_0x555558c19dc0 .scope module, "u_wb_mux_6" "wb_mux_6" 4 263, 18 32 0, S_0x555558d8d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "wbm_adr_i";
    .port_info 3 /INPUT 32 "wbm_dat_i";
    .port_info 4 /OUTPUT 32 "wbm_dat_o";
    .port_info 5 /INPUT 1 "wbm_we_i";
    .port_info 6 /INPUT 4 "wbm_sel_i";
    .port_info 7 /INPUT 1 "wbm_stb_i";
    .port_info 8 /OUTPUT 1 "wbm_ack_o";
    .port_info 9 /OUTPUT 1 "wbm_err_o";
    .port_info 10 /OUTPUT 1 "wbm_rty_o";
    .port_info 11 /INPUT 1 "wbm_cyc_i";
    .port_info 12 /OUTPUT 32 "wbs0_adr_o";
    .port_info 13 /INPUT 32 "wbs0_dat_i";
    .port_info 14 /OUTPUT 32 "wbs0_dat_o";
    .port_info 15 /OUTPUT 1 "wbs0_we_o";
    .port_info 16 /OUTPUT 4 "wbs0_sel_o";
    .port_info 17 /OUTPUT 1 "wbs0_stb_o";
    .port_info 18 /INPUT 1 "wbs0_ack_i";
    .port_info 19 /INPUT 1 "wbs0_err_i";
    .port_info 20 /INPUT 1 "wbs0_rty_i";
    .port_info 21 /OUTPUT 1 "wbs0_cyc_o";
    .port_info 22 /INPUT 32 "wbs0_addr";
    .port_info 23 /INPUT 32 "wbs0_addr_msk";
    .port_info 24 /OUTPUT 32 "wbs1_adr_o";
    .port_info 25 /INPUT 32 "wbs1_dat_i";
    .port_info 26 /OUTPUT 32 "wbs1_dat_o";
    .port_info 27 /OUTPUT 1 "wbs1_we_o";
    .port_info 28 /OUTPUT 4 "wbs1_sel_o";
    .port_info 29 /OUTPUT 1 "wbs1_stb_o";
    .port_info 30 /INPUT 1 "wbs1_ack_i";
    .port_info 31 /INPUT 1 "wbs1_err_i";
    .port_info 32 /INPUT 1 "wbs1_rty_i";
    .port_info 33 /OUTPUT 1 "wbs1_cyc_o";
    .port_info 34 /INPUT 32 "wbs1_addr";
    .port_info 35 /INPUT 32 "wbs1_addr_msk";
    .port_info 36 /OUTPUT 32 "wbs2_adr_o";
    .port_info 37 /INPUT 32 "wbs2_dat_i";
    .port_info 38 /OUTPUT 32 "wbs2_dat_o";
    .port_info 39 /OUTPUT 1 "wbs2_we_o";
    .port_info 40 /OUTPUT 4 "wbs2_sel_o";
    .port_info 41 /OUTPUT 1 "wbs2_stb_o";
    .port_info 42 /INPUT 1 "wbs2_ack_i";
    .port_info 43 /INPUT 1 "wbs2_err_i";
    .port_info 44 /INPUT 1 "wbs2_rty_i";
    .port_info 45 /OUTPUT 1 "wbs2_cyc_o";
    .port_info 46 /INPUT 32 "wbs2_addr";
    .port_info 47 /INPUT 32 "wbs2_addr_msk";
    .port_info 48 /OUTPUT 32 "wbs3_adr_o";
    .port_info 49 /INPUT 32 "wbs3_dat_i";
    .port_info 50 /OUTPUT 32 "wbs3_dat_o";
    .port_info 51 /OUTPUT 1 "wbs3_we_o";
    .port_info 52 /OUTPUT 4 "wbs3_sel_o";
    .port_info 53 /OUTPUT 1 "wbs3_stb_o";
    .port_info 54 /INPUT 1 "wbs3_ack_i";
    .port_info 55 /INPUT 1 "wbs3_err_i";
    .port_info 56 /INPUT 1 "wbs3_rty_i";
    .port_info 57 /OUTPUT 1 "wbs3_cyc_o";
    .port_info 58 /INPUT 32 "wbs3_addr";
    .port_info 59 /INPUT 32 "wbs3_addr_msk";
    .port_info 60 /OUTPUT 32 "wbs4_adr_o";
    .port_info 61 /INPUT 32 "wbs4_dat_i";
    .port_info 62 /OUTPUT 32 "wbs4_dat_o";
    .port_info 63 /OUTPUT 1 "wbs4_we_o";
    .port_info 64 /OUTPUT 4 "wbs4_sel_o";
    .port_info 65 /OUTPUT 1 "wbs4_stb_o";
    .port_info 66 /INPUT 1 "wbs4_ack_i";
    .port_info 67 /INPUT 1 "wbs4_err_i";
    .port_info 68 /INPUT 1 "wbs4_rty_i";
    .port_info 69 /OUTPUT 1 "wbs4_cyc_o";
    .port_info 70 /INPUT 32 "wbs4_addr";
    .port_info 71 /INPUT 32 "wbs4_addr_msk";
    .port_info 72 /OUTPUT 32 "wbs5_adr_o";
    .port_info 73 /INPUT 32 "wbs5_dat_i";
    .port_info 74 /OUTPUT 32 "wbs5_dat_o";
    .port_info 75 /OUTPUT 1 "wbs5_we_o";
    .port_info 76 /OUTPUT 4 "wbs5_sel_o";
    .port_info 77 /OUTPUT 1 "wbs5_stb_o";
    .port_info 78 /INPUT 1 "wbs5_ack_i";
    .port_info 79 /INPUT 1 "wbs5_err_i";
    .port_info 80 /INPUT 1 "wbs5_rty_i";
    .port_info 81 /OUTPUT 1 "wbs5_cyc_o";
    .port_info 82 /INPUT 32 "wbs5_addr";
    .port_info 83 /INPUT 32 "wbs5_addr_msk";
P_0x555558c19fa0 .param/l "ADDR_WIDTH" 0 18 35, +C4<00000000000000000000000000100000>;
P_0x555558c19fe0 .param/l "DATA_WIDTH" 0 18 34, +C4<00000000000000000000000000100000>;
P_0x555558c1a020 .param/l "SELECT_WIDTH" 0 18 36, +C4<00000000000000000000000000000100>;
L_0x707c00d6f2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3ac70 .functor XOR 32, L_0x555558e39c40, L_0x707c00d6f2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x707c00d6f2e8 .functor BUFT 1, C4<11111111111111111111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3ace0 .functor AND 32, L_0x555558e3ac70, L_0x707c00d6f2e8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x707c00d6f3c0 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3aea0 .functor XOR 32, L_0x555558e39c40, L_0x707c00d6f3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x707c00d6f408 .functor BUFT 1, C4<11111111111111111111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3af40 .functor AND 32, L_0x555558e3aea0, L_0x707c00d6f408, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x707c00d6f4e0 .functor BUFT 1, C4<00000000000000000000001100000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3b150 .functor XOR 32, L_0x555558e39c40, L_0x707c00d6f4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x707c00d6f528 .functor BUFT 1, C4<11111111111111111111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3b1f0 .functor AND 32, L_0x555558e3b150, L_0x707c00d6f528, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x707c00d6f600 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3b410 .functor XOR 32, L_0x555558e39c40, L_0x707c00d6f600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x707c00d6f648 .functor BUFT 1, C4<11111111111111111111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3b4b0 .functor AND 32, L_0x555558e3b410, L_0x707c00d6f648, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x707c00d6f720 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3b740 .functor XOR 32, L_0x555558e39c40, L_0x707c00d6f720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x707c00d6f768 .functor BUFT 1, C4<11111111111111111111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3b8f0 .functor AND 32, L_0x555558e3b740, L_0x707c00d6f768, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x707c00d6f840 .functor BUFT 1, C4<00000000000000000000011000000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3bb10 .functor XOR 32, L_0x555558e39c40, L_0x707c00d6f840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x707c00d6f888 .functor BUFT 1, C4<11111111111111111111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x555558e3bbb0 .functor AND 32, L_0x555558e3bb10, L_0x707c00d6f888, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555558e3be70 .functor BUFZ 1, L_0x555558e3ad80, C4<0>, C4<0>, C4<0>;
L_0x555558e3bf30 .functor NOT 1, L_0x555558e3ad80, C4<0>, C4<0>, C4<0>;
L_0x555558e3bca0 .functor AND 1, L_0x555558e3b060, L_0x555558e3bf30, C4<1>, C4<1>;
L_0x555558e3c0c0 .functor OR 1, L_0x555558e3ad80, L_0x555558e3b060, C4<0>, C4<0>;
L_0x555558e3c1c0 .functor NOT 1, L_0x555558e3c0c0, C4<0>, C4<0>, C4<0>;
L_0x555558e3c230 .functor AND 1, L_0x555558e3b320, L_0x555558e3c1c0, C4<1>, C4<1>;
L_0x555558e3c3e0 .functor OR 1, L_0x555558e3ad80, L_0x555558e3b060, C4<0>, C4<0>;
L_0x555558e3c450 .functor OR 1, L_0x555558e3c3e0, L_0x555558e3b320, C4<0>, C4<0>;
L_0x555558e3c570 .functor NOT 1, L_0x555558e3c450, C4<0>, C4<0>, C4<0>;
L_0x555558e3c630 .functor AND 1, L_0x555558e3b5f0, L_0x555558e3c570, C4<1>, C4<1>;
L_0x555558e3c800 .functor OR 1, L_0x555558e3ad80, L_0x555558e3b060, C4<0>, C4<0>;
L_0x555558e3c870 .functor OR 1, L_0x555558e3c800, L_0x555558e3b320, C4<0>, C4<0>;
L_0x555558e3ca90 .functor OR 1, L_0x555558e3c870, L_0x555558e3b5f0, C4<0>, C4<0>;
L_0x555558e3cb00 .functor NOT 1, L_0x555558e3ca90, C4<0>, C4<0>, C4<0>;
L_0x555558e3cca0 .functor AND 1, L_0x555558e3ba40, L_0x555558e3cb00, C4<1>, C4<1>;
L_0x555558e3cdb0 .functor OR 1, L_0x555558e3ad80, L_0x555558e3b060, C4<0>, C4<0>;
L_0x555558e3cf10 .functor OR 1, L_0x555558e3cdb0, L_0x555558e3b320, C4<0>, C4<0>;
L_0x555558e3cfd0 .functor OR 1, L_0x555558e3cf10, L_0x555558e3b5f0, C4<0>, C4<0>;
L_0x555558e3d220 .functor OR 1, L_0x555558e3cfd0, L_0x555558e3ba40, C4<0>, C4<0>;
L_0x555558e3d290 .functor NOT 1, L_0x555558e3d220, C4<0>, C4<0>, C4<0>;
L_0x555558e3d460 .functor AND 1, L_0x555558e3bd10, L_0x555558e3d290, C4<1>, C4<1>;
L_0x555558e3d570 .functor AND 1, v0x555558af2770_0, v0x555558b87360_0, C4<1>, C4<1>;
L_0x555558e3d820 .functor OR 1, L_0x555558e3be70, L_0x555558e3bca0, C4<0>, C4<0>;
L_0x555558e3d890 .functor OR 1, L_0x555558e3d820, L_0x555558e3c230, C4<0>, C4<0>;
L_0x555558e3dad0 .functor OR 1, L_0x555558e3d890, L_0x555558e3c630, C4<0>, C4<0>;
L_0x555558e3dbe0 .functor OR 1, L_0x555558e3dad0, L_0x555558e3cca0, C4<0>, C4<0>;
L_0x555558e3de30 .functor OR 1, L_0x555558e3dbe0, L_0x555558e3d460, C4<0>, C4<0>;
L_0x555558e3df40 .functor NOT 1, L_0x555558e3de30, C4<0>, C4<0>, C4<0>;
L_0x555558e3e150 .functor AND 1, L_0x555558e3df40, L_0x555558e3d570, C4<1>, C4<1>;
L_0x555558e4e890 .functor OR 1, v0x555558b10530_0, v0x555558e2d630_0, C4<0>, C4<0>;
L_0x555558e4ea60 .functor OR 1, L_0x555558e4e890, v0x555558df7ee0_0, C4<0>, C4<0>;
L_0x555558e4eb20 .functor OR 1, L_0x555558e4ea60, v0x555558be0ce0_0, C4<0>, C4<0>;
L_0x555558e4ed50 .functor OR 1, L_0x555558e4eb20, v0x555558e22dd0_0, C4<0>, C4<0>;
L_0x555558e4ee10 .functor OR 1, L_0x555558e4ed50, v0x555558e2e340_0, C4<0>, C4<0>;
L_0x707c00d6f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x707c00d6f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e4f0a0 .functor OR 1, L_0x707c00d6f210, L_0x707c00d6f330, C4<0>, C4<0>;
L_0x707c00d6f450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e4f110 .functor OR 1, L_0x555558e4f0a0, L_0x707c00d6f450, C4<0>, C4<0>;
L_0x707c00d6f570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e4f360 .functor OR 1, L_0x555558e4f110, L_0x707c00d6f570, C4<0>, C4<0>;
L_0x707c00d6f690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e4f420 .functor OR 1, L_0x555558e4f360, L_0x707c00d6f690, C4<0>, C4<0>;
L_0x707c00d6f7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e4f680 .functor OR 1, L_0x555558e4f420, L_0x707c00d6f7b0, C4<0>, C4<0>;
L_0x555558e4f740 .functor OR 1, L_0x555558e4f680, L_0x555558e3e150, C4<0>, C4<0>;
L_0x707c00d6f258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x707c00d6f378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e4fa00 .functor OR 1, L_0x707c00d6f258, L_0x707c00d6f378, C4<0>, C4<0>;
L_0x707c00d6f498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e4fa70 .functor OR 1, L_0x555558e4fa00, L_0x707c00d6f498, C4<0>, C4<0>;
L_0x707c00d6f5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e4fcf0 .functor OR 1, L_0x555558e4fa70, L_0x707c00d6f5b8, C4<0>, C4<0>;
L_0x707c00d6f6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e4fdb0 .functor OR 1, L_0x555558e4fcf0, L_0x707c00d6f6d8, C4<0>, C4<0>;
L_0x707c00d6f7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555558e50040 .functor OR 1, L_0x555558e4fdb0, L_0x707c00d6f7f8, C4<0>, C4<0>;
L_0x555558e50100 .functor BUFZ 32, L_0x555558e39c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e50350 .functor BUFZ 32, v0x555558d7dbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e50450 .functor AND 1, v0x555558bc0bc0_0, L_0x555558e3be70, C4<1>, C4<1>;
L_0x555558e507d0 .functor BUFZ 4, v0x555558c65d80_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555558e508d0 .functor AND 1, v0x555558b87360_0, L_0x555558e3be70, C4<1>, C4<1>;
L_0x555558e50b40 .functor AND 1, v0x555558af2770_0, L_0x555558e3be70, C4<1>, C4<1>;
L_0x555558e50bb0 .functor BUFZ 32, L_0x555558e39c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e50e30 .functor BUFZ 32, v0x555558d7dbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e50ea0 .functor AND 1, v0x555558bc0bc0_0, L_0x555558e3bca0, C4<1>, C4<1>;
L_0x555558e511c0 .functor BUFZ 4, v0x555558c65d80_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555558e51230 .functor AND 1, v0x555558b87360_0, L_0x555558e3bca0, C4<1>, C4<1>;
L_0x555558e514d0 .functor AND 1, v0x555558af2770_0, L_0x555558e3bca0, C4<1>, C4<1>;
L_0x555558e51540 .functor BUFZ 32, L_0x555558e39c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e517f0 .functor BUFZ 32, v0x555558d7dbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e51860 .functor AND 1, v0x555558bc0bc0_0, L_0x555558e3c230, C4<1>, C4<1>;
L_0x555558e51bb0 .functor BUFZ 4, v0x555558c65d80_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555558e51c20 .functor AND 1, v0x555558b87360_0, L_0x555558e3c230, C4<1>, C4<1>;
L_0x555558e51ef0 .functor AND 1, v0x555558af2770_0, L_0x555558e3c230, C4<1>, C4<1>;
L_0x555558e51f60 .functor BUFZ 32, L_0x555558e39c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e52240 .functor BUFZ 32, v0x555558d7dbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e522b0 .functor AND 1, v0x555558bc0bc0_0, L_0x555558e3c630, C4<1>, C4<1>;
L_0x555558e52630 .functor BUFZ 4, v0x555558c65d80_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555558e526a0 .functor AND 1, v0x555558b87360_0, L_0x555558e3c630, C4<1>, C4<1>;
L_0x555558e529a0 .functor AND 1, v0x555558af2770_0, L_0x555558e3c630, C4<1>, C4<1>;
L_0x555558e52b20 .functor BUFZ 32, L_0x555558e39c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e52e30 .functor BUFZ 32, v0x555558d7dbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e52fb0 .functor AND 1, v0x555558bc0bc0_0, L_0x555558e3cca0, C4<1>, C4<1>;
L_0x555558e533e0 .functor BUFZ 4, v0x555558c65d80_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555558e53560 .functor AND 1, v0x555558b87360_0, L_0x555558e3cca0, C4<1>, C4<1>;
L_0x555558e53890 .functor AND 1, v0x555558af2770_0, L_0x555558e3cca0, C4<1>, C4<1>;
L_0x555558e53900 .functor BUFZ 32, L_0x555558e39c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e53c40 .functor BUFZ 32, v0x555558d7dbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555558e53cb0 .functor AND 1, v0x555558bc0bc0_0, L_0x555558e3d460, C4<1>, C4<1>;
L_0x555558e54000 .functor BUFZ 4, v0x555558c65d80_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555558e54070 .functor AND 1, v0x555558b87360_0, L_0x555558e3d460, C4<1>, C4<1>;
L_0x555558e543d0 .functor AND 1, v0x555558af2770_0, L_0x555558e3d460, C4<1>, C4<1>;
v0x555558aca6b0_0 .net *"_ivl_0", 31 0, L_0x555558e3ac70;  1 drivers
v0x555558c1a1c0_0 .net *"_ivl_100", 31 0, L_0x555558e4e400;  1 drivers
v0x555558b52700_0 .net *"_ivl_102", 31 0, L_0x555558e4e4f0;  1 drivers
v0x555558b527f0_0 .net *"_ivl_104", 31 0, L_0x555558e4e5f0;  1 drivers
v0x555558b528d0_0 .net *"_ivl_108", 0 0, L_0x555558e4e890;  1 drivers
v0x555558b529b0_0 .net *"_ivl_110", 0 0, L_0x555558e4ea60;  1 drivers
v0x555558b52a90_0 .net *"_ivl_112", 0 0, L_0x555558e4eb20;  1 drivers
v0x555558b78a60_0 .net *"_ivl_114", 0 0, L_0x555558e4ed50;  1 drivers
v0x555558b78b40_0 .net *"_ivl_118", 0 0, L_0x555558e4f0a0;  1 drivers
v0x555558b78c20_0 .net *"_ivl_12", 31 0, L_0x555558e3b150;  1 drivers
v0x555558b78d00_0 .net *"_ivl_120", 0 0, L_0x555558e4f110;  1 drivers
v0x555558b78de0_0 .net *"_ivl_122", 0 0, L_0x555558e4f360;  1 drivers
v0x555558bd6ca0_0 .net *"_ivl_124", 0 0, L_0x555558e4f420;  1 drivers
v0x555558bd6d80_0 .net *"_ivl_126", 0 0, L_0x555558e4f680;  1 drivers
v0x555558bd6e60_0 .net *"_ivl_130", 0 0, L_0x555558e4fa00;  1 drivers
v0x555558bd6f40_0 .net *"_ivl_132", 0 0, L_0x555558e4fa70;  1 drivers
v0x555558bd7020_0 .net *"_ivl_134", 0 0, L_0x555558e4fcf0;  1 drivers
v0x555558bc8160_0 .net *"_ivl_136", 0 0, L_0x555558e4fdb0;  1 drivers
v0x555558bc8240_0 .net *"_ivl_14", 31 0, L_0x555558e3b1f0;  1 drivers
v0x555558bc8320_0 .net *"_ivl_18", 31 0, L_0x555558e3b410;  1 drivers
v0x555558bc8400_0 .net *"_ivl_2", 31 0, L_0x555558e3ace0;  1 drivers
v0x555558bc84e0_0 .net *"_ivl_20", 31 0, L_0x555558e3b4b0;  1 drivers
v0x555558aded70_0 .net *"_ivl_24", 31 0, L_0x555558e3b740;  1 drivers
v0x555558adee50_0 .net *"_ivl_26", 31 0, L_0x555558e3b8f0;  1 drivers
v0x555558adef30_0 .net *"_ivl_30", 31 0, L_0x555558e3bb10;  1 drivers
v0x555558adf010_0 .net *"_ivl_32", 31 0, L_0x555558e3bbb0;  1 drivers
v0x555558adf0f0_0 .net *"_ivl_38", 0 0, L_0x555558e3bf30;  1 drivers
v0x555558b81e40_0 .net *"_ivl_42", 0 0, L_0x555558e3c0c0;  1 drivers
v0x555558b81f20_0 .net *"_ivl_44", 0 0, L_0x555558e3c1c0;  1 drivers
v0x555558b82000_0 .net *"_ivl_48", 0 0, L_0x555558e3c3e0;  1 drivers
v0x555558b820e0_0 .net *"_ivl_50", 0 0, L_0x555558e3c450;  1 drivers
v0x555558b821c0_0 .net *"_ivl_52", 0 0, L_0x555558e3c570;  1 drivers
v0x555558c72ac0_0 .net *"_ivl_56", 0 0, L_0x555558e3c800;  1 drivers
v0x555558c72ba0_0 .net *"_ivl_58", 0 0, L_0x555558e3c870;  1 drivers
v0x555558c72c80_0 .net *"_ivl_6", 31 0, L_0x555558e3aea0;  1 drivers
v0x555558c72d60_0 .net *"_ivl_60", 0 0, L_0x555558e3ca90;  1 drivers
v0x555558c72e40_0 .net *"_ivl_62", 0 0, L_0x555558e3cb00;  1 drivers
v0x555558e1b3e0_0 .net *"_ivl_66", 0 0, L_0x555558e3cdb0;  1 drivers
v0x555558e1b480_0 .net *"_ivl_68", 0 0, L_0x555558e3cf10;  1 drivers
v0x555558e1b520_0 .net *"_ivl_70", 0 0, L_0x555558e3cfd0;  1 drivers
v0x555558e1b5c0_0 .net *"_ivl_72", 0 0, L_0x555558e3d220;  1 drivers
v0x555558e1b660_0 .net *"_ivl_74", 0 0, L_0x555558e3d290;  1 drivers
v0x555558e1b700_0 .net *"_ivl_8", 31 0, L_0x555558e3af40;  1 drivers
v0x555558e1b7a0_0 .net *"_ivl_80", 0 0, L_0x555558e3d820;  1 drivers
v0x555558e1b840_0 .net *"_ivl_82", 0 0, L_0x555558e3d890;  1 drivers
v0x555558e1b8e0_0 .net *"_ivl_84", 0 0, L_0x555558e3dad0;  1 drivers
v0x555558e1b980_0 .net *"_ivl_86", 0 0, L_0x555558e3dbe0;  1 drivers
v0x555558e1ba20_0 .net *"_ivl_88", 0 0, L_0x555558e3de30;  1 drivers
v0x555558e1bac0_0 .net *"_ivl_90", 0 0, L_0x555558e3df40;  1 drivers
L_0x707c00d6f1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558e1bb60_0 .net/2u *"_ivl_94", 31 0, L_0x707c00d6f1c8;  1 drivers
v0x555558e1bc00_0 .net *"_ivl_96", 31 0, L_0x555558e3c340;  1 drivers
v0x555558e1bca0_0 .net *"_ivl_98", 31 0, L_0x555558e4e2c0;  1 drivers
v0x555558e1bd40_0 .net "clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e1bde0_0 .net "master_cycle", 0 0, L_0x555558e3d570;  1 drivers
v0x555558e1be80_0 .net "rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558e1bf20_0 .net "select_error", 0 0, L_0x555558e3e150;  1 drivers
v0x555558e1bfc0_0 .net "wbm_ack_o", 0 0, L_0x555558e4ee10;  alias, 1 drivers
v0x555558e1c060_0 .net "wbm_adr_i", 31 0, L_0x555558e39c40;  alias, 1 drivers
v0x555558e1c100_0 .net "wbm_cyc_i", 0 0, v0x555558af2770_0;  alias, 1 drivers
v0x555558e1c1a0_0 .net "wbm_dat_i", 31 0, v0x555558d7dbe0_0;  alias, 1 drivers
v0x555558e1c240_0 .net "wbm_dat_o", 31 0, L_0x555558e4e6e0;  alias, 1 drivers
v0x555558e1c2e0_0 .net "wbm_err_o", 0 0, L_0x555558e4f740;  alias, 1 drivers
v0x555558e1c380_0 .net "wbm_rty_o", 0 0, L_0x555558e50040;  1 drivers
v0x555558e1c420_0 .net "wbm_sel_i", 3 0, v0x555558c65d80_0;  alias, 1 drivers
v0x555558e1c4c0_0 .net "wbm_stb_i", 0 0, v0x555558b87360_0;  alias, 1 drivers
v0x555558e1c970_0 .net "wbm_we_i", 0 0, v0x555558bc0bc0_0;  alias, 1 drivers
v0x555558e1ca10_0 .net "wbs0_ack_i", 0 0, v0x555558b10530_0;  alias, 1 drivers
v0x555558e1cab0_0 .net "wbs0_addr", 31 0, L_0x707c00d6f2a0;  1 drivers
v0x555558e1cb50_0 .net "wbs0_addr_msk", 31 0, L_0x707c00d6f2e8;  1 drivers
v0x555558e1cbf0_0 .net "wbs0_adr_o", 31 0, L_0x555558e50100;  alias, 1 drivers
v0x555558e1cc90_0 .net "wbs0_cyc_o", 0 0, L_0x555558e50b40;  alias, 1 drivers
v0x555558e1cd30_0 .net "wbs0_dat_i", 31 0, v0x555558b10870_0;  alias, 1 drivers
v0x555558e1cdd0_0 .net "wbs0_dat_o", 31 0, L_0x555558e50350;  alias, 1 drivers
v0x555558e1ce70_0 .net "wbs0_err_i", 0 0, L_0x707c00d6f210;  1 drivers
v0x555558e1cf10_0 .net "wbs0_match", 0 0, L_0x555558e3ad80;  1 drivers
v0x555558e1cfb0_0 .net "wbs0_rty_i", 0 0, L_0x707c00d6f258;  1 drivers
v0x555558e1d050_0 .net "wbs0_sel", 0 0, L_0x555558e3be70;  1 drivers
v0x555558e1d0f0_0 .net "wbs0_sel_o", 3 0, L_0x555558e507d0;  alias, 1 drivers
v0x555558e1d1c0_0 .net "wbs0_stb_o", 0 0, L_0x555558e508d0;  alias, 1 drivers
v0x555558e1d290_0 .net "wbs0_we_o", 0 0, L_0x555558e50450;  alias, 1 drivers
v0x555558e1d360_0 .net "wbs1_ack_i", 0 0, v0x555558e2d630_0;  alias, 1 drivers
v0x555558e1d400_0 .net "wbs1_addr", 31 0, L_0x707c00d6f3c0;  1 drivers
v0x555558e1d4a0_0 .net "wbs1_addr_msk", 31 0, L_0x707c00d6f408;  1 drivers
v0x555558e1d580_0 .net "wbs1_adr_o", 31 0, L_0x555558e50bb0;  alias, 1 drivers
v0x555558e1d660_0 .net "wbs1_cyc_o", 0 0, L_0x555558e514d0;  alias, 1 drivers
v0x555558e1d720_0 .net "wbs1_dat_i", 31 0, v0x555558e2d940_0;  alias, 1 drivers
v0x555558e1d800_0 .net "wbs1_dat_o", 31 0, L_0x555558e50e30;  alias, 1 drivers
v0x555558e1d8e0_0 .net "wbs1_err_i", 0 0, L_0x707c00d6f330;  1 drivers
v0x555558e1d9a0_0 .net "wbs1_match", 0 0, L_0x555558e3b060;  1 drivers
v0x555558e1da60_0 .net "wbs1_rty_i", 0 0, L_0x707c00d6f378;  1 drivers
v0x555558e1db20_0 .net "wbs1_sel", 0 0, L_0x555558e3bca0;  1 drivers
v0x555558e1dbe0_0 .net "wbs1_sel_o", 3 0, L_0x555558e511c0;  alias, 1 drivers
v0x555558e1dcc0_0 .net "wbs1_stb_o", 0 0, L_0x555558e51230;  alias, 1 drivers
v0x555558e1dd80_0 .net "wbs1_we_o", 0 0, L_0x555558e50ea0;  alias, 1 drivers
v0x555558e1de40_0 .net "wbs2_ack_i", 0 0, v0x555558df7ee0_0;  alias, 1 drivers
v0x555558e1df10_0 .net "wbs2_addr", 31 0, L_0x707c00d6f4e0;  1 drivers
v0x555558e1dfd0_0 .net "wbs2_addr_msk", 31 0, L_0x707c00d6f528;  1 drivers
v0x555558e1e0b0_0 .net "wbs2_adr_o", 31 0, L_0x555558e51540;  alias, 1 drivers
v0x555558e1e1a0_0 .net "wbs2_cyc_o", 0 0, L_0x555558e51ef0;  alias, 1 drivers
v0x555558e1e270_0 .net "wbs2_dat_i", 31 0, v0x555558de9240_0;  alias, 1 drivers
v0x555558e1e340_0 .net "wbs2_dat_o", 31 0, L_0x555558e517f0;  alias, 1 drivers
v0x555558e1e410_0 .net "wbs2_err_i", 0 0, L_0x707c00d6f450;  1 drivers
v0x555558e1e4b0_0 .net "wbs2_match", 0 0, L_0x555558e3b320;  1 drivers
v0x555558e1e550_0 .net "wbs2_rty_i", 0 0, L_0x707c00d6f498;  1 drivers
v0x555558e1e610_0 .net "wbs2_sel", 0 0, L_0x555558e3c230;  1 drivers
v0x555558e1e6d0_0 .net "wbs2_sel_o", 3 0, L_0x555558e51bb0;  alias, 1 drivers
v0x555558e1e7c0_0 .net "wbs2_stb_o", 0 0, L_0x555558e51c20;  alias, 1 drivers
v0x555558e1e890_0 .net "wbs2_we_o", 0 0, L_0x555558e51860;  alias, 1 drivers
v0x555558e1e960_0 .net "wbs3_ack_i", 0 0, v0x555558be0ce0_0;  alias, 1 drivers
v0x555558e1ea30_0 .net "wbs3_addr", 31 0, L_0x707c00d6f600;  1 drivers
v0x555558e1ead0_0 .net "wbs3_addr_msk", 31 0, L_0x707c00d6f648;  1 drivers
v0x555558e1eb70_0 .net "wbs3_adr_o", 31 0, L_0x555558e51f60;  alias, 1 drivers
v0x555558e1ec60_0 .net "wbs3_cyc_o", 0 0, L_0x555558e529a0;  alias, 1 drivers
v0x555558e1ed30_0 .net "wbs3_dat_i", 31 0, v0x555558b2a780_0;  alias, 1 drivers
v0x555558e1ee00_0 .net "wbs3_dat_o", 31 0, L_0x555558e52240;  alias, 1 drivers
v0x555558e1eed0_0 .net "wbs3_err_i", 0 0, L_0x707c00d6f570;  1 drivers
v0x555558e1ef70_0 .net "wbs3_match", 0 0, L_0x555558e3b5f0;  1 drivers
v0x555558e1f010_0 .net "wbs3_rty_i", 0 0, L_0x707c00d6f5b8;  1 drivers
v0x555558e1f0d0_0 .net "wbs3_sel", 0 0, L_0x555558e3c630;  1 drivers
v0x555558e1f190_0 .net "wbs3_sel_o", 3 0, L_0x555558e52630;  alias, 1 drivers
v0x555558e1f280_0 .net "wbs3_stb_o", 0 0, L_0x555558e526a0;  alias, 1 drivers
v0x555558e1f350_0 .net "wbs3_we_o", 0 0, L_0x555558e522b0;  alias, 1 drivers
v0x555558e1f420_0 .net "wbs4_ack_i", 0 0, v0x555558e22dd0_0;  alias, 1 drivers
v0x555558e1f4c0_0 .net "wbs4_addr", 31 0, L_0x707c00d6f720;  1 drivers
v0x555558e1f560_0 .net "wbs4_addr_msk", 31 0, L_0x707c00d6f768;  1 drivers
v0x555558e1f640_0 .net "wbs4_adr_o", 31 0, L_0x555558e52b20;  alias, 1 drivers
v0x555558e1f720_0 .net "wbs4_cyc_o", 0 0, L_0x555558e53890;  alias, 1 drivers
v0x555558e1f7e0_0 .net "wbs4_dat_i", 31 0, L_0x555558e54ea0;  alias, 1 drivers
v0x555558e1f8c0_0 .net "wbs4_dat_o", 31 0, L_0x555558e52e30;  alias, 1 drivers
v0x555558e201b0_0 .net "wbs4_err_i", 0 0, L_0x707c00d6f690;  1 drivers
v0x555558e20270_0 .net "wbs4_match", 0 0, L_0x555558e3ba40;  1 drivers
v0x555558e20330_0 .net "wbs4_rty_i", 0 0, L_0x707c00d6f6d8;  1 drivers
v0x555558e203f0_0 .net "wbs4_sel", 0 0, L_0x555558e3cca0;  1 drivers
v0x555558e204b0_0 .net "wbs4_sel_o", 3 0, L_0x555558e533e0;  alias, 1 drivers
v0x555558e20590_0 .net "wbs4_stb_o", 0 0, L_0x555558e53560;  alias, 1 drivers
v0x555558e20650_0 .net "wbs4_we_o", 0 0, L_0x555558e52fb0;  alias, 1 drivers
v0x555558e20710_0 .net "wbs5_ack_i", 0 0, v0x555558e2e340_0;  alias, 1 drivers
v0x555558e207d0_0 .net "wbs5_addr", 31 0, L_0x707c00d6f840;  1 drivers
v0x555558e208b0_0 .net "wbs5_addr_msk", 31 0, L_0x707c00d6f888;  1 drivers
v0x555558e20990_0 .net "wbs5_adr_o", 31 0, L_0x555558e53900;  alias, 1 drivers
v0x555558e20a70_0 .net "wbs5_cyc_o", 0 0, L_0x555558e543d0;  alias, 1 drivers
v0x555558e20b30_0 .net "wbs5_dat_i", 31 0, v0x555558e2e6d0_0;  alias, 1 drivers
v0x555558e20c10_0 .net "wbs5_dat_o", 31 0, L_0x555558e53c40;  alias, 1 drivers
v0x555558e20cf0_0 .net "wbs5_err_i", 0 0, L_0x707c00d6f7b0;  1 drivers
v0x555558e20db0_0 .net "wbs5_match", 0 0, L_0x555558e3bd10;  1 drivers
v0x555558e20e70_0 .net "wbs5_rty_i", 0 0, L_0x707c00d6f7f8;  1 drivers
v0x555558e20f30_0 .net "wbs5_sel", 0 0, L_0x555558e3d460;  1 drivers
v0x555558e20ff0_0 .net "wbs5_sel_o", 3 0, L_0x555558e54000;  alias, 1 drivers
v0x555558e210d0_0 .net "wbs5_stb_o", 0 0, L_0x555558e54070;  alias, 1 drivers
v0x555558e21190_0 .net "wbs5_we_o", 0 0, L_0x555558e53cb0;  alias, 1 drivers
L_0x555558e3ad80 .reduce/nor L_0x555558e3ace0;
L_0x555558e3b060 .reduce/nor L_0x555558e3af40;
L_0x555558e3b320 .reduce/nor L_0x555558e3b1f0;
L_0x555558e3b5f0 .reduce/nor L_0x555558e3b4b0;
L_0x555558e3ba40 .reduce/nor L_0x555558e3b8f0;
L_0x555558e3bd10 .reduce/nor L_0x555558e3bbb0;
L_0x555558e3c340 .functor MUXZ 32, L_0x707c00d6f1c8, v0x555558e2e6d0_0, L_0x555558e3d460, C4<>;
L_0x555558e4e2c0 .functor MUXZ 32, L_0x555558e3c340, L_0x555558e54ea0, L_0x555558e3cca0, C4<>;
L_0x555558e4e400 .functor MUXZ 32, L_0x555558e4e2c0, v0x555558b2a780_0, L_0x555558e3c630, C4<>;
L_0x555558e4e4f0 .functor MUXZ 32, L_0x555558e4e400, v0x555558de9240_0, L_0x555558e3c230, C4<>;
L_0x555558e4e5f0 .functor MUXZ 32, L_0x555558e4e4f0, v0x555558e2d940_0, L_0x555558e3bca0, C4<>;
L_0x555558e4e6e0 .functor MUXZ 32, L_0x555558e4e5f0, v0x555558b10870_0, L_0x555558e3be70, C4<>;
S_0x555558e21cd0 .scope module, "u_wb_neopx" "wb_neoPx" 4 398, 19 17 0, S_0x555558d8d430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 32 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 4 "wb_sel_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
    .port_info 9 /OUTPUT 1 "wb_err_o";
    .port_info 10 /OUTPUT 1 "wb_rty_o";
    .port_info 11 /INPUT 1 "wb_cyc_i";
    .port_info 12 /OUTPUT 32 "m_axis_data";
    .port_info 13 /OUTPUT 1 "m_axis_valid";
    .port_info 14 /INPUT 1 "s_axis_ready";
P_0x555558e21e60 .param/l "ADDR_WIDTH" 0 19 20, +C4<00000000000000000000000000100000>;
P_0x555558e21ea0 .param/l "DATA_WIDTH" 0 19 19, +C4<00000000000000000000000000100000>;
P_0x555558e21ee0 .param/l "DONE" 1 19 56, C4<000000000000000000000000000001001>;
P_0x555558e21f20 .param/l "IDLE" 1 19 55, C4<0000>;
P_0x555558e21f60 .param/l "LEDCOUNT" 1 19 54, C4<1000>;
P_0x555558e21fa0 .param/l "SELECT_WIDTH" 0 19 21, +C4<00000000000000000000000000000100>;
L_0x555558e55430 .functor BUFZ 1, v0x555558e236f0_0, C4<0>, C4<0>, C4<0>;
L_0x707c00d6f9a8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x555558e22590_0 .net/2u *"_ivl_14", 3 0, L_0x707c00d6f9a8;  1 drivers
v0x555558e22690_0 .net *"_ivl_16", 0 0, L_0x555558e54f40;  1 drivers
v0x555558e22750_0 .net *"_ivl_18", 31 0, L_0x555558e55030;  1 drivers
L_0x707c00d6f8d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x555558e22840_0 .net/2u *"_ivl_2", 5 0, L_0x707c00d6f8d0;  1 drivers
v0x555558e22920_0 .net *"_ivl_20", 4 0, L_0x555558e550d0;  1 drivers
L_0x707c00d6f9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e22a50_0 .net *"_ivl_23", 0 0, L_0x707c00d6f9f0;  1 drivers
L_0x707c00d6fa38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555558e22b30_0 .net/2u *"_ivl_24", 31 0, L_0x707c00d6fa38;  1 drivers
v0x555558e22c10_0 .net *"_ivl_5", 23 0, L_0x555558e54d10;  1 drivers
v0x555558e22cf0_0 .net *"_ivl_6", 35 0, L_0x555558e54db0;  1 drivers
v0x555558e22dd0_0 .var "ack", 0 0;
v0x555558e22e90_0 .var "count", 3 0;
v0x555558e22f70_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e23010_0 .net "i_rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558e230b0 .array "ledData", 0 7, 31 0;
v0x555558e23270_0 .net "m_axis_data", 31 0, L_0x555558e552a0;  alias, 1 drivers
v0x555558e23330_0 .net "m_axis_valid", 0 0, L_0x555558e55430;  alias, 1 drivers
v0x555558e23400_0 .var "o_data", 31 0;
v0x555558e234a0_0 .net "s_axis_ready", 0 0, L_0x555558e554f0;  alias, 1 drivers
v0x555558e23570_0 .var "sendState", 0 0;
v0x555558e23610_0 .var "state", 4 0;
v0x555558e236f0_0 .var "tvalid", 0 0;
v0x555558e237b0_0 .var "update", 0 0;
v0x555558e23870_0 .net "wb_ack_o", 0 0, v0x555558e22dd0_0;  alias, 1 drivers
v0x555558e23940_0 .net "wb_adr_i", 31 0, L_0x555558e52b20;  alias, 1 drivers
v0x555558e23a10_0 .net "wb_cyc_i", 0 0, L_0x555558e53890;  alias, 1 drivers
v0x555558e23ae0_0 .net "wb_dat_i", 31 0, L_0x555558e52e30;  alias, 1 drivers
v0x555558e23bb0_0 .net "wb_dat_o", 31 0, L_0x555558e54ea0;  alias, 1 drivers
L_0x707c00d6f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e23c80_0 .net "wb_err_o", 0 0, L_0x707c00d6f918;  1 drivers
L_0x707c00d6f960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e23d20_0 .net "wb_rty_o", 0 0, L_0x707c00d6f960;  1 drivers
v0x555558e23dc0_0 .net "wb_sel_i", 3 0, L_0x555558e533e0;  alias, 1 drivers
v0x555558e23eb0_0 .net "wb_stb_i", 0 0, L_0x555558e53560;  alias, 1 drivers
v0x555558e23f80_0 .net "wb_we_i", 0 0, L_0x555558e52fb0;  alias, 1 drivers
E_0x555558e224e0/0 .event anyedge, v0x555558e22dd0_0, v0x555558e1f720_0, v0x555558e20590_0, v0x555558e1f640_0;
v0x555558e230b0_0 .array/port v0x555558e230b0, 0;
v0x555558e230b0_1 .array/port v0x555558e230b0, 1;
v0x555558e230b0_2 .array/port v0x555558e230b0, 2;
v0x555558e230b0_3 .array/port v0x555558e230b0, 3;
E_0x555558e224e0/1 .event anyedge, v0x555558e230b0_0, v0x555558e230b0_1, v0x555558e230b0_2, v0x555558e230b0_3;
v0x555558e230b0_4 .array/port v0x555558e230b0, 4;
v0x555558e230b0_5 .array/port v0x555558e230b0, 5;
v0x555558e230b0_6 .array/port v0x555558e230b0, 6;
v0x555558e230b0_7 .array/port v0x555558e230b0, 7;
E_0x555558e224e0/2 .event anyedge, v0x555558e230b0_4, v0x555558e230b0_5, v0x555558e230b0_6, v0x555558e230b0_7;
E_0x555558e224e0 .event/or E_0x555558e224e0/0, E_0x555558e224e0/1, E_0x555558e224e0/2;
L_0x555558e54d10 .part v0x555558e23400_0, 0, 24;
L_0x555558e54db0 .concat [ 24 5 1 6], L_0x555558e54d10, v0x555558e23610_0, v0x555558e236f0_0, L_0x707c00d6f8d0;
L_0x555558e54ea0 .part L_0x555558e54db0, 0, 32;
L_0x555558e54f40 .cmp/gt 4, L_0x707c00d6f9a8, v0x555558e22e90_0;
L_0x555558e55030 .array/port v0x555558e230b0, L_0x555558e550d0;
L_0x555558e550d0 .concat [ 4 1 0 0], v0x555558e22e90_0, L_0x707c00d6f9f0;
L_0x555558e552a0 .functor MUXZ 32, L_0x707c00d6fa38, L_0x555558e55030, L_0x555558e54f40, C4<>;
S_0x555558e241d0 .scope module, "u_wb_pwm" "pwmdecoder_wb" 4 515, 20 30 0, S_0x555558d8d430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 32 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 4 "wb_sel_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
    .port_info 9 /OUTPUT 1 "wb_err_o";
    .port_info 10 /OUTPUT 1 "wb_rty_o";
    .port_info 11 /INPUT 1 "wb_cyc_i";
    .port_info 12 /INPUT 1 "i_pwm_0";
    .port_info 13 /INPUT 1 "i_pwm_1";
    .port_info 14 /INPUT 1 "i_pwm_2";
    .port_info 15 /INPUT 1 "i_pwm_3";
    .port_info 16 /INPUT 1 "i_pwm_4";
    .port_info 17 /INPUT 1 "i_pwm_5";
P_0x555558e243b0 .param/l "ADDR_WIDTH" 0 20 33, +C4<00000000000000000000000000100000>;
P_0x555558e243f0 .param/l "DATA_WIDTH" 0 20 32, +C4<00000000000000000000000000100000>;
P_0x555558e24430 .param/l "SELECT_WIDTH" 0 20 34, +C4<00000000000000000000000000000100>;
P_0x555558e24470 .param/l "clockFreq" 0 20 31, +C4<00000100010010101010001000000000>;
L_0x555558e58a10 .functor NOT 1, L_0x555558ad4f60, C4<0>, C4<0>, C4<0>;
v0x555558e2c320_0 .net "addr_bits", 4 0, L_0x555558e58940;  1 drivers
v0x555558e2c420_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e2c4e0_0 .net "i_pwm_0", 0 0, v0x555558e38830_0;  alias, 1 drivers
v0x555558e2c5b0_0 .net "i_pwm_1", 0 0, L_0x707c00d70728;  alias, 1 drivers
v0x555558e2c680_0 .net "i_pwm_2", 0 0, L_0x707c00d70770;  alias, 1 drivers
v0x555558e2c720_0 .net "i_pwm_3", 0 0, L_0x707c00d707b8;  alias, 1 drivers
v0x555558e2c7f0_0 .net "i_pwm_4", 0 0, L_0x707c00d70800;  alias, 1 drivers
v0x555558e2c8c0_0 .net "i_pwm_5", 0 0, L_0x707c00d70848;  alias, 1 drivers
v0x555558e2c990_0 .net "i_rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558e2cac0_0 .net "i_rstn", 0 0, L_0x555558e58a10;  1 drivers
v0x555558e2cb60_0 .net "pwm_ready_0", 0 0, L_0x555558e58a80;  1 drivers
v0x555558e2cc30_0 .net "pwm_ready_1", 0 0, L_0x555558e58b40;  1 drivers
v0x555558e2cd00_0 .net "pwm_ready_2", 0 0, L_0x555558e58c00;  1 drivers
v0x555558e2cdd0_0 .net "pwm_ready_3", 0 0, L_0x555558e58cc0;  1 drivers
v0x555558e2cea0_0 .net "pwm_ready_4", 0 0, L_0x555558e58d80;  1 drivers
v0x555558e2cf70_0 .net "pwm_ready_5", 0 0, L_0x555558e58e40;  1 drivers
v0x555558e2d040_0 .net "pwm_value_0", 15 0, v0x555558e25860_0;  1 drivers
v0x555558e2d220_0 .net "pwm_value_1", 15 0, v0x555558e26bc0_0;  1 drivers
v0x555558e2d2f0_0 .net "pwm_value_2", 15 0, v0x555558e27fe0_0;  1 drivers
v0x555558e2d3c0_0 .net "pwm_value_3", 15 0, v0x555558e29420_0;  1 drivers
v0x555558e2d490_0 .net "pwm_value_4", 15 0, v0x555558e2a8b0_0;  1 drivers
v0x555558e2d560_0 .net "pwm_value_5", 15 0, v0x555558e2bd60_0;  1 drivers
v0x555558e2d630_0 .var "wb_ack_o", 0 0;
v0x555558e2d700_0 .net "wb_adr_i", 31 0, L_0x555558e59010;  1 drivers
v0x555558e2d7a0_0 .net "wb_cyc_i", 0 0, L_0x555558e514d0;  alias, 1 drivers
v0x555558e2d870_0 .net "wb_dat_i", 31 0, L_0x555558e50e30;  alias, 1 drivers
v0x555558e2d940_0 .var "wb_dat_o", 31 0;
L_0x707c00d6ff48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e2da10_0 .net "wb_err_o", 0 0, L_0x707c00d6ff48;  1 drivers
L_0x707c00d6ff90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555558e2dab0_0 .net "wb_rty_o", 0 0, L_0x707c00d6ff90;  1 drivers
o0x707c00dc2e48 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x555558e2db50_0 .net "wb_sel_i", 3 0, o0x707c00dc2e48;  0 drivers
v0x555558e2dbf0_0 .net "wb_stb_i", 0 0, L_0x555558e51230;  alias, 1 drivers
v0x555558e2dcc0_0 .net "wb_we_i", 0 0, L_0x555558e50ea0;  alias, 1 drivers
L_0x555558e58940 .part L_0x555558e59010, 2, 5;
S_0x555558e249b0 .scope module, "pwmDecoder_0" "pwmdecoder" 20 106, 21 4 0, S_0x555558e241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_pwm";
    .port_info 2 /INPUT 1 "i_resetn";
    .port_info 3 /OUTPUT 1 "o_pwm_ready";
    .port_info 4 /OUTPUT 16 "o_pwm_value";
P_0x555558e24bb0 .param/l "CLK_DIVIDER" 1 21 19, +C4<000000000000000000000000001000111>;
P_0x555558e24bf0 .param/l "GUARD_ERROR_HIGH" 1 21 21, C4<1000000000000000>;
P_0x555558e24c30 .param/l "GUARD_ERROR_LOW" 1 21 20, C4<1100000000000000>;
P_0x555558e24c70 .param/l "GUARD_TIME_OFF_MAX" 1 21 30, C4<0100111000100000>;
P_0x555558e24cb0 .param/l "GUARD_TIME_ON_MAX" 1 21 28, C4<0000101000101000>;
P_0x555558e24cf0 .param/l "GUARD_TIME_ON_MIN" 1 21 29, C4<0000001100100000>;
P_0x555558e24d30 .param/l "MEASURE_COMPLETE" 1 21 25, C4<10>;
P_0x555558e24d70 .param/l "MEASURING_OFF" 1 21 24, C4<00>;
P_0x555558e24db0 .param/l "MEASURING_ON" 1 21 23, C4<01>;
P_0x555558e24df0 .param/l "NO_ERROR" 1 21 27, C4<0000000000000000>;
P_0x555558e24e30 .param/l "clockFreq" 0 21 5, +C4<00000100010010101010001000000000>;
L_0x555558e58a80 .functor BUFZ 1, v0x555558e25b00_0, C4<0>, C4<0>, C4<0>;
v0x555558e25470_0 .var "clk_counter", 15 0;
v0x555558e25570_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e25630_0 .net "i_pwm", 0 0, v0x555558e38830_0;  alias, 1 drivers
v0x555558e25700_0 .net "i_resetn", 0 0, L_0x555558e58a10;  alias, 1 drivers
v0x555558e257a0_0 .net "o_pwm_ready", 0 0, L_0x555558e58a80;  alias, 1 drivers
v0x555558e25860_0 .var "o_pwm_value", 15 0;
v0x555558e25940_0 .var "pwm_off_count", 15 0;
v0x555558e25a20_0 .var "pwm_on_count", 15 0;
v0x555558e25b00_0 .var "pwm_ready", 0 0;
v0x555558e25bc0_0 .var "pwm_sig", 1 0;
v0x555558e25ca0_0 .var "state", 1 0;
E_0x555558e253f0/0 .event negedge, v0x555558e25700_0;
E_0x555558e253f0/1 .event posedge, v0x555558da1260_0;
E_0x555558e253f0 .event/or E_0x555558e253f0/0, E_0x555558e253f0/1;
S_0x555558e25e20 .scope module, "pwmDecoder_1" "pwmdecoder" 20 116, 21 4 0, S_0x555558e241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_pwm";
    .port_info 2 /INPUT 1 "i_resetn";
    .port_info 3 /OUTPUT 1 "o_pwm_ready";
    .port_info 4 /OUTPUT 16 "o_pwm_value";
P_0x555558e25fd0 .param/l "CLK_DIVIDER" 1 21 19, +C4<000000000000000000000000001000111>;
P_0x555558e26010 .param/l "GUARD_ERROR_HIGH" 1 21 21, C4<1000000000000000>;
P_0x555558e26050 .param/l "GUARD_ERROR_LOW" 1 21 20, C4<1100000000000000>;
P_0x555558e26090 .param/l "GUARD_TIME_OFF_MAX" 1 21 30, C4<0100111000100000>;
P_0x555558e260d0 .param/l "GUARD_TIME_ON_MAX" 1 21 28, C4<0000101000101000>;
P_0x555558e26110 .param/l "GUARD_TIME_ON_MIN" 1 21 29, C4<0000001100100000>;
P_0x555558e26150 .param/l "MEASURE_COMPLETE" 1 21 25, C4<10>;
P_0x555558e26190 .param/l "MEASURING_OFF" 1 21 24, C4<00>;
P_0x555558e261d0 .param/l "MEASURING_ON" 1 21 23, C4<01>;
P_0x555558e26210 .param/l "NO_ERROR" 1 21 27, C4<0000000000000000>;
P_0x555558e26250 .param/l "clockFreq" 0 21 5, +C4<00000100010010101010001000000000>;
L_0x555558e58b40 .functor BUFZ 1, v0x555558e26e40_0, C4<0>, C4<0>, C4<0>;
v0x555558e267c0_0 .var "clk_counter", 15 0;
v0x555558e268c0_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e26980_0 .net "i_pwm", 0 0, L_0x707c00d70728;  alias, 1 drivers
v0x555558e26a50_0 .net "i_resetn", 0 0, L_0x555558e58a10;  alias, 1 drivers
v0x555558e26b20_0 .net "o_pwm_ready", 0 0, L_0x555558e58b40;  alias, 1 drivers
v0x555558e26bc0_0 .var "o_pwm_value", 15 0;
v0x555558e26c80_0 .var "pwm_off_count", 15 0;
v0x555558e26d60_0 .var "pwm_on_count", 15 0;
v0x555558e26e40_0 .var "pwm_ready", 0 0;
v0x555558e26f00_0 .var "pwm_sig", 1 0;
v0x555558e26fe0_0 .var "state", 1 0;
S_0x555558e27160 .scope module, "pwmDecoder_2" "pwmdecoder" 20 126, 21 4 0, S_0x555558e241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_pwm";
    .port_info 2 /INPUT 1 "i_resetn";
    .port_info 3 /OUTPUT 1 "o_pwm_ready";
    .port_info 4 /OUTPUT 16 "o_pwm_value";
P_0x555558e272f0 .param/l "CLK_DIVIDER" 1 21 19, +C4<000000000000000000000000001000111>;
P_0x555558e27330 .param/l "GUARD_ERROR_HIGH" 1 21 21, C4<1000000000000000>;
P_0x555558e27370 .param/l "GUARD_ERROR_LOW" 1 21 20, C4<1100000000000000>;
P_0x555558e273b0 .param/l "GUARD_TIME_OFF_MAX" 1 21 30, C4<0100111000100000>;
P_0x555558e273f0 .param/l "GUARD_TIME_ON_MAX" 1 21 28, C4<0000101000101000>;
P_0x555558e27430 .param/l "GUARD_TIME_ON_MIN" 1 21 29, C4<0000001100100000>;
P_0x555558e27470 .param/l "MEASURE_COMPLETE" 1 21 25, C4<10>;
P_0x555558e274b0 .param/l "MEASURING_OFF" 1 21 24, C4<00>;
P_0x555558e274f0 .param/l "MEASURING_ON" 1 21 23, C4<01>;
P_0x555558e27530 .param/l "NO_ERROR" 1 21 27, C4<0000000000000000>;
P_0x555558e27570 .param/l "clockFreq" 0 21 5, +C4<00000100010010101010001000000000>;
L_0x555558e58c00 .functor BUFZ 1, v0x555558e28280_0, C4<0>, C4<0>, C4<0>;
v0x555558e27bc0_0 .var "clk_counter", 15 0;
v0x555558e27cc0_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e27d80_0 .net "i_pwm", 0 0, L_0x707c00d70770;  alias, 1 drivers
v0x555558e27e50_0 .net "i_resetn", 0 0, L_0x555558e58a10;  alias, 1 drivers
v0x555558e27ef0_0 .net "o_pwm_ready", 0 0, L_0x555558e58c00;  alias, 1 drivers
v0x555558e27fe0_0 .var "o_pwm_value", 15 0;
v0x555558e280c0_0 .var "pwm_off_count", 15 0;
v0x555558e281a0_0 .var "pwm_on_count", 15 0;
v0x555558e28280_0 .var "pwm_ready", 0 0;
v0x555558e28340_0 .var "pwm_sig", 1 0;
v0x555558e28420_0 .var "state", 1 0;
S_0x555558e285a0 .scope module, "pwmDecoder_3" "pwmdecoder" 20 136, 21 4 0, S_0x555558e241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_pwm";
    .port_info 2 /INPUT 1 "i_resetn";
    .port_info 3 /OUTPUT 1 "o_pwm_ready";
    .port_info 4 /OUTPUT 16 "o_pwm_value";
P_0x555558e28730 .param/l "CLK_DIVIDER" 1 21 19, +C4<000000000000000000000000001000111>;
P_0x555558e28770 .param/l "GUARD_ERROR_HIGH" 1 21 21, C4<1000000000000000>;
P_0x555558e287b0 .param/l "GUARD_ERROR_LOW" 1 21 20, C4<1100000000000000>;
P_0x555558e287f0 .param/l "GUARD_TIME_OFF_MAX" 1 21 30, C4<0100111000100000>;
P_0x555558e28830 .param/l "GUARD_TIME_ON_MAX" 1 21 28, C4<0000101000101000>;
P_0x555558e28870 .param/l "GUARD_TIME_ON_MIN" 1 21 29, C4<0000001100100000>;
P_0x555558e288b0 .param/l "MEASURE_COMPLETE" 1 21 25, C4<10>;
P_0x555558e288f0 .param/l "MEASURING_OFF" 1 21 24, C4<00>;
P_0x555558e28930 .param/l "MEASURING_ON" 1 21 23, C4<01>;
P_0x555558e28970 .param/l "NO_ERROR" 1 21 27, C4<0000000000000000>;
P_0x555558e289b0 .param/l "clockFreq" 0 21 5, +C4<00000100010010101010001000000000>;
L_0x555558e58cc0 .functor BUFZ 1, v0x555558e296c0_0, C4<0>, C4<0>, C4<0>;
v0x555558e29050_0 .var "clk_counter", 15 0;
v0x555558e29150_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e29210_0 .net "i_pwm", 0 0, L_0x707c00d707b8;  alias, 1 drivers
v0x555558e292e0_0 .net "i_resetn", 0 0, L_0x555558e58a10;  alias, 1 drivers
v0x555558e29380_0 .net "o_pwm_ready", 0 0, L_0x555558e58cc0;  alias, 1 drivers
v0x555558e29420_0 .var "o_pwm_value", 15 0;
v0x555558e29500_0 .var "pwm_off_count", 15 0;
v0x555558e295e0_0 .var "pwm_on_count", 15 0;
v0x555558e296c0_0 .var "pwm_ready", 0 0;
v0x555558e29780_0 .var "pwm_sig", 1 0;
v0x555558e29860_0 .var "state", 1 0;
S_0x555558e299e0 .scope module, "pwmDecoder_4" "pwmdecoder" 20 146, 21 4 0, S_0x555558e241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_pwm";
    .port_info 2 /INPUT 1 "i_resetn";
    .port_info 3 /OUTPUT 1 "o_pwm_ready";
    .port_info 4 /OUTPUT 16 "o_pwm_value";
P_0x555558e29bc0 .param/l "CLK_DIVIDER" 1 21 19, +C4<000000000000000000000000001000111>;
P_0x555558e29c00 .param/l "GUARD_ERROR_HIGH" 1 21 21, C4<1000000000000000>;
P_0x555558e29c40 .param/l "GUARD_ERROR_LOW" 1 21 20, C4<1100000000000000>;
P_0x555558e29c80 .param/l "GUARD_TIME_OFF_MAX" 1 21 30, C4<0100111000100000>;
P_0x555558e29cc0 .param/l "GUARD_TIME_ON_MAX" 1 21 28, C4<0000101000101000>;
P_0x555558e29d00 .param/l "GUARD_TIME_ON_MIN" 1 21 29, C4<0000001100100000>;
P_0x555558e29d40 .param/l "MEASURE_COMPLETE" 1 21 25, C4<10>;
P_0x555558e29d80 .param/l "MEASURING_OFF" 1 21 24, C4<00>;
P_0x555558e29dc0 .param/l "MEASURING_ON" 1 21 23, C4<01>;
P_0x555558e29e00 .param/l "NO_ERROR" 1 21 27, C4<0000000000000000>;
P_0x555558e29e40 .param/l "clockFreq" 0 21 5, +C4<00000100010010101010001000000000>;
L_0x555558e58d80 .functor BUFZ 1, v0x555558e2ab50_0, C4<0>, C4<0>, C4<0>;
v0x555558e2a4e0_0 .var "clk_counter", 15 0;
v0x555558e2a5e0_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e2a6a0_0 .net "i_pwm", 0 0, L_0x707c00d70800;  alias, 1 drivers
v0x555558e2a770_0 .net "i_resetn", 0 0, L_0x555558e58a10;  alias, 1 drivers
v0x555558e2a810_0 .net "o_pwm_ready", 0 0, L_0x555558e58d80;  alias, 1 drivers
v0x555558e2a8b0_0 .var "o_pwm_value", 15 0;
v0x555558e2a990_0 .var "pwm_off_count", 15 0;
v0x555558e2aa70_0 .var "pwm_on_count", 15 0;
v0x555558e2ab50_0 .var "pwm_ready", 0 0;
v0x555558e2aca0_0 .var "pwm_sig", 1 0;
v0x555558e2ad80_0 .var "state", 1 0;
S_0x555558e2af00 .scope module, "pwmDecoder_5" "pwmdecoder" 20 156, 21 4 0, S_0x555558e241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_pwm";
    .port_info 2 /INPUT 1 "i_resetn";
    .port_info 3 /OUTPUT 1 "o_pwm_ready";
    .port_info 4 /OUTPUT 16 "o_pwm_value";
P_0x555558e2b090 .param/l "CLK_DIVIDER" 1 21 19, +C4<000000000000000000000000001000111>;
P_0x555558e2b0d0 .param/l "GUARD_ERROR_HIGH" 1 21 21, C4<1000000000000000>;
P_0x555558e2b110 .param/l "GUARD_ERROR_LOW" 1 21 20, C4<1100000000000000>;
P_0x555558e2b150 .param/l "GUARD_TIME_OFF_MAX" 1 21 30, C4<0100111000100000>;
P_0x555558e2b190 .param/l "GUARD_TIME_ON_MAX" 1 21 28, C4<0000101000101000>;
P_0x555558e2b1d0 .param/l "GUARD_TIME_ON_MIN" 1 21 29, C4<0000001100100000>;
P_0x555558e2b210 .param/l "MEASURE_COMPLETE" 1 21 25, C4<10>;
P_0x555558e2b250 .param/l "MEASURING_OFF" 1 21 24, C4<00>;
P_0x555558e2b290 .param/l "MEASURING_ON" 1 21 23, C4<01>;
P_0x555558e2b2d0 .param/l "NO_ERROR" 1 21 27, C4<0000000000000000>;
P_0x555558e2b310 .param/l "clockFreq" 0 21 5, +C4<00000100010010101010001000000000>;
L_0x555558e58e40 .functor BUFZ 1, v0x555558e2c000_0, C4<0>, C4<0>, C4<0>;
v0x555558e2b990_0 .var "clk_counter", 15 0;
v0x555558e2ba90_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e2bb50_0 .net "i_pwm", 0 0, L_0x707c00d70848;  alias, 1 drivers
v0x555558e2bc20_0 .net "i_resetn", 0 0, L_0x555558e58a10;  alias, 1 drivers
v0x555558e2bcc0_0 .net "o_pwm_ready", 0 0, L_0x555558e58e40;  alias, 1 drivers
v0x555558e2bd60_0 .var "o_pwm_value", 15 0;
v0x555558e2be40_0 .var "pwm_off_count", 15 0;
v0x555558e2bf20_0 .var "pwm_on_count", 15 0;
v0x555558e2c000_0 .var "pwm_ready", 0 0;
v0x555558e2c0c0_0 .var "pwm_sig", 1 0;
v0x555558e2c1a0_0 .var "state", 1 0;
S_0x555558e2def0 .scope module, "u_wb_version" "wb_version" 4 363, 22 4 0, S_0x555558d8d430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 32 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_stb_i";
    .port_info 7 /OUTPUT 1 "wb_ack_o";
    .port_info 8 /INPUT 1 "wb_cyc_i";
P_0x555558e2ca30 .param/l "ADDR_WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
P_0x555558e2ca70 .param/l "DATA_WIDTH" 0 22 5, +C4<00000000000000000000000000100000>;
v0x555558e246c0_0 .net "i_clk", 0 0, v0x555558e38110_0;  alias, 1 drivers
v0x555558e2e280_0 .net "i_rst", 0 0, L_0x555558ad4f60;  alias, 1 drivers
v0x555558e2e340_0 .var "wb_ack_o", 0 0;
v0x555558e2e440_0 .net "wb_adr_i", 31 0, L_0x555558e53900;  alias, 1 drivers
v0x555558e2e510_0 .net "wb_cyc_i", 0 0, L_0x555558e543d0;  alias, 1 drivers
v0x555558e2e600_0 .net "wb_dat_i", 31 0, L_0x555558e53c40;  alias, 1 drivers
v0x555558e2e6d0_0 .var "wb_dat_o", 31 0;
v0x555558e2e7a0_0 .net "wb_stb_i", 0 0, L_0x555558e54070;  alias, 1 drivers
v0x555558e2e870_0 .net "wb_we_i", 0 0, L_0x555558e53cb0;  alias, 1 drivers
S_0x555558e362b0 .scope task, "generate_pwm_pulse" "generate_pwm_pulse" 3 127, 3 127 0, S_0x555558d2cf60;
 .timescale -9 -12;
v0x555558e36440_0 .var/i "width_us", 31 0;
TD_design_tb.generate_pwm_pulse ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e38830_0, 0, 1;
    %load/vec4 v0x555558e36440_0;
    %muli 1000, 0, 32;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e38830_0, 0, 1;
    %delay 50000000, 0;
    %end;
S_0x555558e364e0 .scope task, "monitor_dshot" "monitor_dshot" 3 86, 3 86 0, S_0x555558d2cf60;
 .timescale -9 -12;
v0x555558e36670_0 .var "captured_frame", 15 0;
v0x555558e36710_0 .var/i "i", 31 0;
v0x555558e367b0_0 .var "t_high", 63 0;
v0x555558e36850_0 .var "t_start", 63 0;
E_0x555558d34360 .event anyedge, v0x555558e31010_0;
TD_design_tb.monitor_dshot ;
T_1.0 ;
T_1.2 ;
    %load/vec4 v0x555558e38510_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0x555558d34360;
    %jmp T_1.2;
T_1.3 ;
T_1.4 ;
    %load/vec4 v0x555558e38510_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.5, 6;
    %wait E_0x555558d34360;
    %jmp T_1.4;
T_1.5 ;
    %vpi_func 3 96 "$time" 64 {0 0 0};
    %store/vec4 v0x555558e36850_0, 0, 64;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e36670_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e37de0_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x555558e36710_0, 0, 32;
T_1.6 ; Top of for-loop
    %load/vec4 v0x555558e36710_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_1.7, 5;
T_1.9 ;
    %load/vec4 v0x555558e38510_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.10, 6;
    %wait E_0x555558d34360;
    %jmp T_1.9;
T_1.10 ;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %load/vec4 v0x555558e36850_0;
    %sub;
    %store/vec4 v0x555558e367b0_0, 0, 64;
    %load/vec4 v0x555558e367b0_0;
    %cmpi/u 3750, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.11, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x555558e36710_0;
    %store/vec4 v0x555558e36670_0, 4, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555558e36710_0;
    %store/vec4 v0x555558e36670_0, 4, 1;
T_1.12 ;
    %load/vec4 v0x555558e36710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.13, 5;
T_1.15 ;
    %load/vec4 v0x555558e38510_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.16, 6;
    %wait E_0x555558d34360;
    %jmp T_1.15;
T_1.16 ;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %store/vec4 v0x555558e36850_0, 0, 64;
T_1.13 ;
T_1.8 ; for-loop step statement
    %load/vec4 v0x555558e36710_0;
    %subi 1, 0, 32;
    %store/vec4 v0x555558e36710_0, 0, 32;
    %jmp T_1.6;
T_1.7 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37de0_0, 0, 1;
    %vpi_call/w 3 120 "$display", "[DSHOT Monitor] Captured Frame: 0x%04x (Throttle: %0d, Telemetry: %b, CRC: %0x)", v0x555558e36670_0, &PV<v0x555558e36670_0, 5, 11>, &PV<v0x555558e36670_0, 4, 1>, &PV<v0x555558e36670_0, 0, 4> {0 0 0};
    %jmp T_1.0;
T_1.1 ;
    %end;
S_0x555558e368f0 .scope task, "monitor_neopixel" "monitor_neopixel" 3 232, 3 232 0, S_0x555558d2cf60;
 .timescale -9 -12;
v0x555558e36b70_0 .var/i "bit_idx", 31 0;
v0x555558e36c70_0 .var "data", 31 0;
v0x555558e36d50_0 .var "t_fall", 63 0;
v0x555558e36e10_0 .var "t_rise", 63 0;
v0x555558e36ef0_0 .var "width", 63 0;
E_0x555558d62230 .event negedge, v0x555558a9e490_0;
E_0x555558e36b10 .event posedge, v0x555558a9e490_0;
TD_design_tb.monitor_neopixel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e36c70_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x555558e36b70_0, 0, 32;
T_2.17 ; Top of for-loop
    %load/vec4 v0x555558e36b70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_2.18, 5;
    %wait E_0x555558e36b10;
    %vpi_func 3 241 "$time" 64 {0 0 0};
    %store/vec4 v0x555558e36e10_0, 0, 64;
    %wait E_0x555558d62230;
    %vpi_func 3 245 "$time" 64 {0 0 0};
    %store/vec4 v0x555558e36d50_0, 0, 64;
    %load/vec4 v0x555558e36d50_0;
    %load/vec4 v0x555558e36e10_0;
    %sub;
    %store/vec4 v0x555558e36ef0_0, 0, 64;
    %load/vec4 v0x555558e36ef0_0;
    %cmpi/u 600, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x555558e36b70_0;
    %store/vec4 v0x555558e36c70_0, 4, 1;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555558e36b70_0;
    %store/vec4 v0x555558e36c70_0, 4, 1;
T_2.21 ;
T_2.19 ; for-loop step statement
    %load/vec4 v0x555558e36b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x555558e36b70_0, 0, 32;
    %jmp T_2.17;
T_2.18 ; for-loop exit label
    %end;
S_0x555558e37020 .scope task, "send_spi_byte" "send_spi_byte" 3 263, 3 263 0, S_0x555558d2cf60;
 .timescale -9 -12;
v0x555558e37250_0 .var/i "i", 31 0;
v0x555558e37350_0 .var "rx", 7 0;
v0x555558e37430_0 .var "tx", 7 0;
TD_design_tb.send_spi_byte ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558e37350_0, 0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x555558e37250_0, 0, 32;
T_3.22 ; Top of for-loop
    %load/vec4 v0x555558e37250_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_3.23, 5;
    %load/vec4 v0x555558e37430_0;
    %load/vec4 v0x555558e37250_0;
    %part/s 1;
    %store/vec4 v0x555558e38b00_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_3.25 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.26, 5;
    %jmp/1 T_3.26, 4;
    %subi 1, 0, 32;
    %wait E_0x555558c77160;
    %jmp T_3.25;
T_3.26 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e38020_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_3.27 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.28, 5;
    %jmp/1 T_3.28, 4;
    %subi 1, 0, 32;
    %wait E_0x555558c77160;
    %jmp T_3.27;
T_3.28 ;
    %pop/vec4 1;
    %load/vec4 v0x555558e38a10_0;
    %ix/getv/s 4, v0x555558e37250_0;
    %store/vec4 v0x555558e37350_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e38020_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_3.29 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.30, 5;
    %jmp/1 T_3.30, 4;
    %subi 1, 0, 32;
    %wait E_0x555558c77160;
    %jmp T_3.29;
T_3.30 ;
    %pop/vec4 1;
T_3.24 ; for-loop step statement
    %load/vec4 v0x555558e37250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x555558e37250_0, 0, 32;
    %jmp T_3.22;
T_3.23 ; for-loop exit label
    %end;
S_0x555558e374f0 .scope task, "spi_wb_transaction" "spi_wb_transaction" 3 292, 3 292 0, S_0x555558d2cf60;
 .timescale -9 -12;
v0x555558e376d0_0 .var "addr", 31 0;
v0x555558e377d0_0 .var/2u "header_found", 0 0;
v0x555558e37890_0 .var/i "i", 31 0;
v0x555558e37950_0 .var/2u "is_read", 0 0;
v0x555558e37a10_0 .var "rdata", 31 0;
v0x555558e37b40_0 .var/i "timeout", 31 0;
v0x555558e37c20_0 .var "tmp", 7 0;
v0x555558e37d00_0 .var "wdata", 31 0;
TD_design_tb.spi_wb_transaction ;
    %wait E_0x555558c77160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e38970_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_4.31 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_4.32, 5;
    %jmp/1 T_4.32, 4;
    %subi 1, 0, 32;
    %wait E_0x555558c77160;
    %jmp T_4.31;
T_4.32 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
    %load/vec4 v0x555558e37950_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.33, 8;
    %pushi/vec4 161, 0, 8;
    %jmp/1 T_4.34, 8;
T_4.33 ; End of true expr.
    %pushi/vec4 162, 0, 8;
    %jmp/0 T_4.34, 8;
 ; End of false expr.
    %blend;
T_4.34;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %load/vec4 v0x555558e37950_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.37, 8;
    %pushi/vec4 163, 0, 8;
    %jmp/1 T_4.38, 8;
T_4.37 ; End of true expr.
    %pushi/vec4 164, 0, 8;
    %jmp/0 T_4.38, 8;
 ; End of false expr.
    %blend;
T_4.38;
    %cmp/e;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.35 ;
    %load/vec4 v0x555558e376d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %load/vec4 v0x555558e37950_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.41, 8;
    %pushi/vec4 163, 0, 8;
    %jmp/1 T_4.42, 8;
T_4.41 ; End of true expr.
    %pushi/vec4 164, 0, 8;
    %jmp/0 T_4.42, 8;
 ; End of false expr.
    %blend;
T_4.42;
    %cmp/e;
    %jmp/0xz  T_4.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.39 ;
    %load/vec4 v0x555558e376d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %load/vec4 v0x555558e37950_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 163, 0, 8;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 164, 0, 8;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %cmp/e;
    %jmp/0xz  T_4.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.43 ;
    %load/vec4 v0x555558e376d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %load/vec4 v0x555558e37950_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.49, 8;
    %pushi/vec4 163, 0, 8;
    %jmp/1 T_4.50, 8;
T_4.49 ; End of true expr.
    %pushi/vec4 164, 0, 8;
    %jmp/0 T_4.50, 8;
 ; End of false expr.
    %blend;
T_4.50;
    %cmp/e;
    %jmp/0xz  T_4.47, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.47 ;
    %load/vec4 v0x555558e376d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %load/vec4 v0x555558e37950_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.53, 8;
    %pushi/vec4 163, 0, 8;
    %jmp/1 T_4.54, 8;
T_4.53 ; End of true expr.
    %pushi/vec4 164, 0, 8;
    %jmp/0 T_4.54, 8;
 ; End of false expr.
    %blend;
T_4.54;
    %cmp/e;
    %jmp/0xz  T_4.51, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.51 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %load/vec4 v0x555558e37950_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.57, 8;
    %pushi/vec4 163, 0, 8;
    %jmp/1 T_4.58, 8;
T_4.57 ; End of true expr.
    %pushi/vec4 164, 0, 8;
    %jmp/0 T_4.58, 8;
 ; End of false expr.
    %blend;
T_4.58;
    %cmp/e;
    %jmp/0xz  T_4.55, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.55 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %load/vec4 v0x555558e37950_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.61, 8;
    %pushi/vec4 163, 0, 8;
    %jmp/1 T_4.62, 8;
T_4.61 ; End of true expr.
    %pushi/vec4 164, 0, 8;
    %jmp/0 T_4.62, 8;
 ; End of false expr.
    %blend;
T_4.62;
    %cmp/e;
    %jmp/0xz  T_4.59, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.59 ;
    %load/vec4 v0x555558e37950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.63, 8;
    %load/vec4 v0x555558e37d00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %cmpi/e 164, 0, 8;
    %jmp/0xz  T_4.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.65 ;
    %load/vec4 v0x555558e37d00_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %cmpi/e 164, 0, 8;
    %jmp/0xz  T_4.67, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.67 ;
    %load/vec4 v0x555558e37d00_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %cmpi/e 164, 0, 8;
    %jmp/0xz  T_4.69, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.69 ;
    %load/vec4 v0x555558e37d00_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %cmpi/e 164, 0, 8;
    %jmp/0xz  T_4.71, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e37b40_0, 0, 32;
T_4.73 ;
    %load/vec4 v0x555558e377d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.75, 9;
    %load/vec4 v0x555558e37b40_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.75;
    %flag_set/vec4 8;
    %jmp/0xz T_4.74, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %cmpi/e 164, 0, 8;
    %jmp/0xz  T_4.76, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.76 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555558e37b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555558e37b40_0, 0, 32;
    %jmp T_4.73;
T_4.74 ;
    %load/vec4 v0x555558e377d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.78, 8;
    %vpi_call/w 3 358 "$display", "Warning: Write Response Header (A4) not found" {0 0 0};
T_4.78 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e38970_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_4.80 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_4.81, 5;
    %jmp/1 T_4.81, 4;
    %subi 1, 0, 32;
    %wait E_0x555558c77160;
    %jmp T_4.80;
T_4.81 ;
    %pop/vec4 1;
    %jmp T_4.64;
T_4.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e37b40_0, 0, 32;
T_4.82 ;
    %load/vec4 v0x555558e377d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.84, 9;
    %load/vec4 v0x555558e37b40_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.84;
    %flag_set/vec4 8;
    %jmp/0xz T_4.83, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %load/vec4 v0x555558e37c20_0;
    %cmpi/e 163, 0, 8;
    %jmp/0xz  T_4.85, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e377d0_0, 0, 1;
T_4.85 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555558e37b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555558e37b40_0, 0, 32;
    %jmp T_4.82;
T_4.83 ;
    %load/vec4 v0x555558e377d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.87, 8;
    %vpi_call/w 3 374 "$display", "Error: Read Response Header (A3) not found" {0 0 0};
    %pushi/vec4 3131961357, 0, 32;
    %store/vec4 v0x555558e37a10_0, 0, 32;
    %jmp T_4.88;
T_4.87 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %vpi_call/w 3 379 "$display", "  Drained Echo: %x", v0x555558e37c20_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e37a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e37890_0, 0, 32;
T_4.89 ; Top of for-loop
    %load/vec4 v0x555558e37890_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_4.90, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558e37430_0, 0, 8;
    %fork TD_design_tb.send_spi_byte, S_0x555558e37020;
    %join;
    %load/vec4 v0x555558e37350_0;
    %store/vec4 v0x555558e37c20_0, 0, 8;
    %vpi_call/w 3 385 "$display", "  Data[%d]: %x", v0x555558e37890_0, v0x555558e37c20_0 {0 0 0};
    %load/vec4 v0x555558e37a10_0;
    %load/vec4 v0x555558e37c20_0;
    %pad/u 32;
    %load/vec4 v0x555558e37890_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x555558e37a10_0, 0, 32;
T_4.91 ; for-loop step statement
    %load/vec4 v0x555558e37890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555558e37890_0, 0, 32;
    %jmp T_4.89;
T_4.90 ; for-loop exit label
T_4.88 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e38970_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_4.92 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_4.93, 5;
    %jmp/1 T_4.93, 4;
    %subi 1, 0, 32;
    %wait E_0x555558c77160;
    %jmp T_4.92;
T_4.93 ;
    %pop/vec4 1;
T_4.64 ;
    %end;
    .scope S_0x555558db5890;
T_5 ;
    %wait E_0x555558a7a990;
    %load/vec4 v0x555558dfd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555558e0a320_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555558dee7f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558dc3f00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555558e0a320_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555558d8c3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558e0a320_0, 0;
    %load/vec4 v0x555558dee7f0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555558df5f40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558dee7f0_0, 0;
    %load/vec4 v0x555558dc3f00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555558dfd550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558dc3f00_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555558db5890;
T_6 ;
    %wait E_0x555558a7a990;
    %load/vec4 v0x555558dfd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555558cc66c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558dcdc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558dc8d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558dd2a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558d98ec0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558e02070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558dd29e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558dc8d80_0, 0;
    %load/vec4 v0x555558dc3e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x555558dd29e0_0;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555558dbefe0_0;
    %assign/vec4 v0x555558e02070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558dd29e0_0, 0;
T_6.2 ;
    %load/vec4 v0x555558d2fc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555558cc66c0_0, 0;
    %load/vec4 v0x555558dd29e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.7, 4;
    %load/vec4 v0x555558e02070_0;
    %assign/vec4 v0x555558d98ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558dd29e0_0, 0;
T_6.7 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x555558e0a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x555558dd2a80_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555558dc3f00_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558dd2a80_0, 0;
    %load/vec4 v0x555558cc66c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.11, 4;
    %load/vec4 v0x555558dd2a80_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555558dc3f00_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558dcdc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558dc8d80_0, 0;
T_6.11 ;
T_6.9 ;
    %load/vec4 v0x555558cb6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x555558cc66c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.15, 5;
    %load/vec4 v0x555558cc66c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555558cc66c0_0, 0;
    %load/vec4 v0x555558d98ec0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555558d98ec0_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555558cc66c0_0, 0;
    %load/vec4 v0x555558dd29e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.17, 4;
    %load/vec4 v0x555558e02070_0;
    %assign/vec4 v0x555558d98ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558dd29e0_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558d98ec0_0, 0;
T_6.18 ;
T_6.16 ;
T_6.13 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555558dd58c0;
T_7 ;
    %wait E_0x555558a7a990;
    %load/vec4 v0x555558df98f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d70ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558b871a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555558d70ac0_0;
    %inv;
    %load/vec4 v0x555558d7e070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d70ac0_0, 0;
    %load/vec4 v0x555558db1c40_0;
    %assign/vec4 v0x555558b871a0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d70ac0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555558d502f0;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555558b0a4c0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558b2af70_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558d829f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558bd04e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558dfdde0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558d7dbe0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558d709f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558bc0bc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555558c65d80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558b87360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558af2770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e016e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558b52e50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558b823c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558d224a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558be1110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558c1a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558ad1da0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558c3d260_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558c14330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558b6ae60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558c0c910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558af2980_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x555558d502f0;
T_9 ;
    %end;
    .thread T_9;
    .scope S_0x555558d502f0;
T_10 ;
    %wait E_0x555558c753c0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %load/vec4 v0x555558b2af70_0;
    %store/vec4 v0x555558b2ae20_0, 0, 16;
    %load/vec4 v0x555558d829f0_0;
    %store/vec4 v0x555558dad390_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e02a90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558ae9ca0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558d220d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558bfe5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558ad1f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558bd7240_0, 0, 1;
    %load/vec4 v0x555558dfdde0_0;
    %store/vec4 v0x555558d40e10_0, 0, 32;
    %load/vec4 v0x555558d7dbe0_0;
    %store/vec4 v0x555558d850d0_0, 0, 32;
    %load/vec4 v0x555558bc0bc0_0;
    %store/vec4 v0x555558c73330_0, 0, 1;
    %load/vec4 v0x555558c65d80_0;
    %store/vec4 v0x555558aa0420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558b10c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558afdd70_0, 0, 1;
    %load/vec4 v0x555558b0a4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x555558b52cd0_0;
    %store/vec4 v0x555558e02a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558c73330_0, 0, 1;
    %load/vec4 v0x555558cb6ba0_0;
    %load/vec4 v0x555558d27840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555558cb69c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x555558d29120_0;
    %cmpi/e 161, 0, 8;
    %jmp/0xz  T_10.12, 4;
    %vpi_call/w 5 215 "$display", "%0t axis_wb_master: Detected READ_REQ", $time {0 0 0};
    %pushi/vec4 163, 0, 8;
    %store/vec4 v0x555558ae9ca0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558bfe5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558ad1f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558bd7240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558c73330_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x555558dad390_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x555558d29120_0;
    %cmpi/e 162, 0, 8;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x555558ae9ca0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558bfe5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558ad1f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558bd7240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558c73330_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x555558dad390_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.15 ;
T_10.13 ;
T_10.11 ;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.9 ;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x555558b52cd0_0;
    %store/vec4 v0x555558e02a90_0, 0, 1;
    %load/vec4 v0x555558cb6ba0_0;
    %load/vec4 v0x555558d27840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x555558d29120_0;
    %store/vec4 v0x555558ae9ca0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558bfe5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558ad1f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558bd7240_0, 0, 1;
    %load/vec4 v0x555558d829f0_0;
    %pad/u 34;
    %cmpi/u 2, 0, 34;
    %jmp/0xz  T_10.18, 5;
    %load/vec4 v0x555558d29120_0;
    %load/vec4 v0x555558d829f0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555558b2ae20_0, 4, 8;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v0x555558d29120_0;
    %load/vec4 v0x555558d829f0_0;
    %pad/u 34;
    %subi 2, 0, 34;
    %muli 8, 0, 34;
    %ix/vec4 4;
    %store/vec4 v0x555558d40e10_0, 4, 8;
T_10.19 ;
    %load/vec4 v0x555558d829f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x555558dad390_0, 0, 8;
    %load/vec4 v0x555558d829f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.20, 4;
    %load/vec4 v0x555558dfdde0_0;
    %parti/s 2, 0, 2;
    %pad/u 8;
    %store/vec4 v0x555558dad390_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555558aa0420_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558d850d0_0, 0, 32;
    %load/vec4 v0x555558bc0bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0x555558cb69c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558ad1f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558bd7240_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558ad1f20_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.25 ;
    %jmp T_10.23;
T_10.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e02a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558afdd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558b10c10_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555558aa0420_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.23 ;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.21 ;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.17 ;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558afdd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558b10c10_0, 0, 1;
    %load/vec4 v0x555558ace890_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.28, 8;
    %load/vec4 v0x555558aabfe0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.28;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v0x555558b10d90_0;
    %store/vec4 v0x555558d850d0_0, 0, 32;
    %load/vec4 v0x555558dfdde0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555558d40e10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558afdd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558b10c10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555558aa0420_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.27 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x555558b52e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.29, 8;
    %load/vec4 v0x555558d7dbe0_0;
    %load/vec4 v0x555558d829f0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0x555558ae9ca0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558bfe5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558ad1f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558bd7240_0, 0, 1;
    %load/vec4 v0x555558d829f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x555558dad390_0, 0, 8;
    %load/vec4 v0x555558b2af70_0;
    %subi 1, 0, 16;
    %store/vec4 v0x555558b2ae20_0, 0, 16;
    %load/vec4 v0x555558b2af70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558ad1f20_0, 0, 1;
    %load/vec4 v0x555558b52cd0_0;
    %store/vec4 v0x555558e02a90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %jmp T_10.32;
T_10.31 ;
    %load/vec4 v0x555558d829f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558dad390_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558afdd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558b10c10_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555558aa0420_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %jmp T_10.34;
T_10.33 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.34 ;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.30 ;
    %jmp T_10.7;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e02a90_0, 0, 1;
    %load/vec4 v0x555558cb6ba0_0;
    %load/vec4 v0x555558d27840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.35, 8;
    %load/vec4 v0x555558d29120_0;
    %load/vec4 v0x555558d829f0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555558d850d0_0, 4, 8;
    %load/vec4 v0x555558d829f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x555558dad390_0, 0, 8;
    %load/vec4 v0x555558b2af70_0;
    %subi 1, 0, 16;
    %store/vec4 v0x555558b2ae20_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x555558d829f0_0;
    %store/vec4 v0x555558aa0420_0, 4, 1;
    %load/vec4 v0x555558d829f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/1 T_10.39, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x555558b2af70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_10.39;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558dad390_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e02a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558afdd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558b10c10_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.36 ;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558afdd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558b10c10_0, 0, 1;
    %load/vec4 v0x555558ace890_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.42, 8;
    %load/vec4 v0x555558aabfe0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.42;
    %jmp/0xz  T_10.40, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558d850d0_0, 0, 32;
    %load/vec4 v0x555558dfdde0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555558d40e10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558afdd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558b10c10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555558aa0420_0, 0, 4;
    %load/vec4 v0x555558b2af70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.43, 4;
    %load/vec4 v0x555558b52cd0_0;
    %store/vec4 v0x555558e02a90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %jmp T_10.44;
T_10.43 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.44 ;
    %jmp T_10.41;
T_10.40 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.41 ;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e02a90_0, 0, 1;
    %load/vec4 v0x555558cb6ba0_0;
    %load/vec4 v0x555558d27840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.45, 8;
    %load/vec4 v0x555558cb69c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.47, 8;
    %load/vec4 v0x555558b52cd0_0;
    %store/vec4 v0x555558e02a90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
    %jmp T_10.48;
T_10.47 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.48 ;
    %jmp T_10.46;
T_10.45 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555558c0ca80_0, 0, 3;
T_10.46 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555558d502f0;
T_11 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558ad59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555558b0a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d709f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558b87360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558af2770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e016e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555558c0ca80_0;
    %assign/vec4 v0x555558b0a4c0_0, 0;
    %load/vec4 v0x555558e02a90_0;
    %assign/vec4 v0x555558d709f0_0, 0;
    %load/vec4 v0x555558b10c10_0;
    %assign/vec4 v0x555558b87360_0, 0;
    %load/vec4 v0x555558afdd70_0;
    %assign/vec4 v0x555558af2770_0, 0;
    %load/vec4 v0x555558c0ca80_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x555558e016e0_0, 0;
T_11.1 ;
    %load/vec4 v0x555558b2ae20_0;
    %assign/vec4 v0x555558b2af70_0, 0;
    %load/vec4 v0x555558dad390_0;
    %assign/vec4 v0x555558d829f0_0, 0;
    %load/vec4 v0x555558cb6ba0_0;
    %load/vec4 v0x555558d27840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x555558cb69c0_0;
    %assign/vec4 v0x555558bd04e0_0, 0;
T_11.2 ;
    %load/vec4 v0x555558d40e10_0;
    %assign/vec4 v0x555558dfdde0_0, 0;
    %load/vec4 v0x555558d850d0_0;
    %assign/vec4 v0x555558d7dbe0_0, 0;
    %load/vec4 v0x555558c73330_0;
    %assign/vec4 v0x555558bc0bc0_0, 0;
    %load/vec4 v0x555558aa0420_0;
    %assign/vec4 v0x555558c65d80_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555558d502f0;
T_12 ;
    %wait E_0x555558c73ae0;
    %load/vec4 v0x555558be1110_0;
    %store/vec4 v0x555558bf1400_0, 0, 1;
    %load/vec4 v0x555558b6ae60_0;
    %store/vec4 v0x555558b10f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558af6b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558c3daa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558c3d630_0, 0, 1;
    %load/vec4 v0x555558b52e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x555558b57a60_0;
    %load/vec4 v0x555558be1110_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x555558bfe5d0_0;
    %store/vec4 v0x555558bf1400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558af6b10_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x555558bfe5d0_0;
    %store/vec4 v0x555558b10f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558c3daa0_0, 0, 1;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555558b57a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x555558b6ae60_0;
    %store/vec4 v0x555558bf1400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558b10f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558c3d630_0, 0, 1;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555558d502f0;
T_13 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558ad59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558be1110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558b52e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558b6ae60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555558bf1400_0;
    %assign/vec4 v0x555558be1110_0, 0;
    %load/vec4 v0x555558b52cd0_0;
    %assign/vec4 v0x555558b52e50_0, 0;
    %load/vec4 v0x555558b10f10_0;
    %assign/vec4 v0x555558b6ae60_0, 0;
T_13.1 ;
    %load/vec4 v0x555558af6b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x555558ae9ca0_0;
    %assign/vec4 v0x555558b823c0_0, 0;
    %load/vec4 v0x555558d220d0_0;
    %assign/vec4 v0x555558d224a0_0, 0;
    %load/vec4 v0x555558ad1f20_0;
    %assign/vec4 v0x555558c1a4c0_0, 0;
    %load/vec4 v0x555558bd7240_0;
    %assign/vec4 v0x555558ad1da0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x555558c3d630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x555558c3d260_0;
    %assign/vec4 v0x555558b823c0_0, 0;
    %load/vec4 v0x555558c14330_0;
    %assign/vec4 v0x555558d224a0_0, 0;
    %load/vec4 v0x555558c0c910_0;
    %assign/vec4 v0x555558c1a4c0_0, 0;
    %load/vec4 v0x555558af2980_0;
    %assign/vec4 v0x555558ad1da0_0, 0;
T_13.4 ;
T_13.3 ;
    %load/vec4 v0x555558c3daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x555558ae9ca0_0;
    %assign/vec4 v0x555558c3d260_0, 0;
    %load/vec4 v0x555558d220d0_0;
    %assign/vec4 v0x555558c14330_0, 0;
    %load/vec4 v0x555558ad1f20_0;
    %assign/vec4 v0x555558c0c910_0, 0;
    %load/vec4 v0x555558bd7240_0;
    %assign/vec4 v0x555558af2980_0, 0;
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555558e2def0;
T_14 ;
    %wait E_0x555558a7a990;
    %load/vec4 v0x555558e2e280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555558e2e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e2e340_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555558e2e7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.3, 9;
    %load/vec4 v0x555558e2e510_0;
    %and;
T_14.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.2, 8;
    %load/vec4 v0x555558e2e340_0;
    %nor/r;
    %and;
T_14.2;
    %assign/vec4 v0x555558e2e340_0, 0;
    %load/vec4 v0x555558e2e7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x555558e2e510_0;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x555558e2e6d0_0, 0;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555558e21cd0;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555558e22e90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e22dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e237b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e236f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e23570_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555558e23610_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555558e230b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555558e230b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555558e230b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555558e230b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555558e230b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555558e230b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555558e230b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555558e230b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e23400_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x555558e21cd0;
T_16 ;
    %wait E_0x555558e224e0;
    %load/vec4 v0x555558e22dd0_0;
    %inv;
    %load/vec4 v0x555558e23a10_0;
    %and;
    %load/vec4 v0x555558e23eb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x555558e23940_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555558e23400_0, 0, 32;
    %jmp T_16.11;
T_16.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555558e230b0, 4;
    %store/vec4 v0x555558e23400_0, 0, 32;
    %jmp T_16.11;
T_16.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555558e230b0, 4;
    %store/vec4 v0x555558e23400_0, 0, 32;
    %jmp T_16.11;
T_16.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555558e230b0, 4;
    %store/vec4 v0x555558e23400_0, 0, 32;
    %jmp T_16.11;
T_16.5 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555558e230b0, 4;
    %store/vec4 v0x555558e23400_0, 0, 32;
    %jmp T_16.11;
T_16.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555558e230b0, 4;
    %store/vec4 v0x555558e23400_0, 0, 32;
    %jmp T_16.11;
T_16.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555558e230b0, 4;
    %store/vec4 v0x555558e23400_0, 0, 32;
    %jmp T_16.11;
T_16.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555558e230b0, 4;
    %store/vec4 v0x555558e23400_0, 0, 32;
    %jmp T_16.11;
T_16.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555558e230b0, 4;
    %store/vec4 v0x555558e23400_0, 0, 32;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555558e23400_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555558e21cd0;
T_17 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558e23010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e22dd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x555558e22dd0_0;
    %inv;
    %load/vec4 v0x555558e23a10_0;
    %and;
    %load/vec4 v0x555558e23eb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x555558e23f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x555558e23940_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e237b0_0, 0;
    %jmp T_17.15;
T_17.6 ;
    %load/vec4 v0x555558e23ae0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555558e230b0, 0, 4;
    %jmp T_17.15;
T_17.7 ;
    %load/vec4 v0x555558e23ae0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555558e230b0, 0, 4;
    %jmp T_17.15;
T_17.8 ;
    %load/vec4 v0x555558e23ae0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555558e230b0, 0, 4;
    %jmp T_17.15;
T_17.9 ;
    %load/vec4 v0x555558e23ae0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555558e230b0, 0, 4;
    %jmp T_17.15;
T_17.10 ;
    %load/vec4 v0x555558e23ae0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555558e230b0, 0, 4;
    %jmp T_17.15;
T_17.11 ;
    %load/vec4 v0x555558e23ae0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555558e230b0, 0, 4;
    %jmp T_17.15;
T_17.12 ;
    %load/vec4 v0x555558e23ae0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555558e230b0, 0, 4;
    %jmp T_17.15;
T_17.13 ;
    %load/vec4 v0x555558e23ae0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555558e230b0, 0, 4;
    %jmp T_17.15;
T_17.15 ;
    %pop/vec4 1;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e22dd0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x555558e23610_0;
    %pad/u 33;
    %cmpi/e 9, 0, 33;
    %flag_get/vec4 4;
    %jmp/0 T_17.18, 4;
    %load/vec4 v0x555558e237b0_0;
    %and;
T_17.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e237b0_0, 0;
T_17.16 ;
T_17.3 ;
    %load/vec4 v0x555558e22dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e22dd0_0, 0;
T_17.19 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555558e21cd0;
T_18 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558e23610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %load/vec4 v0x555558e23570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x555558e234a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e236f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e23570_0, 0;
    %load/vec4 v0x555558e22e90_0;
    %assign/vec4 v0x555558e22e90_0, 0;
    %load/vec4 v0x555558e23610_0;
    %assign/vec4 v0x555558e23610_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e236f0_0, 0;
    %load/vec4 v0x555558e22e90_0;
    %assign/vec4 v0x555558e22e90_0, 0;
    %load/vec4 v0x555558e23610_0;
    %assign/vec4 v0x555558e23610_0, 0;
    %load/vec4 v0x555558e23570_0;
    %assign/vec4 v0x555558e23570_0, 0;
T_18.7 ;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e236f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e23570_0, 0;
    %load/vec4 v0x555558e22e90_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_18.8, 5;
    %load/vec4 v0x555558e22e90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555558e22e90_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x555558e22e90_0;
    %assign/vec4 v0x555558e22e90_0, 0;
T_18.9 ;
    %load/vec4 v0x555558e23610_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555558e23610_0, 0;
T_18.5 ;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v0x555558e237b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x555558e23610_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555558e23610_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555558e23610_0, 0;
T_18.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e236f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e23570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558e22e90_0, 0;
    %jmp T_18.3;
T_18.1 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555558e23610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e236f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e23570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558e22e90_0, 0;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555558d4f9d0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558b791e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558b40e00_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558c73050_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555558c76670_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558a7dc60_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x555558d4f9d0;
T_20 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558b40e00_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %load/vec4 v0x555558c76670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558c76670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558a7dc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
    %jmp T_20.10;
T_20.5 ;
    %load/vec4 v0x555558b68e90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.11, 4;
    %pushi/vec4 57, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
    %jmp T_20.12;
T_20.11 ;
    %pushi/vec4 28, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
T_20.12 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555558c76670_0, 0;
    %jmp T_20.10;
T_20.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558a7dc60_0, 0;
    %load/vec4 v0x555558c73050_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
    %load/vec4 v0x555558c73050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558a7dc60_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555558c76670_0, 0;
    %load/vec4 v0x555558b68e90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.15, 4;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
    %jmp T_20.16;
T_20.15 ;
    %pushi/vec4 61, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
T_20.16 ;
    %jmp T_20.14;
T_20.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558a7dc60_0, 0;
T_20.14 ;
    %jmp T_20.10;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558a7dc60_0, 0;
    %load/vec4 v0x555558c73050_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
    %load/vec4 v0x555558c73050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.17, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558c76670_0, 0;
T_20.17 ;
    %jmp T_20.10;
T_20.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558c76670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558a7dc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
    %jmp T_20.4;
T_20.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558c76670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558a7dc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
    %jmp T_20.4;
T_20.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558c76670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558a7dc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
    %jmp T_20.4;
T_20.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558c76670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558a7dc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558c73050_0, 0;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x555558d4f9d0;
T_21 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558c731c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558b40e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558b791e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555558b68e90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558b1eb70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555558b40e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558b791e0_0, 0;
    %load/vec4 v0x555558c76670_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_21.7, 4;
    %load/vec4 v0x555558b68e90_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555558b68e90_0, 0;
    %load/vec4 v0x555558b40e00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555558b40e00_0, 0;
T_21.7 ;
    %jmp T_21.6;
T_21.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558b1eb70_0, 0;
    %load/vec4 v0x555558af3b80_0;
    %load/vec4 v0x555558b791e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558b791e0_0, 0;
    %load/vec4 v0x555558c42db0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555558b68e90_0, 0;
    %load/vec4 v0x555558b40e00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555558b40e00_0, 0;
    %jmp T_21.10;
T_21.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558b791e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558b40e00_0, 0;
T_21.10 ;
    %jmp T_21.6;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558b791e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558b1eb70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558b40e00_0, 0;
    %jmp T_21.6;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558b791e0_0, 0;
    %load/vec4 v0x555558b1eb70_0;
    %cmpi/e 15, 0, 16;
    %jmp/0xz  T_21.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558b40e00_0, 0;
    %jmp T_21.12;
T_21.11 ;
    %load/vec4 v0x555558b1eb70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558b1eb70_0, 0;
T_21.12 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x555558d2c480;
T_22 ;
    %wait E_0x555558a7a990;
    %load/vec4 v0x555558d727d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d72710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558b10530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555558b10870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d63c60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x555558b67ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0x555558b106d0_0;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x555558b67c60_0;
    %load/vec4 v0x555558b10530_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %vpi_call/w 16 61 "$display", "wb_led_controller:wbs_stb_i and wbs_cyc_i" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558b10530_0, 0;
    %load/vec4 v0x555558c65ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %jmp T_22.11;
T_22.7 ;
    %load/vec4 v0x555558b67ac0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x555558b10790_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x555558d63c60_0, 0;
    %vpi_call/w 16 69 "$display", "%0t wb_led_controller: WRITE LED_OUT addr=%h data=%h sel=%b", $time, v0x555558b105f0_0, v0x555558b10790_0, v0x555558b67ac0_0 {0 0 0};
T_22.12 ;
    %jmp T_22.11;
T_22.8 ;
    %load/vec4 v0x555558b67ac0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x555558d63c60_0;
    %load/vec4 v0x555558b10790_0;
    %parti/s 4, 0, 2;
    %xor;
    %assign/vec4 v0x555558d63c60_0, 0;
    %load/vec4 v0x555558d63c60_0;
    %load/vec4 v0x555558b10790_0;
    %parti/s 4, 0, 2;
    %xor;
    %vpi_call/w 16 75 "$display", "%0t wb_led_controller: TOGGLE LED_OUT addr=%h data=%h sel=%b -> %h", $time, v0x555558b105f0_0, v0x555558b10790_0, v0x555558b67ac0_0, S<0,vec4,u4> {1 0 0};
T_22.14 ;
    %jmp T_22.11;
T_22.9 ;
    %load/vec4 v0x555558b67ac0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %load/vec4 v0x555558d63c60_0;
    %load/vec4 v0x555558b10790_0;
    %parti/s 4, 0, 2;
    %inv;
    %and;
    %assign/vec4 v0x555558d63c60_0, 0;
    %load/vec4 v0x555558d63c60_0;
    %load/vec4 v0x555558b10790_0;
    %parti/s 4, 0, 2;
    %inv;
    %and;
    %vpi_call/w 16 81 "$display", "%0t wb_led_controller: CLEAR LED_OUT addr=%h data=%h sel=%b -> %h", $time, v0x555558b105f0_0, v0x555558b10790_0, v0x555558b67ac0_0, S<0,vec4,u4> {1 0 0};
T_22.16 ;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x555558b67ac0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.18, 8;
    %load/vec4 v0x555558d63c60_0;
    %load/vec4 v0x555558b10790_0;
    %parti/s 4, 0, 2;
    %or;
    %assign/vec4 v0x555558d63c60_0, 0;
    %load/vec4 v0x555558d63c60_0;
    %load/vec4 v0x555558b10790_0;
    %parti/s 4, 0, 2;
    %or;
    %vpi_call/w 16 87 "$display", "%0t wb_led_controller: SET LED_OUT addr=%h data=%h sel=%b -> %h", $time, v0x555558b105f0_0, v0x555558b10790_0, v0x555558b67ac0_0, S<0,vec4,u4> {1 0 0};
T_22.18 ;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
    %jmp T_22.6;
T_22.5 ;
    %load/vec4 v0x555558b10530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558b10530_0, 0;
    %jmp T_22.21;
T_22.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558b10530_0, 0;
T_22.21 ;
    %load/vec4 v0x555558c65ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.25, 6;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x555558b10870_0, 0;
    %jmp T_22.27;
T_22.22 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x555558d63c60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558b10870_0, 0;
    %jmp T_22.27;
T_22.23 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x555558d63c60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558b10870_0, 0;
    %jmp T_22.27;
T_22.24 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x555558d63c60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558b10870_0, 0;
    %jmp T_22.27;
T_22.25 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x555558d63c60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558b10870_0, 0;
    %jmp T_22.27;
T_22.27 ;
    %pop/vec4 1;
T_22.6 ;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558b10530_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x555558a8e510;
T_23 ;
Ewait_0 .event/or E_0x555558da2920, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555558bf0f30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x555558aea3f0_0;
    %store/vec4 v0x555558aea680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558aea5c0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x555558aea4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x555558be0c40_0;
    %store/vec4 v0x555558aea680_0, 0, 1;
    %load/vec4 v0x555558be0b00_0;
    %store/vec4 v0x555558aea5c0_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558aea680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558aea5c0_0, 0, 1;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555558af94d0;
T_24 ;
Ewait_1 .event/or E_0x555558d53b40, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555558bf0f30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x555558af2150_0;
    %store/vec4 v0x555558af2390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558af22d0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x555558af2210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x555558be0c40_0;
    %store/vec4 v0x555558af2390_0, 0, 1;
    %load/vec4 v0x555558be0b00_0;
    %store/vec4 v0x555558af22d0_0, 0, 1;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558af2390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558af22d0_0, 0, 1;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x555558af2450;
T_25 ;
Ewait_2 .event/or E_0x555558af25e0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x555558bf0f30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x555558b07090_0;
    %store/vec4 v0x555558af63e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558af6320_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x555558b07150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x555558be0c40_0;
    %store/vec4 v0x555558af63e0_0, 0, 1;
    %load/vec4 v0x555558be0b00_0;
    %store/vec4 v0x555558af6320_0, 0, 1;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558af63e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558af6320_0, 0, 1;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x555558af64a0;
T_26 ;
Ewait_3 .event/or E_0x555558af6780, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x555558bf0f30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x555558c3cda0_0;
    %store/vec4 v0x555558c0c080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558c0bfc0_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x555558c3ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x555558be0c40_0;
    %store/vec4 v0x555558c0c080_0, 0, 1;
    %load/vec4 v0x555558be0b00_0;
    %store/vec4 v0x555558c0bfc0_0, 0, 1;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558c0c080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558c0bfc0_0, 0, 1;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x555558aca520;
T_27 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558b2a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558bf0f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558bf0e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558be0ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555558b2a780_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558be0ce0_0, 0;
    %load/vec4 v0x555558be0a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558be0ce0_0, 0;
    %load/vec4 v0x555558ad1870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x555558b2a6a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x555558bf0f30_0, 0;
    %load/vec4 v0x555558b2a6a0_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x555558bf0e50_0, 0;
T_27.4 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x555558bf0e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555558bf0f30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558b2a780_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555558d66a20;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558d37fd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558d91bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558dadc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558da6250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558d8f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558d34f50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558d9a390_0, 0, 8;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x555558db2640_0, 0, 19;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555558ddf590_0, 0, 4;
    %end;
    .thread T_28, $init;
    .scope S_0x555558d66a20;
T_29 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558de7660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558d37fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d91bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558dadc20_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x555558db2640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558ddf590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558da6250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d8f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d34f50_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x555558de7700_0;
    %assign/vec4 v0x555558dadc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d8f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d34f50_0, 0;
    %load/vec4 v0x555558d93f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v0x555558d93e70_0;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d91bc0_0, 0;
T_29.2 ;
    %load/vec4 v0x555558db2640_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.5, 5;
    %load/vec4 v0x555558db2640_0;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558db2640_0, 0;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v0x555558ddf590_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.7, 5;
    %load/vec4 v0x555558ddf590_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.9, 5;
    %load/vec4 v0x555558dadc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %load/vec4 v0x555558ddf590_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555558ddf590_0, 0;
    %load/vec4 v0x555558d8fa40_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558db2640_0, 0;
    %jmp T_29.12;
T_29.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558ddf590_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x555558db2640_0, 0;
T_29.12 ;
    %jmp T_29.10;
T_29.9 ;
    %load/vec4 v0x555558ddf590_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.13, 5;
    %load/vec4 v0x555558ddf590_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555558ddf590_0, 0;
    %load/vec4 v0x555558d8fa40_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558db2640_0, 0;
    %load/vec4 v0x555558dadc20_0;
    %load/vec4 v0x555558d9a390_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558d9a390_0, 0;
    %jmp T_29.14;
T_29.13 ;
    %load/vec4 v0x555558ddf590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.15, 4;
    %load/vec4 v0x555558ddf590_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555558ddf590_0, 0;
    %load/vec4 v0x555558dadc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.17, 8;
    %load/vec4 v0x555558d9a390_0;
    %assign/vec4 v0x555558d37fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d91bc0_0, 0;
    %load/vec4 v0x555558d91bc0_0;
    %assign/vec4 v0x555558d8f980_0, 0;
    %jmp T_29.18;
T_29.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d34f50_0, 0;
T_29.18 ;
T_29.15 ;
T_29.14 ;
T_29.10 ;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558da6250_0, 0;
    %load/vec4 v0x555558dadc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.19, 8;
    %load/vec4 v0x555558d8fa40_0;
    %pad/u 19;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 2, 0, 19;
    %assign/vec4 v0x555558db2640_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555558ddf590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558d9a390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558da6250_0, 0;
T_29.19 ;
T_29.8 ;
T_29.6 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x555558d62460;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558ddfae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558db2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558d615c0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555558d60d60_0, 0, 9;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x555558d609e0_0, 0, 19;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555558d62d10_0, 0, 4;
    %end;
    .thread T_30, $init;
    .scope S_0x555558d62460;
T_31 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558d97230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558ddfae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558db2af0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x555558d609e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d62d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d615c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x555558d609e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558ddfae0_0, 0;
    %load/vec4 v0x555558d609e0_0;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558d609e0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x555558d62d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558ddfae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d615c0_0, 0;
    %load/vec4 v0x555558db3290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x555558ddfae0_0;
    %nor/r;
    %assign/vec4 v0x555558ddfae0_0, 0;
    %load/vec4 v0x555558d60900_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558d609e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555558d62d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555558d972d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558d60d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558db2af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d615c0_0, 0;
T_31.6 ;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x555558d62d10_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.8, 5;
    %load/vec4 v0x555558d62d10_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555558d62d10_0, 0;
    %load/vec4 v0x555558d60900_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558d609e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555558d60d60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x555558db2af0_0, 0;
    %assign/vec4 v0x555558d60d60_0, 0;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0x555558d62d10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.10, 4;
    %load/vec4 v0x555558d62d10_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555558d62d10_0, 0;
    %load/vec4 v0x555558d60900_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555558d609e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558db2af0_0, 0;
T_31.10 ;
T_31.9 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x555558d68920;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558dba6a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558df6420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558d996a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558dce160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558deed70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558dc4440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555558dc92c0_0, 0, 8;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x555558d8c8b0_0, 0, 19;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555558d70f10_0, 0, 4;
    %end;
    .thread T_32, $init;
    .scope S_0x555558d68920;
T_33 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558d6f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558dba6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558df6420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d996a0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x555558d8c8b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d70f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558dce160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558deed70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558dc4440_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x555558d6fa50_0;
    %assign/vec4 v0x555558d996a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558deed70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558dc4440_0, 0;
    %load/vec4 v0x555558de7390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.4, 9;
    %load/vec4 v0x555558de72d0_0;
    %and;
T_33.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558df6420_0, 0;
T_33.2 ;
    %load/vec4 v0x555558d8c8b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.5, 5;
    %load/vec4 v0x555558d8c8b0_0;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558d8c8b0_0, 0;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v0x555558d70f10_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.7, 5;
    %load/vec4 v0x555558d70f10_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.9, 5;
    %load/vec4 v0x555558d996a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.11, 8;
    %load/vec4 v0x555558d70f10_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555558d70f10_0, 0;
    %load/vec4 v0x555558deee30_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558d8c8b0_0, 0;
    %jmp T_33.12;
T_33.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d70f10_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x555558d8c8b0_0, 0;
T_33.12 ;
    %jmp T_33.10;
T_33.9 ;
    %load/vec4 v0x555558d70f10_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.13, 5;
    %load/vec4 v0x555558d70f10_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555558d70f10_0, 0;
    %load/vec4 v0x555558deee30_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558d8c8b0_0, 0;
    %load/vec4 v0x555558d996a0_0;
    %load/vec4 v0x555558dc92c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558dc92c0_0, 0;
    %jmp T_33.14;
T_33.13 ;
    %load/vec4 v0x555558d70f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.15, 4;
    %load/vec4 v0x555558d70f10_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555558d70f10_0, 0;
    %load/vec4 v0x555558d996a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.17, 8;
    %load/vec4 v0x555558dc92c0_0;
    %assign/vec4 v0x555558dba6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558df6420_0, 0;
    %load/vec4 v0x555558df6420_0;
    %assign/vec4 v0x555558deed70_0, 0;
    %jmp T_33.18;
T_33.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558dc4440_0, 0;
T_33.18 ;
T_33.15 ;
T_33.14 ;
T_33.10 ;
    %jmp T_33.8;
T_33.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558dce160_0, 0;
    %load/vec4 v0x555558d996a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.19, 8;
    %load/vec4 v0x555558deee30_0;
    %pad/u 19;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 2, 0, 19;
    %assign/vec4 v0x555558d8c8b0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555558d70f10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555558dc92c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558dce160_0, 0;
T_33.19 ;
T_33.8 ;
T_33.6 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x555558d67dd0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558db4c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558d72dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558d6b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555558d6aa20_0, 0, 9;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x555558d4ee00_0, 0, 19;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555558d6bb30_0, 0, 4;
    %end;
    .thread T_34, $init;
    .scope S_0x555558d67dd0;
T_35 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558db4f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558db4c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d72dc0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x555558d4ee00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d6bb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d6b2e0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x555558d4ee00_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558db4c50_0, 0;
    %load/vec4 v0x555558d4ee00_0;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558d4ee00_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x555558d6bb30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558db4c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d6b2e0_0, 0;
    %load/vec4 v0x555558db49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x555558db4c50_0;
    %nor/r;
    %assign/vec4 v0x555558db4c50_0, 0;
    %load/vec4 v0x555558d6a280_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558d4ee00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555558d6bb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555558db4fe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558d6aa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d72dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d6b2e0_0, 0;
T_35.6 ;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x555558d6bb30_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.8, 5;
    %load/vec4 v0x555558d6bb30_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555558d6bb30_0, 0;
    %load/vec4 v0x555558d6a280_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555558d4ee00_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555558d6aa20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x555558d72dc0_0, 0;
    %assign/vec4 v0x555558d6aa20_0, 0;
    %jmp T_35.9;
T_35.8 ;
    %load/vec4 v0x555558d6bb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.10, 4;
    %load/vec4 v0x555558d6bb30_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555558d6bb30_0, 0;
    %load/vec4 v0x555558d6a280_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555558d4ee00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d72dc0_0, 0;
T_35.10 ;
T_35.9 ;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x555558e249b0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e25b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e25ca0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e25470_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e25a20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e25940_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e25bc0_0, 0, 2;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x555558e25860_0, 0, 16;
    %end;
    .thread T_36;
    .scope S_0x555558e249b0;
T_37 ;
    %wait E_0x555558e253f0;
    %load/vec4 v0x555558e25700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e25b00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e25ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e25470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e25a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e25940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e25bc0_0, 0;
    %pushi/vec4 49152, 0, 16;
    %assign/vec4 v0x555558e25860_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x555558e25bc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555558e25630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555558e25bc0_0, 0, 2;
    %load/vec4 v0x555558e25470_0;
    %pad/u 33;
    %cmpi/u 71, 0, 33;
    %jmp/0xz  T_37.2, 5;
    %load/vec4 v0x555558e25470_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e25470_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e25470_0, 0;
T_37.3 ;
    %load/vec4 v0x555558e25ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0x555558e25bc0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %load/vec4 v0x555558e25470_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_37.10, 4;
    %load/vec4 v0x555558e25940_0;
    %cmpi/u 20000, 0, 16;
    %jmp/0xz  T_37.12, 5;
    %load/vec4 v0x555558e25940_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e25940_0, 0;
    %jmp T_37.13;
T_37.12 ;
    %load/vec4 v0x555558e25940_0;
    %pushi/vec4 49152, 0, 16;
    %or;
    %assign/vec4 v0x555558e25860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e25b00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e25ca0_0, 0;
T_37.13 ;
T_37.10 ;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e25a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e25b00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555558e25ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e25470_0, 0;
T_37.9 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0x555558e25bc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.14, 8;
    %load/vec4 v0x555558e25470_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_37.16, 4;
    %load/vec4 v0x555558e25a20_0;
    %cmpi/u 2600, 0, 16;
    %jmp/0xz  T_37.18, 5;
    %load/vec4 v0x555558e25a20_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e25a20_0, 0;
    %jmp T_37.19;
T_37.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e25ca0_0, 0;
    %load/vec4 v0x555558e25a20_0;
    %pushi/vec4 32768, 0, 16;
    %or;
    %assign/vec4 v0x555558e25860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e25b00_0, 0;
T_37.19 ;
T_37.16 ;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e25b00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e25ca0_0, 0;
    %load/vec4 v0x555558e25a20_0;
    %assign/vec4 v0x555558e25860_0, 0;
T_37.15 ;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e25470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e25b00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e25ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e25a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e25940_0, 0;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x555558e25e20;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e26e40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e26fe0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e267c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e26d60_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e26c80_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e26f00_0, 0, 2;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x555558e26bc0_0, 0, 16;
    %end;
    .thread T_38;
    .scope S_0x555558e25e20;
T_39 ;
    %wait E_0x555558e253f0;
    %load/vec4 v0x555558e26a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e26e40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e26fe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e267c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e26d60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e26c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e26f00_0, 0;
    %pushi/vec4 49152, 0, 16;
    %assign/vec4 v0x555558e26bc0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x555558e26f00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555558e26980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555558e26f00_0, 0, 2;
    %load/vec4 v0x555558e267c0_0;
    %pad/u 33;
    %cmpi/u 71, 0, 33;
    %jmp/0xz  T_39.2, 5;
    %load/vec4 v0x555558e267c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e267c0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e267c0_0, 0;
T_39.3 ;
    %load/vec4 v0x555558e26fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v0x555558e26f00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.8, 4;
    %load/vec4 v0x555558e267c0_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_39.10, 4;
    %load/vec4 v0x555558e26c80_0;
    %cmpi/u 20000, 0, 16;
    %jmp/0xz  T_39.12, 5;
    %load/vec4 v0x555558e26c80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e26c80_0, 0;
    %jmp T_39.13;
T_39.12 ;
    %load/vec4 v0x555558e26c80_0;
    %pushi/vec4 49152, 0, 16;
    %or;
    %assign/vec4 v0x555558e26bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e26e40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e26fe0_0, 0;
T_39.13 ;
T_39.10 ;
    %jmp T_39.9;
T_39.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e26d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e26e40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555558e26fe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e267c0_0, 0;
T_39.9 ;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v0x555558e26f00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.14, 8;
    %load/vec4 v0x555558e267c0_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_39.16, 4;
    %load/vec4 v0x555558e26d60_0;
    %cmpi/u 2600, 0, 16;
    %jmp/0xz  T_39.18, 5;
    %load/vec4 v0x555558e26d60_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e26d60_0, 0;
    %jmp T_39.19;
T_39.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e26fe0_0, 0;
    %load/vec4 v0x555558e26d60_0;
    %pushi/vec4 32768, 0, 16;
    %or;
    %assign/vec4 v0x555558e26bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e26e40_0, 0;
T_39.19 ;
T_39.16 ;
    %jmp T_39.15;
T_39.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e26e40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e26fe0_0, 0;
    %load/vec4 v0x555558e26d60_0;
    %assign/vec4 v0x555558e26bc0_0, 0;
T_39.15 ;
    %jmp T_39.7;
T_39.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e267c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e26e40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e26fe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e26d60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e26c80_0, 0;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x555558e27160;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e28280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e28420_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e27bc0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e281a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e280c0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e28340_0, 0, 2;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x555558e27fe0_0, 0, 16;
    %end;
    .thread T_40;
    .scope S_0x555558e27160;
T_41 ;
    %wait E_0x555558e253f0;
    %load/vec4 v0x555558e27e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e28280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e28420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e27bc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e281a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e280c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e28340_0, 0;
    %pushi/vec4 49152, 0, 16;
    %assign/vec4 v0x555558e27fe0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x555558e28340_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555558e27d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555558e28340_0, 0, 2;
    %load/vec4 v0x555558e27bc0_0;
    %pad/u 33;
    %cmpi/u 71, 0, 33;
    %jmp/0xz  T_41.2, 5;
    %load/vec4 v0x555558e27bc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e27bc0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e27bc0_0, 0;
T_41.3 ;
    %load/vec4 v0x555558e28420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %jmp T_41.7;
T_41.4 ;
    %load/vec4 v0x555558e28340_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.8, 4;
    %load/vec4 v0x555558e27bc0_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_41.10, 4;
    %load/vec4 v0x555558e280c0_0;
    %cmpi/u 20000, 0, 16;
    %jmp/0xz  T_41.12, 5;
    %load/vec4 v0x555558e280c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e280c0_0, 0;
    %jmp T_41.13;
T_41.12 ;
    %load/vec4 v0x555558e280c0_0;
    %pushi/vec4 49152, 0, 16;
    %or;
    %assign/vec4 v0x555558e27fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e28280_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e28420_0, 0;
T_41.13 ;
T_41.10 ;
    %jmp T_41.9;
T_41.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e281a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e28280_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555558e28420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e27bc0_0, 0;
T_41.9 ;
    %jmp T_41.7;
T_41.5 ;
    %load/vec4 v0x555558e28340_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.14, 8;
    %load/vec4 v0x555558e27bc0_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_41.16, 4;
    %load/vec4 v0x555558e281a0_0;
    %cmpi/u 2600, 0, 16;
    %jmp/0xz  T_41.18, 5;
    %load/vec4 v0x555558e281a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e281a0_0, 0;
    %jmp T_41.19;
T_41.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e28420_0, 0;
    %load/vec4 v0x555558e281a0_0;
    %pushi/vec4 32768, 0, 16;
    %or;
    %assign/vec4 v0x555558e27fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e28280_0, 0;
T_41.19 ;
T_41.16 ;
    %jmp T_41.15;
T_41.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e28280_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e28420_0, 0;
    %load/vec4 v0x555558e281a0_0;
    %assign/vec4 v0x555558e27fe0_0, 0;
T_41.15 ;
    %jmp T_41.7;
T_41.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e27bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e28280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e28420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e281a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e280c0_0, 0;
    %jmp T_41.7;
T_41.7 ;
    %pop/vec4 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x555558e285a0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e296c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e29860_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e29050_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e295e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e29500_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e29780_0, 0, 2;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x555558e29420_0, 0, 16;
    %end;
    .thread T_42;
    .scope S_0x555558e285a0;
T_43 ;
    %wait E_0x555558e253f0;
    %load/vec4 v0x555558e292e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e296c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e29860_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e29050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e295e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e29500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e29780_0, 0;
    %pushi/vec4 49152, 0, 16;
    %assign/vec4 v0x555558e29420_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x555558e29780_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555558e29210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555558e29780_0, 0, 2;
    %load/vec4 v0x555558e29050_0;
    %pad/u 33;
    %cmpi/u 71, 0, 33;
    %jmp/0xz  T_43.2, 5;
    %load/vec4 v0x555558e29050_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e29050_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e29050_0, 0;
T_43.3 ;
    %load/vec4 v0x555558e29860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %jmp T_43.7;
T_43.4 ;
    %load/vec4 v0x555558e29780_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.8, 4;
    %load/vec4 v0x555558e29050_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_43.10, 4;
    %load/vec4 v0x555558e29500_0;
    %cmpi/u 20000, 0, 16;
    %jmp/0xz  T_43.12, 5;
    %load/vec4 v0x555558e29500_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e29500_0, 0;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0x555558e29500_0;
    %pushi/vec4 49152, 0, 16;
    %or;
    %assign/vec4 v0x555558e29420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e296c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e29860_0, 0;
T_43.13 ;
T_43.10 ;
    %jmp T_43.9;
T_43.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e295e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e296c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555558e29860_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e29050_0, 0;
T_43.9 ;
    %jmp T_43.7;
T_43.5 ;
    %load/vec4 v0x555558e29780_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.14, 8;
    %load/vec4 v0x555558e29050_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_43.16, 4;
    %load/vec4 v0x555558e295e0_0;
    %cmpi/u 2600, 0, 16;
    %jmp/0xz  T_43.18, 5;
    %load/vec4 v0x555558e295e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e295e0_0, 0;
    %jmp T_43.19;
T_43.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e29860_0, 0;
    %load/vec4 v0x555558e295e0_0;
    %pushi/vec4 32768, 0, 16;
    %or;
    %assign/vec4 v0x555558e29420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e296c0_0, 0;
T_43.19 ;
T_43.16 ;
    %jmp T_43.15;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e296c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e29860_0, 0;
    %load/vec4 v0x555558e295e0_0;
    %assign/vec4 v0x555558e29420_0, 0;
T_43.15 ;
    %jmp T_43.7;
T_43.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e29050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e296c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e29860_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e295e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e29500_0, 0;
    %jmp T_43.7;
T_43.7 ;
    %pop/vec4 1;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x555558e299e0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e2ab50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e2ad80_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e2a4e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e2aa70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e2a990_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e2aca0_0, 0, 2;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x555558e2a8b0_0, 0, 16;
    %end;
    .thread T_44;
    .scope S_0x555558e299e0;
T_45 ;
    %wait E_0x555558e253f0;
    %load/vec4 v0x555558e2a770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e2ab50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e2ad80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2a4e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2aa70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2a990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e2aca0_0, 0;
    %pushi/vec4 49152, 0, 16;
    %assign/vec4 v0x555558e2a8b0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x555558e2aca0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555558e2a6a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555558e2aca0_0, 0, 2;
    %load/vec4 v0x555558e2a4e0_0;
    %pad/u 33;
    %cmpi/u 71, 0, 33;
    %jmp/0xz  T_45.2, 5;
    %load/vec4 v0x555558e2a4e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e2a4e0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2a4e0_0, 0;
T_45.3 ;
    %load/vec4 v0x555558e2ad80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %jmp T_45.7;
T_45.4 ;
    %load/vec4 v0x555558e2aca0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.8, 4;
    %load/vec4 v0x555558e2a4e0_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_45.10, 4;
    %load/vec4 v0x555558e2a990_0;
    %cmpi/u 20000, 0, 16;
    %jmp/0xz  T_45.12, 5;
    %load/vec4 v0x555558e2a990_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e2a990_0, 0;
    %jmp T_45.13;
T_45.12 ;
    %load/vec4 v0x555558e2a990_0;
    %pushi/vec4 49152, 0, 16;
    %or;
    %assign/vec4 v0x555558e2a8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e2ab50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e2ad80_0, 0;
T_45.13 ;
T_45.10 ;
    %jmp T_45.9;
T_45.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e2ab50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555558e2ad80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2a4e0_0, 0;
T_45.9 ;
    %jmp T_45.7;
T_45.5 ;
    %load/vec4 v0x555558e2aca0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.14, 8;
    %load/vec4 v0x555558e2a4e0_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_45.16, 4;
    %load/vec4 v0x555558e2aa70_0;
    %cmpi/u 2600, 0, 16;
    %jmp/0xz  T_45.18, 5;
    %load/vec4 v0x555558e2aa70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e2aa70_0, 0;
    %jmp T_45.19;
T_45.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e2ad80_0, 0;
    %load/vec4 v0x555558e2aa70_0;
    %pushi/vec4 32768, 0, 16;
    %or;
    %assign/vec4 v0x555558e2a8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e2ab50_0, 0;
T_45.19 ;
T_45.16 ;
    %jmp T_45.15;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e2ab50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e2ad80_0, 0;
    %load/vec4 v0x555558e2aa70_0;
    %assign/vec4 v0x555558e2a8b0_0, 0;
T_45.15 ;
    %jmp T_45.7;
T_45.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e2ab50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e2ad80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2aa70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2a990_0, 0;
    %jmp T_45.7;
T_45.7 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x555558e2af00;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e2c000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e2c1a0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e2b990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e2bf20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555558e2be40_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555558e2c0c0_0, 0, 2;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x555558e2bd60_0, 0, 16;
    %end;
    .thread T_46;
    .scope S_0x555558e2af00;
T_47 ;
    %wait E_0x555558e253f0;
    %load/vec4 v0x555558e2bc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e2c000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e2c1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2b990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2bf20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2be40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e2c0c0_0, 0;
    %pushi/vec4 49152, 0, 16;
    %assign/vec4 v0x555558e2bd60_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x555558e2c0c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555558e2bb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555558e2c0c0_0, 0, 2;
    %load/vec4 v0x555558e2b990_0;
    %pad/u 33;
    %cmpi/u 71, 0, 33;
    %jmp/0xz  T_47.2, 5;
    %load/vec4 v0x555558e2b990_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e2b990_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2b990_0, 0;
T_47.3 ;
    %load/vec4 v0x555558e2c1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %jmp T_47.7;
T_47.4 ;
    %load/vec4 v0x555558e2c0c0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.8, 4;
    %load/vec4 v0x555558e2b990_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_47.10, 4;
    %load/vec4 v0x555558e2be40_0;
    %cmpi/u 20000, 0, 16;
    %jmp/0xz  T_47.12, 5;
    %load/vec4 v0x555558e2be40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e2be40_0, 0;
    %jmp T_47.13;
T_47.12 ;
    %load/vec4 v0x555558e2be40_0;
    %pushi/vec4 49152, 0, 16;
    %or;
    %assign/vec4 v0x555558e2bd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e2c000_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e2c1a0_0, 0;
T_47.13 ;
T_47.10 ;
    %jmp T_47.9;
T_47.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e2c000_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555558e2c1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2b990_0, 0;
T_47.9 ;
    %jmp T_47.7;
T_47.5 ;
    %load/vec4 v0x555558e2c0c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.14, 8;
    %load/vec4 v0x555558e2b990_0;
    %pad/u 33;
    %cmpi/e 71, 0, 33;
    %jmp/0xz  T_47.16, 4;
    %load/vec4 v0x555558e2bf20_0;
    %cmpi/u 2600, 0, 16;
    %jmp/0xz  T_47.18, 5;
    %load/vec4 v0x555558e2bf20_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555558e2bf20_0, 0;
    %jmp T_47.19;
T_47.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e2c1a0_0, 0;
    %load/vec4 v0x555558e2bf20_0;
    %pushi/vec4 32768, 0, 16;
    %or;
    %assign/vec4 v0x555558e2bd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e2c000_0, 0;
T_47.19 ;
T_47.16 ;
    %jmp T_47.15;
T_47.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558e2c000_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555558e2c1a0_0, 0;
    %load/vec4 v0x555558e2bf20_0;
    %assign/vec4 v0x555558e2bd60_0, 0;
T_47.15 ;
    %jmp T_47.7;
T_47.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2b990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e2c000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555558e2c1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2bf20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558e2be40_0, 0;
    %jmp T_47.7;
T_47.7 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555558e241d0;
T_48 ;
    %wait E_0x555558a7a990;
    %load/vec4 v0x555558e2c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555558e2d940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558e2d630_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x555558e2dbf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.3, 9;
    %load/vec4 v0x555558e2d7a0_0;
    %and;
T_48.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_48.2, 8;
    %load/vec4 v0x555558e2d630_0;
    %nor/r;
    %and;
T_48.2;
    %assign/vec4 v0x555558e2d630_0, 0;
    %load/vec4 v0x555558e2dbf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_48.7, 10;
    %load/vec4 v0x555558e2d7a0_0;
    %and;
T_48.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.6, 9;
    %load/vec4 v0x555558e2dcc0_0;
    %nor/r;
    %and;
T_48.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x555558e2c320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_48.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_48.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_48.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_48.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_48.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_48.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_48.14, 6;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x555558e2d940_0, 0;
    %jmp T_48.16;
T_48.8 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558e2d040_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558e2d940_0, 0;
    %jmp T_48.16;
T_48.9 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558e2d220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558e2d940_0, 0;
    %jmp T_48.16;
T_48.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558e2d2f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558e2d940_0, 0;
    %jmp T_48.16;
T_48.11 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558e2d3c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558e2d940_0, 0;
    %jmp T_48.16;
T_48.12 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558e2d490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558e2d940_0, 0;
    %jmp T_48.16;
T_48.13 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558e2d560_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558e2d940_0, 0;
    %jmp T_48.16;
T_48.14 ;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0x555558e2cf70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555558e2cea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555558e2cdd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555558e2cd00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555558e2cc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555558e2cb60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558e2d940_0, 0;
    %jmp T_48.16;
T_48.16 ;
    %pop/vec4 1;
T_48.4 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x555558a9d7b0;
T_49 ;
    %wait E_0x555558ab21a0;
    %load/vec4 v0x555558d3a370_0;
    %dup/vec4;
    %pushi/vec4 300, 0, 16;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 600, 0, 16;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %pushi/vec4 180, 0, 16;
    %store/vec4 v0x555558d8ff50_0, 0, 16;
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x555558e08790_0, 0, 16;
    %pushi/vec4 360, 0, 16;
    %store/vec4 v0x555558e08870_0, 0, 16;
    %pushi/vec4 120, 0, 16;
    %store/vec4 v0x555558e08360_0, 0, 16;
    %pushi/vec4 18000, 0, 16;
    %store/vec4 v0x555558d3a780_0, 0, 16;
    %jmp T_49.3;
T_49.0 ;
    %pushi/vec4 90, 0, 16;
    %store/vec4 v0x555558d8ff50_0, 0, 16;
    %pushi/vec4 150, 0, 16;
    %store/vec4 v0x555558e08790_0, 0, 16;
    %pushi/vec4 180, 0, 16;
    %store/vec4 v0x555558e08870_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x555558e08360_0, 0, 16;
    %pushi/vec4 9000, 0, 16;
    %store/vec4 v0x555558d3a780_0, 0, 16;
    %jmp T_49.3;
T_49.1 ;
    %pushi/vec4 45, 0, 16;
    %store/vec4 v0x555558d8ff50_0, 0, 16;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x555558e08790_0, 0, 16;
    %pushi/vec4 90, 0, 16;
    %store/vec4 v0x555558e08870_0, 0, 16;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x555558e08360_0, 0, 16;
    %pushi/vec4 4500, 0, 16;
    %store/vec4 v0x555558d3a780_0, 0, 16;
    %jmp T_49.3;
T_49.3 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x555558a9d7b0;
T_50 ;
    %wait E_0x555558a7a990;
    %load/vec4 v0x555558d39fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d8fe90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555558d38350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d3ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d92190_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d3a6c0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x555558d39af0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_50.5, 10;
    %load/vec4 v0x555558d8fe90_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.4, 9;
    %load/vec4 v0x555558d3a6c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x555558d39ee0_0;
    %assign/vec4 v0x555558d3ab90_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x555558d38350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d8fe90_0, 0;
    %load/vec4 v0x555558d3a780_0;
    %assign/vec4 v0x555558d3a6c0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x555558d8fe90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_50.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_50.9, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d8fe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d92190_0, 0;
    %jmp T_50.11;
T_50.6 ;
    %load/vec4 v0x555558d3ab90_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %load/vec4 v0x555558e08870_0;
    %subi 7, 0, 16;
    %assign/vec4 v0x555558d38430_0, 0;
    %load/vec4 v0x555558e08360_0;
    %addi 7, 0, 16;
    %assign/vec4 v0x555558d3aab0_0, 0;
    %jmp T_50.13;
T_50.12 ;
    %load/vec4 v0x555558d8ff50_0;
    %subi 7, 0, 16;
    %assign/vec4 v0x555558d38430_0, 0;
    %load/vec4 v0x555558e08790_0;
    %addi 7, 0, 16;
    %assign/vec4 v0x555558d3aab0_0, 0;
T_50.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555558d8fe90_0, 0;
    %jmp T_50.11;
T_50.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d92190_0, 0;
    %load/vec4 v0x555558d38430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555558d8fe90_0, 0;
    %jmp T_50.15;
T_50.14 ;
    %load/vec4 v0x555558d38430_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d38430_0, 0;
T_50.15 ;
    %jmp T_50.11;
T_50.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d92190_0, 0;
    %load/vec4 v0x555558d3aab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.16, 4;
    %load/vec4 v0x555558d38350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.18, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d8fe90_0, 0;
    %jmp T_50.19;
T_50.18 ;
    %load/vec4 v0x555558d38350_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555558d38350_0, 0;
    %load/vec4 v0x555558d3ab90_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555558d3ab90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d8fe90_0, 0;
T_50.19 ;
    %jmp T_50.17;
T_50.16 ;
    %load/vec4 v0x555558d3aab0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d3aab0_0, 0;
T_50.17 ;
    %jmp T_50.11;
T_50.9 ;
    %load/vec4 v0x555558d3a6c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_50.20, 4;
    %load/vec4 v0x555558d3a6c0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d3a6c0_0, 0;
T_50.20 ;
    %jmp T_50.11;
T_50.11 ;
    %pop/vec4 1;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x555558e08010;
T_51 ;
    %wait E_0x555558ab21a0;
    %load/vec4 v0x555558d6ddc0_0;
    %dup/vec4;
    %pushi/vec4 300, 0, 16;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 600, 0, 16;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %pushi/vec4 180, 0, 16;
    %store/vec4 v0x555558d6b710_0, 0, 16;
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x555558d6b7f0_0, 0, 16;
    %pushi/vec4 360, 0, 16;
    %store/vec4 v0x555558d2b670_0, 0, 16;
    %pushi/vec4 120, 0, 16;
    %store/vec4 v0x555558d2b750_0, 0, 16;
    %pushi/vec4 18000, 0, 16;
    %store/vec4 v0x555558d6e5f0_0, 0, 16;
    %jmp T_51.3;
T_51.0 ;
    %pushi/vec4 90, 0, 16;
    %store/vec4 v0x555558d6b710_0, 0, 16;
    %pushi/vec4 150, 0, 16;
    %store/vec4 v0x555558d6b7f0_0, 0, 16;
    %pushi/vec4 180, 0, 16;
    %store/vec4 v0x555558d2b670_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x555558d2b750_0, 0, 16;
    %pushi/vec4 9000, 0, 16;
    %store/vec4 v0x555558d6e5f0_0, 0, 16;
    %jmp T_51.3;
T_51.1 ;
    %pushi/vec4 45, 0, 16;
    %store/vec4 v0x555558d6b710_0, 0, 16;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x555558d6b7f0_0, 0, 16;
    %pushi/vec4 90, 0, 16;
    %store/vec4 v0x555558d2b670_0, 0, 16;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x555558d2b750_0, 0, 16;
    %pushi/vec4 4500, 0, 16;
    %store/vec4 v0x555558d6e5f0_0, 0, 16;
    %jmp T_51.3;
T_51.3 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x555558e08010;
T_52 ;
    %wait E_0x555558a7a990;
    %load/vec4 v0x555558d6d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d6bf40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555558d6fde0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d6ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d6be80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d6ee40_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x555558d6d6f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_52.5, 10;
    %load/vec4 v0x555558d6bf40_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.4, 9;
    %load/vec4 v0x555558d6ee40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x555558d6de80_0;
    %assign/vec4 v0x555558d6ed60_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x555558d6fde0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d6bf40_0, 0;
    %load/vec4 v0x555558d6e5f0_0;
    %assign/vec4 v0x555558d6ee40_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x555558d6bf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_52.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_52.9, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d6bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d6be80_0, 0;
    %jmp T_52.11;
T_52.6 ;
    %load/vec4 v0x555558d6ed60_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0x555558d2b670_0;
    %subi 7, 0, 16;
    %assign/vec4 v0x555558d6f590_0, 0;
    %load/vec4 v0x555558d2b750_0;
    %addi 7, 0, 16;
    %assign/vec4 v0x555558d6f670_0, 0;
    %jmp T_52.13;
T_52.12 ;
    %load/vec4 v0x555558d6b710_0;
    %subi 7, 0, 16;
    %assign/vec4 v0x555558d6f590_0, 0;
    %load/vec4 v0x555558d6b7f0_0;
    %addi 7, 0, 16;
    %assign/vec4 v0x555558d6f670_0, 0;
T_52.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555558d6bf40_0, 0;
    %jmp T_52.11;
T_52.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d6be80_0, 0;
    %load/vec4 v0x555558d6f590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555558d6bf40_0, 0;
    %jmp T_52.15;
T_52.14 ;
    %load/vec4 v0x555558d6f590_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d6f590_0, 0;
T_52.15 ;
    %jmp T_52.11;
T_52.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d6be80_0, 0;
    %load/vec4 v0x555558d6f670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.16, 4;
    %load/vec4 v0x555558d6fde0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.18, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d6bf40_0, 0;
    %jmp T_52.19;
T_52.18 ;
    %load/vec4 v0x555558d6fde0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555558d6fde0_0, 0;
    %load/vec4 v0x555558d6ed60_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555558d6ed60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d6bf40_0, 0;
T_52.19 ;
    %jmp T_52.17;
T_52.16 ;
    %load/vec4 v0x555558d6f670_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d6f670_0, 0;
T_52.17 ;
    %jmp T_52.11;
T_52.9 ;
    %load/vec4 v0x555558d6ee40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_52.20, 4;
    %load/vec4 v0x555558d6ee40_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d6ee40_0, 0;
T_52.20 ;
    %jmp T_52.11;
T_52.11 ;
    %pop/vec4 1;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x555558d6acd0;
T_53 ;
    %wait E_0x555558ab21a0;
    %load/vec4 v0x555558d55520_0;
    %dup/vec4;
    %pushi/vec4 300, 0, 16;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 600, 0, 16;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %pushi/vec4 180, 0, 16;
    %store/vec4 v0x555558d68440_0, 0, 16;
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x555558d68520_0, 0, 16;
    %pushi/vec4 360, 0, 16;
    %store/vec4 v0x555558d678f0_0, 0, 16;
    %pushi/vec4 120, 0, 16;
    %store/vec4 v0x555558d679d0_0, 0, 16;
    %pushi/vec4 18000, 0, 16;
    %store/vec4 v0x555558d568b0_0, 0, 16;
    %jmp T_53.3;
T_53.0 ;
    %pushi/vec4 90, 0, 16;
    %store/vec4 v0x555558d68440_0, 0, 16;
    %pushi/vec4 150, 0, 16;
    %store/vec4 v0x555558d68520_0, 0, 16;
    %pushi/vec4 180, 0, 16;
    %store/vec4 v0x555558d678f0_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x555558d679d0_0, 0, 16;
    %pushi/vec4 9000, 0, 16;
    %store/vec4 v0x555558d568b0_0, 0, 16;
    %jmp T_53.3;
T_53.1 ;
    %pushi/vec4 45, 0, 16;
    %store/vec4 v0x555558d68440_0, 0, 16;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x555558d68520_0, 0, 16;
    %pushi/vec4 90, 0, 16;
    %store/vec4 v0x555558d678f0_0, 0, 16;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x555558d679d0_0, 0, 16;
    %pushi/vec4 4500, 0, 16;
    %store/vec4 v0x555558d568b0_0, 0, 16;
    %jmp T_53.3;
T_53.3 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x555558d6acd0;
T_54 ;
    %wait E_0x555558a7a990;
    %load/vec4 v0x555558d54580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d68cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555558d5a110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d58030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d68c00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d58110_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x555558d54620_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_54.5, 10;
    %load/vec4 v0x555558d68cc0_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_54.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.4, 9;
    %load/vec4 v0x555558d58110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_54.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x555558d555e0_0;
    %assign/vec4 v0x555558d58030_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x555558d5a110_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d68cc0_0, 0;
    %load/vec4 v0x555558d568b0_0;
    %assign/vec4 v0x555558d58110_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x555558d68cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d68cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d68c00_0, 0;
    %jmp T_54.11;
T_54.6 ;
    %load/vec4 v0x555558d58030_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.12, 8;
    %load/vec4 v0x555558d678f0_0;
    %subi 7, 0, 16;
    %assign/vec4 v0x555558d58460_0, 0;
    %load/vec4 v0x555558d679d0_0;
    %addi 7, 0, 16;
    %assign/vec4 v0x555558d58540_0, 0;
    %jmp T_54.13;
T_54.12 ;
    %load/vec4 v0x555558d68440_0;
    %subi 7, 0, 16;
    %assign/vec4 v0x555558d58460_0, 0;
    %load/vec4 v0x555558d68520_0;
    %addi 7, 0, 16;
    %assign/vec4 v0x555558d58540_0, 0;
T_54.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555558d68cc0_0, 0;
    %jmp T_54.11;
T_54.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d68c00_0, 0;
    %load/vec4 v0x555558d58460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555558d68cc0_0, 0;
    %jmp T_54.15;
T_54.14 ;
    %load/vec4 v0x555558d58460_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d58460_0, 0;
T_54.15 ;
    %jmp T_54.11;
T_54.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d68c00_0, 0;
    %load/vec4 v0x555558d58540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.16, 4;
    %load/vec4 v0x555558d5a110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.18, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d68cc0_0, 0;
    %jmp T_54.19;
T_54.18 ;
    %load/vec4 v0x555558d5a110_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555558d5a110_0, 0;
    %load/vec4 v0x555558d58030_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555558d58030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d68cc0_0, 0;
T_54.19 ;
    %jmp T_54.17;
T_54.16 ;
    %load/vec4 v0x555558d58540_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d58540_0, 0;
T_54.17 ;
    %jmp T_54.11;
T_54.9 ;
    %load/vec4 v0x555558d58110_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_54.20, 4;
    %load/vec4 v0x555558d58110_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d58110_0, 0;
T_54.20 ;
    %jmp T_54.11;
T_54.11 ;
    %pop/vec4 1;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x555558d674c0;
T_55 ;
    %wait E_0x555558ab21a0;
    %load/vec4 v0x555558d63330_0;
    %dup/vec4;
    %pushi/vec4 300, 0, 16;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 600, 0, 16;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %pushi/vec4 180, 0, 16;
    %store/vec4 v0x555558d617c0_0, 0, 16;
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x555558d618a0_0, 0, 16;
    %pushi/vec4 360, 0, 16;
    %store/vec4 v0x555558d60fa0_0, 0, 16;
    %pushi/vec4 120, 0, 16;
    %store/vec4 v0x555558d61080_0, 0, 16;
    %pushi/vec4 18000, 0, 16;
    %store/vec4 v0x555558d63e80_0, 0, 16;
    %jmp T_55.3;
T_55.0 ;
    %pushi/vec4 90, 0, 16;
    %store/vec4 v0x555558d617c0_0, 0, 16;
    %pushi/vec4 150, 0, 16;
    %store/vec4 v0x555558d618a0_0, 0, 16;
    %pushi/vec4 180, 0, 16;
    %store/vec4 v0x555558d60fa0_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x555558d61080_0, 0, 16;
    %pushi/vec4 9000, 0, 16;
    %store/vec4 v0x555558d63e80_0, 0, 16;
    %jmp T_55.3;
T_55.1 ;
    %pushi/vec4 45, 0, 16;
    %store/vec4 v0x555558d617c0_0, 0, 16;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x555558d618a0_0, 0, 16;
    %pushi/vec4 90, 0, 16;
    %store/vec4 v0x555558d60fa0_0, 0, 16;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x555558d61080_0, 0, 16;
    %pushi/vec4 4500, 0, 16;
    %store/vec4 v0x555558d63e80_0, 0, 16;
    %jmp T_55.3;
T_55.3 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x555558d674c0;
T_56 ;
    %wait E_0x555558a7a990;
    %load/vec4 v0x555558d62f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d61cb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555558d656a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d64640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d61bf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d64720_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x555558d62fa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_56.5, 10;
    %load/vec4 v0x555558d61cb0_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_56.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_56.4, 9;
    %load/vec4 v0x555558d64720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_56.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x555558d633f0_0;
    %assign/vec4 v0x555558d64640_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x555558d656a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d61cb0_0, 0;
    %load/vec4 v0x555558d63e80_0;
    %assign/vec4 v0x555558d64720_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x555558d61cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d61cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d61bf0_0, 0;
    %jmp T_56.11;
T_56.6 ;
    %load/vec4 v0x555558d64640_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.12, 8;
    %load/vec4 v0x555558d60fa0_0;
    %subi 7, 0, 16;
    %assign/vec4 v0x555558d64a70_0, 0;
    %load/vec4 v0x555558d61080_0;
    %addi 7, 0, 16;
    %assign/vec4 v0x555558d64b50_0, 0;
    %jmp T_56.13;
T_56.12 ;
    %load/vec4 v0x555558d617c0_0;
    %subi 7, 0, 16;
    %assign/vec4 v0x555558d64a70_0, 0;
    %load/vec4 v0x555558d618a0_0;
    %addi 7, 0, 16;
    %assign/vec4 v0x555558d64b50_0, 0;
T_56.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555558d61cb0_0, 0;
    %jmp T_56.11;
T_56.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d61bf0_0, 0;
    %load/vec4 v0x555558d64a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555558d61cb0_0, 0;
    %jmp T_56.15;
T_56.14 ;
    %load/vec4 v0x555558d64a70_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d64a70_0, 0;
T_56.15 ;
    %jmp T_56.11;
T_56.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d61bf0_0, 0;
    %load/vec4 v0x555558d64b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.16, 4;
    %load/vec4 v0x555558d656a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.18, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555558d61cb0_0, 0;
    %jmp T_56.19;
T_56.18 ;
    %load/vec4 v0x555558d656a0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555558d656a0_0, 0;
    %load/vec4 v0x555558d64640_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555558d64640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555558d61cb0_0, 0;
T_56.19 ;
    %jmp T_56.17;
T_56.16 ;
    %load/vec4 v0x555558d64b50_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d64b50_0, 0;
T_56.17 ;
    %jmp T_56.11;
T_56.9 ;
    %load/vec4 v0x555558d64720_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_56.20, 4;
    %load/vec4 v0x555558d64720_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555558d64720_0, 0;
T_56.20 ;
    %jmp T_56.11;
T_56.11 ;
    %pop/vec4 1;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x555558da7f10;
T_57 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558de1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558df7ee0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x555558df08d0_0;
    %load/vec4 v0x555558b1e2d0_0;
    %and;
    %load/vec4 v0x555558df7ee0_0;
    %inv;
    %and;
    %assign/vec4 v0x555558df7ee0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555558da7f10;
T_58 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558de1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d2ec40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d339d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d3c1b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555558d518c0_0, 0;
    %pushi/vec4 150, 0, 16;
    %assign/vec4 v0x555558a9fc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d2d870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d7eac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d53050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d50d90_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d2d870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d7eac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d53050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555558d50d90_0, 0;
    %load/vec4 v0x555558da7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x555558de9180_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x555558a9fc70_0, 0;
T_58.2 ;
    %load/vec4 v0x555558d2d7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x555558de9180_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x555558d2ec40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d2d870_0, 0;
T_58.4 ;
    %load/vec4 v0x555558d33aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0x555558de9180_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x555558d339d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d7eac0_0, 0;
T_58.6 ;
    %load/vec4 v0x555558d52fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0x555558de9180_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x555558d3c1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d53050_0, 0;
T_58.8 ;
    %load/vec4 v0x555558d51990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0x555558de9180_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x555558d518c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555558d50d90_0, 0;
T_58.10 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555558da7f10;
T_59 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558de1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555558de9240_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x555558d9afc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555558de9240_0, 0;
    %jmp T_59.9;
T_59.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558d2ec40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558de9240_0, 0;
    %jmp T_59.9;
T_59.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558d339d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558de9240_0, 0;
    %jmp T_59.9;
T_59.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558d3c1b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558de9240_0, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558d518c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558de9240_0, 0;
    %jmp T_59.9;
T_59.6 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x555558d524c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555558d3c0e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555558d34290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555558d2eba0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558de9240_0, 0;
    %jmp T_59.9;
T_59.7 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555558a9fc70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555558de9240_0, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x555558d8d430;
T_60 ;
    %wait E_0x555558c77160;
    %load/vec4 v0x555558e33490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0x555558e322f0_0;
    %and;
T_60.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %vpi_call/w 4 383 "$display", "WB_MASTER: adr=%08x dat=%08x we=%b sel=%b stb=%b cyc=%b", v0x555558e32200_0, v0x555558e323e0_0, v0x555558e33780_0, v0x555558e33380_0, v0x555558e33490_0, v0x555558e322f0_0 {0 0 0};
    %load/vec4 v0x555558e33c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.3, 8;
    %vpi_call/w 4 384 "$display", "  MUX->SLAVE0 (LED): adr=%08x dat=%08x we=%b sel=%b stb=%b cyc=%b ack=%b", v0x555558e33870_0, v0x555558e33a70_0, v0x555558e33d80_0, v0x555558e33b80_0, v0x555558e33c90_0, v0x555558e33980_0, v0x555558e32920_0 {0 0 0};
T_60.3 ;
    %load/vec4 v0x555558e341d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.5, 8;
    %vpi_call/w 4 385 "$display", "  MUX->SLAVE1 (PWM): adr=%08x dat=%08x we=%b sel=%b stb=%b cyc=%b ack=%b", v0x555558e33e70_0, v0x555558e34020_0, v0x555558e342c0_0, v0x555558e34110_0, v0x555558e341d0_0, v0x555558e33f30_0, v0x555558e330c0_0 {0 0 0};
T_60.5 ;
    %load/vec4 v0x555558e347b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.7, 8;
    %vpi_call/w 4 386 "$display", "  MUX->SLAVE2 (DSHOT): adr=%08x dat=%08x we=%b sel=%b stb=%b cyc=%b ack=%b", v0x555558e343b0_0, v0x555558e34590_0, v0x555558e348a0_0, v0x555558e346a0_0, v0x555558e347b0_0, v0x555558e344a0_0, v0x555558e325b0_0 {0 0 0};
T_60.7 ;
    %load/vec4 v0x555558e34db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.9, 8;
    %vpi_call/w 4 387 "$display", "  MUX->SLAVE3 (MUXREG): adr=%08x dat=%08x we=%b sel=%b stb=%b cyc=%b ack=%b", v0x555558e34990_0, v0x555558e34b90_0, v0x555558e34ea0_0, v0x555558e34ca0_0, v0x555558e34db0_0, v0x555558e34aa0_0, v0x555558e32c40_0 {0 0 0};
T_60.9 ;
    %load/vec4 v0x555558e353b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.11, 8;
    %vpi_call/w 4 388 "$display", "  MUX->SLAVE4 (NEOPX): adr=%08x dat=%08x we=%b sel=%b stb=%b cyc=%b ack=%b", v0x555558e34f90_0, v0x555558e35190_0, v0x555558e354a0_0, v0x555558e352a0_0, v0x555558e353b0_0, v0x555558e350a0_0, v0x555558e32ec0_0 {0 0 0};
T_60.11 ;
    %load/vec4 v0x555558e35960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.13, 8;
    %vpi_call/w 4 389 "$display", "  MUX->SLAVE5 (VER):   adr=%08x dat=%08x we=%b sel=%b stb=%b cyc=%b ack=%b rdat=%08x", v0x555558e35590_0, v0x555558e35790_0, v0x555558e36210_0, v0x555558e358a0_0, v0x555558e35960_0, v0x555558e356a0_0, v0x555558e33580_0, v0x555558e33670_0 {0 0 0};
T_60.13 ;
    %load/vec4 v0x555558e341d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.15, 8;
    %vpi_call/w 4 390 "$display", "  MUX->SLAVE1 (PWM):   adr=%08x dat=%08x we=%b sel=%b stb=%b cyc=%b ack=%b rdat=%08x", v0x555558e33e70_0, v0x555558e34020_0, v0x555558e342c0_0, v0x555558e34110_0, v0x555558e341d0_0, v0x555558e33f30_0, v0x555558e330c0_0, v0x555558e331b0_0 {0 0 0};
T_60.15 ;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x555558d2cf60;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e38110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e38020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e38970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e38b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e38830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37de0_0, 0, 1;
    %end;
    .thread T_61, $init;
    .scope S_0x555558d2cf60;
T_62 ;
    %delay 7000, 0;
    %load/vec4 v0x555558e38110_0;
    %inv;
    %store/vec4 v0x555558e38110_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x555558d2cf60;
T_63 ;
    %vpi_call/w 3 138 "$dumpfile", "tb_design.vcd" {0 0 0};
    %vpi_call/w 3 139 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555558d2cf60 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e37f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37ec0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e37ec0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37f80_0, 0, 1;
    %fork t_1, S_0x555558d2cf60;
    %join/detach 1;
    %jmp t_0;
t_1 ;
    %fork TD_design_tb.monitor_dshot, S_0x555558e364e0;
    %join;
    %end;
    .scope S_0x555558d2cf60;
t_0 ;
    %vpi_call/w 3 153 "$display", "\012[TEST 1] LED Controller" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e376d0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x555558e37d00_0, 0, 32;
    %fork TD_design_tb.spi_wb_transaction, S_0x555558e374f0;
    %join;
    %load/vec4 v0x555558e37a10_0;
    %store/vec4 v0x555558e38bf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e37950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e376d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e37d00_0, 0, 32;
    %fork TD_design_tb.spi_wb_transaction, S_0x555558e374f0;
    %join;
    %load/vec4 v0x555558e37a10_0;
    %store/vec4 v0x555558e388d0_0, 0, 32;
    %load/vec4 v0x555558e388d0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_63.0, 4;
    %vpi_call/w 3 158 "$display", "SUCCESS: LED Readback correct" {0 0 0};
    %jmp T_63.1;
T_63.0 ;
    %vpi_call/w 3 159 "$display", "FAILURE: LED Readback 0x%x (!= 0xF)", &PV<v0x555558e388d0_0, 0, 4> {0 0 0};
T_63.1 ;
    %vpi_call/w 3 162 "$display", "\012[TEST 2] Mux Switch to DSHOT" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37950_0, 0, 1;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x555558e376d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555558e37d00_0, 0, 32;
    %fork TD_design_tb.spi_wb_transaction, S_0x555558e374f0;
    %join;
    %load/vec4 v0x555558e37a10_0;
    %store/vec4 v0x555558e38bf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e37950_0, 0, 1;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x555558e376d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e37d00_0, 0, 32;
    %fork TD_design_tb.spi_wb_transaction, S_0x555558e374f0;
    %join;
    %load/vec4 v0x555558e37a10_0;
    %store/vec4 v0x555558e388d0_0, 0, 32;
    %vpi_call/w 3 165 "$display", "Readback Mux register: 0x%08x", v0x555558e388d0_0 {0 0 0};
    %vpi_call/w 3 168 "$display", "\012[TEST 3] DSHOT Motor 1 Output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37950_0, 0, 1;
    %pushi/vec4 768, 0, 32;
    %store/vec4 v0x555558e376d0_0, 0, 32;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0x555558e37d00_0, 0, 32;
    %fork TD_design_tb.spi_wb_transaction, S_0x555558e374f0;
    %join;
    %load/vec4 v0x555558e37a10_0;
    %store/vec4 v0x555558e38bf0_0, 0, 32;
    %delay 150000000, 0;
    %vpi_call/w 3 176 "$display", "\012[TEST 4] PWM Decoder Input" {0 0 0};
    %vpi_call/w 3 178 "$display", "Generating 1500us PWM pulse on CH0..." {0 0 0};
    %pushi/vec4 1500, 0, 32;
    %store/vec4 v0x555558e36440_0, 0, 32;
    %fork TD_design_tb.generate_pwm_pulse, S_0x555558e362b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e37950_0, 0, 1;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x555558e376d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e37d00_0, 0, 32;
    %fork TD_design_tb.spi_wb_transaction, S_0x555558e374f0;
    %join;
    %load/vec4 v0x555558e37a10_0;
    %store/vec4 v0x555558e388d0_0, 0, 32;
    %vpi_call/w 3 183 "$display", "Readback PWM Ch0: %d (Expected ~1500)", v0x555558e388d0_0 {0 0 0};
    %load/vec4 v0x555558e388d0_0;
    %cmpi/u 1450, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_63.4, 5;
    %load/vec4 v0x555558e388d0_0;
    %cmpi/u 1550, 0, 32;
    %flag_get/vec4 5;
    %and;
T_63.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %vpi_call/w 3 187 "$display", "SUCCESS: PWM Measurement is within standard range (1000-2000us)" {0 0 0};
    %jmp T_63.3;
T_63.2 ;
    %vpi_call/w 3 189 "$display", "FAILURE: PWM Measurement out of range" {0 0 0};
    %vpi_call/w 3 190 "$display", "Debug: %x", v0x555558e388d0_0 {0 0 0};
T_63.3 ;
    %vpi_call/w 3 194 "$display", "\012[TEST 5] Version Module Readback" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555558e37950_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555558e376d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555558e37d00_0, 0, 32;
    %fork TD_design_tb.spi_wb_transaction, S_0x555558e374f0;
    %join;
    %load/vec4 v0x555558e37a10_0;
    %store/vec4 v0x555558e388d0_0, 0, 32;
    %load/vec4 v0x555558e388d0_0;
    %cmpi/e 3735928559, 0, 32;
    %jmp/0xz  T_63.5, 4;
    %vpi_call/w 3 198 "$display", "SUCCESS: Version Readback 0xDEADBEEF" {0 0 0};
    %jmp T_63.6;
T_63.5 ;
    %vpi_call/w 3 200 "$display", "FAILURE: Version Readback 0x%x != 0xDEADBEEF", v0x555558e388d0_0 {0 0 0};
T_63.6 ;
    %vpi_call/w 3 203 "$display", "\012[TEST 6] NeoPixel Controller (Address 0x0500)" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37950_0, 0, 1;
    %pushi/vec4 1280, 0, 32;
    %store/vec4 v0x555558e376d0_0, 0, 32;
    %pushi/vec4 11189196, 0, 32;
    %store/vec4 v0x555558e37d00_0, 0, 32;
    %fork TD_design_tb.spi_wb_transaction, S_0x555558e374f0;
    %join;
    %load/vec4 v0x555558e37a10_0;
    %store/vec4 v0x555558e38bf0_0, 0, 32;
    %vpi_call/w 3 209 "$display", "Monitoring NeoPixel Output..." {0 0 0};
    %fork t_3, S_0x555558d2cf60;
    %fork t_4, S_0x555558d2cf60;
    %join;
    %join;
    %jmp t_2;
t_3 ;
    %fork TD_design_tb.monitor_neopixel, S_0x555558e368f0;
    %join;
    %load/vec4 v0x555558e36c70_0;
    %store/vec4 v0x555558e38790_0, 0, 32;
    %end;
t_4 ;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555558e37950_0, 0, 1;
    %pushi/vec4 1312, 0, 32;
    %store/vec4 v0x555558e376d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555558e37d00_0, 0, 32;
    %fork TD_design_tb.spi_wb_transaction, S_0x555558e374f0;
    %join;
    %load/vec4 v0x555558e37a10_0;
    %store/vec4 v0x555558e38bf0_0, 0, 32;
    %end;
    .scope S_0x555558d2cf60;
t_2 ;
    %load/vec4 v0x555558e38790_0;
    %cmpi/e 11189196, 0, 32;
    %jmp/0xz  T_63.7, 4;
    %vpi_call/w 3 221 "$display", "SUCCESS: NeoPixel Serial Output 0x%06x Matches", &PV<v0x555558e38790_0, 0, 24> {0 0 0};
    %jmp T_63.8;
T_63.7 ;
    %vpi_call/w 3 223 "$display", "FAILURE: NeoPixel Serial Output 0x%06x (Expected 0xAABBCC)", &PV<v0x555558e38790_0, 0, 24> {0 0 0};
T_63.8 ;
    %delay 5000000, 0;
    %vpi_call/w 3 227 "$display", "\012design_tb finished" {0 0 0};
    %vpi_call/w 3 228 "$finish" {0 0 0};
    %end;
    .thread T_63;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "tb/design_tb.sv";
    "src/coredesign.sv";
    "verilog-wishbone/rtl/axis_wb_master.v";
    "neoPXStrip/sendPx.v";
    "src/spi_axis_adapter.sv";
    "spiSlave/spi_slave.sv";
    "src/uart_passthrough_bridge.sv";
    "src/uart_rx.sv";
    "verilog-uart/rtl/uart_rx.v";
    "src/uart_tx.sv";
    "verilog-uart/rtl/uart_tx.v";
    "src/wb_dshot_controller.sv";
    "dshot/dshot_out.v";
    "src/wb_led_controller.sv";
    "src/wb_serial_dshot_mux.sv";
    "src/wb_mux_6.v";
    "neoPXStrip/wb_neoPx.v";
    "pwmDecoder/pwmdecoder_wb.v";
    "pwmDecoder/pwmdecoder.v";
    "version/wb_version.sv";
