
---------- Begin Simulation Statistics ----------
final_tick                                85314716500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 133102                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691640                       # Number of bytes of host memory used
host_op_rate                                   133363                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   751.30                       # Real time elapsed on the host
host_tick_rate                              113555669                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085315                       # Number of seconds simulated
sim_ticks                                 85314716500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694552                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095414                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101834                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727737                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477821                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65338                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.706294                       # CPI: cycles per instruction
system.cpu.discardedOps                        190713                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610099                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402362                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001437                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37739672                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.586065                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        170629433                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132889761                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          239                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          470                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750686                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            470                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64878                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111090                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56790                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136116                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64878                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19973376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19973376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200994                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082720750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           855012500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            534513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       907874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          135038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341308                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533766                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2624711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2626507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    106998912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107066048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168350                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7109760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1044172                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000680                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026067                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1043462     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    710      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1044172                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1672429000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1312612996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   79                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               674744                       # number of demand (read+write) hits
system.l2.demand_hits::total                   674823                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  79                       # number of overall hits
system.l2.overall_hits::.cpu.data              674744                       # number of overall hits
system.l2.overall_hits::total                  674823                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200331                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200999                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            200331                       # number of overall misses
system.l2.overall_misses::total                200999                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52170500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16915934500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16968105000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52170500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16915934500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16968105000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875075                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875822                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875075                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875822                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.894244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.228930                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.229498                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.894244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.228930                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.229498                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78099.550898                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84439.924425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84418.852830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78099.550898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84439.924425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84418.852830                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111090                       # number of writebacks
system.l2.writebacks::total                    111090                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14912430500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14957921000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14912430500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14957921000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.228926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.229493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.228926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.229493                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68099.550898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74440.442377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74419.368641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68099.550898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74440.442377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74419.368641                       # average overall mshr miss latency
system.l2.replacements                         168350                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       796784                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           796784                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       796784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       796784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            205192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205192                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136117                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11793701500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11793701500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.398809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86643.854184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86643.854184                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10432541500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10432541500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.398809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76643.927650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76643.927650                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52170500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52170500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.894244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78099.550898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78099.550898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68099.550898                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68099.550898                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        469552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            469552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5122233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5122233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.120304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.120304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79768.165821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79768.165821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4479889000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4479889000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.120296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.120296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69769.334995                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69769.334995                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31920.291107                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201118                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.703557                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.631304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.924509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31794.735295                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974130                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15859                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14204694                       # Number of tag accesses
system.l2.tags.data_accesses                 14204694                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12820864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12863616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7109760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7109760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111090                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111090                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            501109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         150277285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             150778395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       501109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           501109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83335681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83335681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83335681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           501109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        150277285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            234114076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003089796500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6648                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6648                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              524462                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104565                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111090                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111090                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6968                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2897404000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6665460250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14417.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33167.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137714                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69665                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111090                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.835485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.391346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.125215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69457     66.38%     66.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13967     13.35%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2281      2.18%     81.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1596      1.53%     83.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10349      9.89%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          594      0.57%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          367      0.35%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          352      0.34%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5678      5.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104641                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.227437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.763193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.298432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6480     97.47%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           39      0.59%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          126      1.90%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6648                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.706227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.677278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4379     65.87%     65.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.44%     66.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2064     31.05%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.53%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6648                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7108032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12863616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7109760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       150.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    150.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85314681000                       # Total gap between requests
system.mem_ctrls.avgGap                     273370.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12818880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7108032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 501109.325024833204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 150254030.323127210140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83315426.594660252333                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111090                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18121000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6647339250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2019463224750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27127.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33182.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18178622.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            371758380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            197586675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716863140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287705520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6734610480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21819727680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14386344000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44514595875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.769253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37175040750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2848820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45290855750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            375421200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199525920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           718012680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292043340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6734610480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22174375980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14087692800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44581682400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.555594                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36395768250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2848820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  46070128250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85314716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662870                       # number of overall hits
system.cpu.icache.overall_hits::total         9662870                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54888000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54888000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54888000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54888000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663617                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663617                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663617                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663617                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73477.911647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73477.911647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73477.911647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73477.911647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54141000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54141000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72477.911647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72477.911647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72477.911647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72477.911647                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662870                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54888000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54888000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73477.911647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73477.911647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72477.911647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72477.911647                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.115794                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663617                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.568942                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.115794                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327981                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327981                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51144792                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51144792                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51145265                       # number of overall hits
system.cpu.dcache.overall_hits::total        51145265                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       926504                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         926504                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       934446                       # number of overall misses
system.cpu.dcache.overall_misses::total        934446                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27084702000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27084702000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27084702000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27084702000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071296                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071296                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079711                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079711                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017943                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017943                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29233.227272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29233.227272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28984.769585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28984.769585                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       204165                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3752                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.414979                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       796784                       # number of writebacks
system.cpu.dcache.writebacks::total            796784                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59366                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59366                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59366                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875075                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24646895000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24646895000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25322079999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25322079999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016803                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28423.267115                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28423.267115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28937.039681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28937.039681                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874562                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40594778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40594778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10735010000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10735010000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012802                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012802                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20392.597504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20392.597504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          588                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          588                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       525829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       525829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10184406000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10184406000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19368.285127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19368.285127                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10550014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10550014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       400087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       400087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16349692000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16349692000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40865.341788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40865.341788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14462489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14462489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42373.594016                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42373.594016                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8415                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8415                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943791                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943791                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    675184999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    675184999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943197                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943197                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85068.035656                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85068.035656                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.634450                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875074                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.446875                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.634450                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105034648                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105034648                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85314716500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
