---
layout: page
permalink: /products/design_and_evaluation_tools
---

<div>
<content>
</content>
</div>
<div>
<content>
</content>
</div>

To provide efficient evaluation for AES simulation/measurement, we offer an user-friendly <u>SCA
Evaluation Tool</u> so that the AES designers could improve the security level of their designs.

<div class="container">
    <div class="row">

        <div class="col">

<h3 id="key-features">Key features</h3>
<ul>
  <li>Applicable to simulation and/or measurement evaluations</li>
  <li>Built-in attacking points (all rounds for AES)</li>
  <li>Built-in power/attacking models (HW/HD, DPA)</li>
  <li>2 nd order SCA possible</li>
  <li>Resynchronization possible</li>
  <li>Easy of configuration</li>
  <li>GUI based - simple</li>
</ul>

        </div>
        <div class="col-sm-auto">
        <img class="mx-auto d-block" src="/assets/products/tools/image--004.png" style="width:150px;height:150px;">
        </div>

    </div>

</div>
<br>
<br>

To mitigate the Reverse Engineering on ASICs, we offer <u>Camouflage Design/Analysis Tool</u> to
provide camouflage cells replacement in netlist level and to analyse the security level of
camouflaged netlist.

<div class="container">
    <div class="row">

        <div class="col">

<h3 id="key-features">Key features</h3>

<ul>
  <li>Easy to use steps-by-steps flow</li>
  <li>Invulnerable against extraction of IC netlist</li>
  <li>User-friendly GUI</li>
  <li>Options for power/area/speed trade-offs</li>
  <li>Comprehensive analysis report</li>
  <li>After-sale support</li>
</ul>

        </div>
        <div class="col-sm-auto">
        <img class="mx-auto d-block" src="/assets/products/security_ip/image--003.png" style="width:150px;height:150px;">
        </div>

    </div>

</div>

<br>
<br>

To provide the design solution for asynchronous-logic in netlist level, we offer <u>Asynchronous-
logic Design Tool</u> with high compatibility of standard design flow.

<div class="container">
    <div class="row">

        <div class="col">

<h3 id="key-features">Key features</h3>

<ul>
  <li>Self-timed operation</li>
  <li>Applicable to FPGA/ASIC</li>
  <li>User-friendly GUI</li>
  <li>Optimization for power/area/speed</li>
  <li>Compatible with standard EDA tools</li>
</ul>

        </div>
        <div class="col-sm-auto">
          <img class="mx-auto d-block image" src="/assets/home/asynchronous_logic.png" style="width:150px;height:150px;transform:rotate(180deg);">
        </div>

    </div>

</div>
