Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Aug 17 06:13:03 2023
| Host         : binhkieudo-hotswap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_artya7_timing_summary_routed.rpt -pb top_artya7_timing_summary_routed.pb -rpx top_artya7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_artya7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.460        0.000                      0                 2002        0.105        0.000                      0                 2002        4.020        0.000                       0                   759  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.460        0.000                      0                 1966        0.105        0.000                      0                 1966        4.020        0.000                       0                   759  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.043        0.000                      0                   36        1.505        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.566ns (23.359%)  route 5.138ns (76.641%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.635     5.187    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.419     5.606 r  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.023     6.629    u0/cpu/cpu/state/Q[0]
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.299     6.928 r  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=15, routed)          0.870     7.798    u0/cpu/cpu/state/cnt_en
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.154     7.952 r  u0/cpu/cpu/state/o_wb_cpu_ack_i_3/O
                         net (fo=6, routed)           0.781     8.733    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.327     9.060 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=2, routed)           0.555     9.615    u0/cpu/cpu/bufreg/data_reg[17]_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.739 f  u0/cpu/cpu/bufreg/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.465    10.204    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X60Y32         LUT4 (Prop_lut4_I0_O)        0.124    10.328 f  u0/cpu/cpu/bufreg/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.707    11.035    u0/cpu/cpu/bufreg/mem_reg_0_i_14_n_0
    SLICE_X59Y35         LUT5 (Prop_lut5_I4_O)        0.119    11.154 r  u0/cpu/cpu/bufreg/mem_reg_1_i_1/O
                         net (fo=1, routed)           0.737    11.891    u0/ram/p_0_in[3]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.496    14.867    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.259    15.126    
                         clock uncertainty           -0.035    15.091    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.740    14.351    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 1.571ns (23.893%)  route 5.004ns (76.107%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.635     5.187    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.419     5.606 r  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.023     6.629    u0/cpu/cpu/state/Q[0]
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.299     6.928 r  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=15, routed)          0.870     7.798    u0/cpu/cpu/state/cnt_en
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.154     7.952 r  u0/cpu/cpu/state/o_wb_cpu_ack_i_3/O
                         net (fo=6, routed)           0.781     8.733    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.327     9.060 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=2, routed)           0.555     9.615    u0/cpu/cpu/bufreg/data_reg[17]_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.739 f  u0/cpu/cpu/bufreg/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.465    10.204    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X60Y32         LUT4 (Prop_lut4_I0_O)        0.124    10.328 f  u0/cpu/cpu/bufreg/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.707    11.035    u0/cpu/cpu/bufreg/mem_reg_0_i_14_n_0
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124    11.159 r  u0/cpu/cpu/bufreg/mem_reg_1_i_2/O
                         net (fo=1, routed)           0.603    11.762    u0/ram/p_0_in[2]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.496    14.867    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.259    15.126    
                         clock uncertainty           -0.035    15.091    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.559    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.564ns (25.183%)  route 4.647ns (74.817%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.635     5.187    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.419     5.606 r  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.023     6.629    u0/cpu/cpu/state/Q[0]
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.299     6.928 r  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=15, routed)          0.870     7.798    u0/cpu/cpu/state/cnt_en
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.154     7.952 r  u0/cpu/cpu/state/o_wb_cpu_ack_i_3/O
                         net (fo=6, routed)           0.781     8.733    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.327     9.060 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=2, routed)           0.555     9.615    u0/cpu/cpu/bufreg/data_reg[17]_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.739 f  u0/cpu/cpu/bufreg/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.465    10.204    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X60Y32         LUT4 (Prop_lut4_I0_O)        0.124    10.328 f  u0/cpu/cpu/bufreg/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.294    10.622    u0/cpu/cpu/bufreg/mem_reg_0_i_14_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I4_O)        0.117    10.739 r  u0/cpu/cpu/bufreg/mem_reg_0_i_12/O
                         net (fo=1, routed)           0.659    11.397    u0/ram/p_0_in[1]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.492    14.863    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.259    15.122    
                         clock uncertainty           -0.035    15.087    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.739    14.348    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 1.571ns (25.490%)  route 4.592ns (74.510%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.635     5.187    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.419     5.606 r  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.023     6.629    u0/cpu/cpu/state/Q[0]
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.299     6.928 r  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=15, routed)          0.870     7.798    u0/cpu/cpu/state/cnt_en
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.154     7.952 r  u0/cpu/cpu/state/o_wb_cpu_ack_i_3/O
                         net (fo=6, routed)           0.781     8.733    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.327     9.060 f  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=2, routed)           0.555     9.615    u0/cpu/cpu/bufreg/data_reg[17]_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.739 f  u0/cpu/cpu/bufreg/o_wb_ack_i_2/O
                         net (fo=2, routed)           0.465    10.204    u0/cpu/cpu/bufreg/data_reg[31]_1
    SLICE_X60Y32         LUT4 (Prop_lut4_I0_O)        0.124    10.328 f  u0/cpu/cpu/bufreg/mem_reg_0_i_14/O
                         net (fo=4, routed)           0.294    10.622    u0/cpu/cpu/bufreg/mem_reg_0_i_14_n_0
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.124    10.746 r  u0/cpu/cpu/bufreg/mem_reg_0_i_13/O
                         net (fo=1, routed)           0.604    11.350    u0/ram/p_0_in[0]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.492    14.863    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.259    15.122    
                         clock uncertainty           -0.035    15.087    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.555    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/opcode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/cpu/alu/cmp_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.722ns (26.055%)  route 4.887ns (73.945%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.631     5.183    u0/cpu/cpu/decode/i_clk_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  u0/cpu/cpu/decode/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.518     5.701 f  u0/cpu/cpu/decode/opcode_reg[4]/Q
                         net (fo=33, routed)          1.467     7.168    u0/cpu/cpu/decode/opcode_reg[4]_0[2]
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.150     7.318 r  u0/cpu/cpu/decode/imm19_12_20[8]_i_5/O
                         net (fo=4, routed)           0.865     8.183    u0/cpu/cpu/decode/imm19_12_20[8]_i_5_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.328     8.511 r  u0/cpu/cpu/decode/c_r_i_4/O
                         net (fo=4, routed)           0.591     9.102    u0/cpu/rf_ram/dat_reg[31]_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.226 r  u0/cpu/rf_ram/dat[31]_i_4/O
                         net (fo=8, routed)           1.219    10.445    u0/cpu/cpu/decode/wdata0_r_reg[7]_1
    SLICE_X61Y36         LUT5 (Prop_lut5_I3_O)        0.152    10.597 r  u0/cpu/cpu/decode/o_ctrl_jump_i_4/O
                         net (fo=1, routed)           0.430    11.027    u0/cpu/cpu/decode/o_ctrl_jump_i_4_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.353 r  u0/cpu/cpu/decode/o_ctrl_jump_i_2/O
                         net (fo=2, routed)           0.315    11.668    u0/cpu/cpu/state/alu_cmp
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.792 r  u0/cpu/cpu/state/cmp_r_i_1/O
                         net (fo=1, routed)           0.000    11.792    u0/cpu/cpu/alu/cmp_r_reg_2
    SLICE_X65Y35         FDRE                                         r  u0/cpu/cpu/alu/cmp_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.517    14.889    u0/cpu/cpu/alu/i_clk_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  u0/cpu/cpu/alu/cmp_r_reg/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)        0.029    15.141    u0/cpu/cpu/alu/cmp_r_reg
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/decode/opcode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/cpu/state/o_ctrl_jump_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.722ns (26.083%)  route 4.880ns (73.917%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.631     5.183    u0/cpu/cpu/decode/i_clk_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  u0/cpu/cpu/decode/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.518     5.701 f  u0/cpu/cpu/decode/opcode_reg[4]/Q
                         net (fo=33, routed)          1.467     7.168    u0/cpu/cpu/decode/opcode_reg[4]_0[2]
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.150     7.318 r  u0/cpu/cpu/decode/imm19_12_20[8]_i_5/O
                         net (fo=4, routed)           0.865     8.183    u0/cpu/cpu/decode/imm19_12_20[8]_i_5_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.328     8.511 r  u0/cpu/cpu/decode/c_r_i_4/O
                         net (fo=4, routed)           0.591     9.102    u0/cpu/rf_ram/dat_reg[31]_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.226 r  u0/cpu/rf_ram/dat[31]_i_4/O
                         net (fo=8, routed)           1.219    10.445    u0/cpu/cpu/decode/wdata0_r_reg[7]_1
    SLICE_X61Y36         LUT5 (Prop_lut5_I3_O)        0.152    10.597 r  u0/cpu/cpu/decode/o_ctrl_jump_i_4/O
                         net (fo=1, routed)           0.430    11.027    u0/cpu/cpu/decode/o_ctrl_jump_i_4_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.326    11.353 r  u0/cpu/cpu/decode/o_ctrl_jump_i_2/O
                         net (fo=2, routed)           0.308    11.661    u0/cpu/cpu/decode/alu_cmp
    SLICE_X63Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.785 r  u0/cpu/cpu/decode/o_ctrl_jump_i_1/O
                         net (fo=1, routed)           0.000    11.785    u0/cpu/cpu/state/o_ctrl_jump_reg_0
    SLICE_X63Y35         FDRE                                         r  u0/cpu/cpu/state/o_ctrl_jump_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.517    14.889    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  u0/cpu/cpu/state/o_ctrl_jump_reg/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)        0.029    15.141    u0/cpu/cpu/state/o_ctrl_jump_reg
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.447ns (23.113%)  route 4.813ns (76.887%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.635     5.187    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.419     5.606 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.023     6.629    u0/cpu/cpu/state/Q[0]
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.299     6.928 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=15, routed)          0.870     7.798    u0/cpu/cpu/state/cnt_en
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.154     7.952 f  u0/cpu/cpu/state/o_wb_cpu_ack_i_3/O
                         net (fo=6, routed)           0.781     8.733    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.327     9.060 r  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=2, routed)           0.456     9.516    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.640 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=7, routed)           0.756    10.396    u0/cpu/cpu/decode/o_sbus_rdt_reg[31]_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.520 r  u0/cpu/cpu/decode/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.927    11.447    u0/serv_dm/o_sbus_rdt_reg[31]_1[0]
    SLICE_X56Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.446    14.818    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[10]/C
                         clock pessimism              0.259    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X56Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.872    u0/serv_dm/o_sbus_rdt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.447ns (23.113%)  route 4.813ns (76.887%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.635     5.187    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.419     5.606 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.023     6.629    u0/cpu/cpu/state/Q[0]
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.299     6.928 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=15, routed)          0.870     7.798    u0/cpu/cpu/state/cnt_en
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.154     7.952 f  u0/cpu/cpu/state/o_wb_cpu_ack_i_3/O
                         net (fo=6, routed)           0.781     8.733    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.327     9.060 r  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=2, routed)           0.456     9.516    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.640 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=7, routed)           0.756    10.396    u0/cpu/cpu/decode/o_sbus_rdt_reg[31]_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.520 r  u0/cpu/cpu/decode/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.927    11.447    u0/serv_dm/o_sbus_rdt_reg[31]_1[0]
    SLICE_X56Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.446    14.818    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[12]/C
                         clock pessimism              0.259    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X56Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.872    u0/serv_dm/o_sbus_rdt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.447ns (23.113%)  route 4.813ns (76.887%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.635     5.187    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.419     5.606 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.023     6.629    u0/cpu/cpu/state/Q[0]
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.299     6.928 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=15, routed)          0.870     7.798    u0/cpu/cpu/state/cnt_en
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.154     7.952 f  u0/cpu/cpu/state/o_wb_cpu_ack_i_3/O
                         net (fo=6, routed)           0.781     8.733    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.327     9.060 r  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=2, routed)           0.456     9.516    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.640 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=7, routed)           0.756    10.396    u0/cpu/cpu/decode/o_sbus_rdt_reg[31]_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.520 r  u0/cpu/cpu/decode/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.927    11.447    u0/serv_dm/o_sbus_rdt_reg[31]_1[0]
    SLICE_X56Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.446    14.818    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[3]/C
                         clock pessimism              0.259    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X56Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.872    u0/serv_dm/o_sbus_rdt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.447ns (23.327%)  route 4.756ns (76.673%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.635     5.187    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.419     5.606 f  u0/cpu/cpu/state/o_cnt_r_reg[3]/Q
                         net (fo=11, routed)          1.023     6.629    u0/cpu/cpu/state/Q[0]
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.299     6.928 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=15, routed)          0.870     7.798    u0/cpu/cpu/state/cnt_en
    SLICE_X61Y33         LUT5 (Prop_lut5_I1_O)        0.154     7.952 f  u0/cpu/cpu/state/o_wb_cpu_ack_i_3/O
                         net (fo=6, routed)           0.781     8.733    u0/cpu/cpu/bufreg/o_gpio_reg
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.327     9.060 r  u0/cpu/cpu/bufreg/o_wb_ack_i_3/O
                         net (fo=2, routed)           0.456     9.516    u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.640 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_4/O
                         net (fo=7, routed)           0.756    10.396    u0/cpu/cpu/decode/o_sbus_rdt_reg[31]_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.520 r  u0/cpu/cpu/decode/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.870    11.390    u0/serv_dm/o_sbus_rdt_reg[31]_1[0]
    SLICE_X53Y36         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.450    14.822    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[19]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X53Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.840    u0/serv_dm/o_sbus_rdt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  3.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.469%)  route 0.199ns (58.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.478    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u0/cpu/cpu/bufreg2/dat_reg[24]/Q
                         net (fo=5, routed)           0.199     1.818    u0/ram/p_1_in[24]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.879     2.037    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.714    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_dmi_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dtm/dmi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u0/serv_dtm/tap_reg_dmi_reg[5]/Q
                         net (fo=2, routed)           0.063     1.676    u0/serv_dtm/tap_reg_dmi_reg_n_0_[5]
    SLICE_X52Y28         FDRE                                         r  u0/serv_dtm/dmi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.827     1.985    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  u0/serv_dtm/dmi_wdata_reg[3]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.076     1.560    u0/serv_dtm/dmi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.021%)  route 0.211ns (59.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.478    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u0/cpu/cpu/bufreg2/dat_reg[28]/Q
                         net (fo=4, routed)           0.211     1.831    u0/ram/p_1_in[28]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_1/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.879     2.037    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.714    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.390%)  route 0.192ns (57.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.561     1.474    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u0/cpu/cpu/bufreg2/dat_reg[8]/Q
                         net (fo=5, routed)           0.192     1.807    u0/ram/p_1_in[8]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/ram/mem_reg_0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.874     2.032    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.535    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.690    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u0/spi_inst0/r_TX_Bit_Count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Bit_Count_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.590     1.503    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y31         FDPE                                         r  u0/spi_inst0/r_TX_Bit_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.644 r  u0/spi_inst0/r_TX_Bit_Count_reg[0]/Q
                         net (fo=5, routed)           0.079     1.724    u0/spi_inst0/r_TX_Bit_Count[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  u0/spi_inst0/r_TX_Bit_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    u0/spi_inst0/r_TX_Bit_Count[2]_i_1_n_0
    SLICE_X64Y31         FDPE                                         r  u0/spi_inst0/r_TX_Bit_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.859     2.017    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y31         FDPE                                         r  u0/spi_inst0/r_TX_Bit_Count_reg[2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X64Y31         FDPE (Hold_fdpe_C_D)         0.120     1.636    u0/spi_inst0/r_TX_Bit_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u0/serv_dm/o_dmi_rsp_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dtm/dmi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.560     1.473    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  u0/serv_dm/o_dmi_rsp_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u0/serv_dm/o_dmi_rsp_data_reg[15]/Q
                         net (fo=1, routed)           0.054     1.668    u0/serv_dtm/dmi_rdata_reg[31]_0[15]
    SLICE_X49Y30         FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.828     1.986    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[15]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.047     1.533    u0/serv_dtm/dmi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u0/serv_dm/o_dmi_rsp_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dtm/dmi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.563     1.476    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  u0/serv_dm/o_dmi_rsp_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u0/serv_dm/o_dmi_rsp_data_reg[23]/Q
                         net (fo=1, routed)           0.058     1.676    u0/serv_dtm/dmi_rdata_reg[31]_0[23]
    SLICE_X48Y33         FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.831     1.989    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[23]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.046     1.535    u0/serv_dtm/dmi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_idcode_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dtm/tap_reg_idcode_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  u0/serv_dtm/tap_reg_idcode_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u0/serv_dtm/tap_reg_idcode_reg[13]/Q
                         net (fo=1, routed)           0.091     1.703    u0/serv_dtm/tap_reg_idcode_reg_n_0_[13]
    SLICE_X50Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.748 r  u0/serv_dtm/tap_reg_idcode[12]_i_1/O
                         net (fo=1, routed)           0.000     1.748    u0/serv_dtm/tap_reg_idcode[12]_i_1_n_0
    SLICE_X50Y21         FDRE                                         r  u0/serv_dtm/tap_reg_idcode_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.827     1.985    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  u0/serv_dtm/tap_reg_idcode_reg[12]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.121     1.605    u0/serv_dtm/tap_reg_idcode_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.205%)  route 0.248ns (63.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.565     1.478    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X55Y37         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u0/cpu/cpu/bufreg2/dat_reg[29]/Q
                         net (fo=4, routed)           0.248     1.868    u0/ram/p_1_in[29]
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.879     2.037    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.714    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/wdata0_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/wdata0_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.922%)  route 0.125ns (47.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.564     1.477    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u0/cpu/rf_ram_if/wdata0_r_reg[4]/Q
                         net (fo=2, routed)           0.125     1.744    u0/cpu/rf_ram_if/wdata0_r[4]
    SLICE_X50Y35         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.834     1.992    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  u0/cpu/rf_ram_if/wdata0_r_reg[3]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.076     1.589    u0/cpu/rf_ram_if/wdata0_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14    u0/cpu/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14    u0/cpu/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6     u0/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7     u0/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y27    r_rstn_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y27    r_rstn_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y27    r_rstn_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y27    r_rstn_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y35    u0/cpu/cpu/alu/add_cy_r_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y20    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y20    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y20    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y20    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y20    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y20    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y20    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y20    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27    r_rstn_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_SPI_Clk_Count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.606ns (9.553%)  route 5.737ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          1.443     7.007    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.150     7.157 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         4.294    11.451    u0/spi_inst0/wb_rst
    SLICE_X65Y31         FDCE                                         f  u0/spi_inst0/r_SPI_Clk_Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.512    14.884    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u0/spi_inst0/r_SPI_Clk_Count_reg[0]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.613    14.494    u0/spi_inst0/r_SPI_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_SPI_Clk_Count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.606ns (9.553%)  route 5.737ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          1.443     7.007    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.150     7.157 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         4.294    11.451    u0/spi_inst0/wb_rst
    SLICE_X65Y31         FDCE                                         f  u0/spi_inst0/r_SPI_Clk_Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.512    14.884    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u0/spi_inst0/r_SPI_Clk_Count_reg[1]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.613    14.494    u0/spi_inst0/r_SPI_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_SPI_Clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.606ns (9.553%)  route 5.737ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          1.443     7.007    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.150     7.157 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         4.294    11.451    u0/spi_inst0/wb_rst
    SLICE_X65Y31         FDCE                                         f  u0/spi_inst0/r_SPI_Clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.512    14.884    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u0/spi_inst0/r_SPI_Clk_reg/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.613    14.494    u0/spi_inst0/r_SPI_Clk_reg
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/o_SPI_Clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.606ns (9.553%)  route 5.737ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          1.443     7.007    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.150     7.157 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         4.294    11.451    u0/spi_inst0/wb_rst
    SLICE_X64Y31         FDCE                                         f  u0/spi_inst0/o_SPI_Clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.512    14.884    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y31         FDCE                                         r  u0/spi_inst0/o_SPI_Clk_reg/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y31         FDCE (Recov_fdce_C_CLR)     -0.569    14.538    u0/spi_inst0/o_SPI_Clk_reg
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Bit_Count_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.606ns (9.553%)  route 5.737ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          1.443     7.007    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.150     7.157 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         4.294    11.451    u0/spi_inst0/wb_rst
    SLICE_X64Y31         FDPE                                         f  u0/spi_inst0/r_TX_Bit_Count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.512    14.884    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y31         FDPE                                         r  u0/spi_inst0/r_TX_Bit_Count_reg[2]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y31         FDPE (Recov_fdpe_C_PRE)     -0.569    14.538    u0/spi_inst0/r_TX_Bit_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Bit_Count_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.606ns (9.553%)  route 5.737ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          1.443     7.007    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.150     7.157 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         4.294    11.451    u0/spi_inst0/wb_rst
    SLICE_X65Y31         FDPE                                         f  u0/spi_inst0/r_TX_Bit_Count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.512    14.884    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y31         FDPE                                         r  u0/spi_inst0/r_TX_Bit_Count_reg[0]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y31         FDPE (Recov_fdpe_C_PRE)     -0.567    14.540    u0/spi_inst0/r_TX_Bit_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Bit_Count_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.606ns (9.553%)  route 5.737ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          1.443     7.007    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.150     7.157 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         4.294    11.451    u0/spi_inst0/wb_rst
    SLICE_X65Y31         FDPE                                         f  u0/spi_inst0/r_TX_Bit_Count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.512    14.884    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y31         FDPE                                         r  u0/spi_inst0/r_TX_Bit_Count_reg[1]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y31         FDPE (Recov_fdpe_C_PRE)     -0.567    14.540    u0/spi_inst0/r_TX_Bit_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_DV_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.606ns (9.553%)  route 5.737ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          1.443     7.007    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.150     7.157 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         4.294    11.451    u0/spi_inst0/wb_rst
    SLICE_X64Y31         FDCE                                         f  u0/spi_inst0/r_TX_DV_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.512    14.884    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y31         FDCE                                         r  u0/spi_inst0/r_TX_DV_reg/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y31         FDCE (Recov_fdce_C_CLR)     -0.527    14.580    u0/spi_inst0/r_TX_DV_reg
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_Leading_Edge_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 0.606ns (9.778%)  route 5.592ns (90.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          1.443     7.007    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.150     7.157 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         4.148    11.305    u0/spi_inst0/wb_rst
    SLICE_X65Y30         FDCE                                         f  u0/spi_inst0/r_Leading_Edge_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.511    14.883    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  u0/spi_inst0/r_Leading_Edge_reg/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X65Y30         FDCE (Recov_fdce_C_CLR)     -0.613    14.493    u0/spi_inst0/r_Leading_Edge_reg
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_Trailing_Edge_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 0.606ns (9.778%)  route 5.592ns (90.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          1.443     7.007    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.150     7.157 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         4.148    11.305    u0/spi_inst0/wb_rst
    SLICE_X65Y30         FDCE                                         f  u0/spi_inst0/r_Trailing_Edge_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.511    14.883    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  u0/spi_inst0/r_Trailing_Edge_reg/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X65Y30         FDCE (Recov_fdce_C_CLR)     -0.613    14.493    u0/spi_inst0/r_Trailing_Edge_reg
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  3.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/o_RX_Byte_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.186ns (13.229%)  route 1.220ns (86.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.589     2.202    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         0.631     2.877    u0/spi_inst0/wb_rst
    SLICE_X62Y25         FDCE                                         f  u0/spi_inst0/o_RX_Byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.852     2.010    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[5]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X62Y25         FDCE (Remov_fdce_C_CLR)     -0.159     1.372    u0/spi_inst0/o_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_RX_Bit_Count_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.186ns (12.730%)  route 1.275ns (87.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.589     2.202    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         0.686     2.933    u0/spi_inst0/wb_rst
    SLICE_X64Y25         FDPE                                         f  u0/spi_inst0/r_RX_Bit_Count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.852     2.010    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y25         FDPE                                         r  u0/spi_inst0/r_RX_Bit_Count_reg[0]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X64Y25         FDPE (Remov_fdpe_C_PRE)     -0.138     1.393    u0/spi_inst0/r_RX_Bit_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_RX_Bit_Count_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.186ns (12.730%)  route 1.275ns (87.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.589     2.202    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         0.686     2.933    u0/spi_inst0/wb_rst
    SLICE_X64Y25         FDPE                                         f  u0/spi_inst0/r_RX_Bit_Count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.852     2.010    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y25         FDPE                                         r  u0/spi_inst0/r_RX_Bit_Count_reg[1]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X64Y25         FDPE (Remov_fdpe_C_PRE)     -0.138     1.393    u0/spi_inst0/r_RX_Bit_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_RX_Bit_Count_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.186ns (12.730%)  route 1.275ns (87.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.589     2.202    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         0.686     2.933    u0/spi_inst0/wb_rst
    SLICE_X64Y25         FDPE                                         f  u0/spi_inst0/r_RX_Bit_Count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.852     2.010    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y25         FDPE                                         r  u0/spi_inst0/r_RX_Bit_Count_reg[2]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X64Y25         FDPE (Remov_fdpe_C_PRE)     -0.138     1.393    u0/spi_inst0/r_RX_Bit_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             2.263ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.186ns (8.571%)  route 1.984ns (91.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.589     2.202    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         1.395     3.642    u0/spi_inst0/wb_rst
    SLICE_X61Y32         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.858     2.016    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[6]/C
                         clock pessimism             -0.479     1.537    
    SLICE_X61Y32         FDCE (Remov_fdce_C_CLR)     -0.159     1.378    u0/spi_inst0/r_TX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.263ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.186ns (8.571%)  route 1.984ns (91.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.589     2.202    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         1.395     3.642    u0/spi_inst0/wb_rst
    SLICE_X61Y32         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.858     2.016    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[7]/C
                         clock pessimism             -0.479     1.537    
    SLICE_X61Y32         FDCE (Remov_fdce_C_CLR)     -0.159     1.378    u0/spi_inst0/r_TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.186ns (8.289%)  route 2.058ns (91.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.589     2.202    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         1.468     3.715    u0/spi_inst0/wb_rst
    SLICE_X61Y31         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.857     2.015    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X61Y31         FDCE (Remov_fdce_C_CLR)     -0.159     1.377    u0/spi_inst0/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.186ns (8.289%)  route 2.058ns (91.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.589     2.202    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         1.468     3.715    u0/spi_inst0/wb_rst
    SLICE_X61Y31         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.857     2.015    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[1]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X61Y31         FDCE (Remov_fdce_C_CLR)     -0.159     1.377    u0/spi_inst0/r_TX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.186ns (8.289%)  route 2.058ns (91.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.589     2.202    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         1.468     3.715    u0/spi_inst0/wb_rst
    SLICE_X61Y31         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.857     2.015    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[2]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X61Y31         FDCE (Remov_fdce_C_CLR)     -0.159     1.377    u0/spi_inst0/r_TX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.186ns (8.289%)  route 2.058ns (91.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.589     2.202    u0/serv_dm/O18[0]
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  u0/serv_dm/o_wb_cpu_ack_i_1/O
                         net (fo=369, routed)         1.468     3.715    u0/spi_inst0/wb_rst
    SLICE_X61Y31         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.857     2.015    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[4]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X61Y31         FDCE (Remov_fdce_C_CLR)     -0.159     1.377    u0/spi_inst0/r_TX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  2.338    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/o_SPI_Clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 4.195ns (45.200%)  route 5.086ns (54.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.629     5.181    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y31         FDCE                                         r  u0/spi_inst0/o_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.478     5.659 r  u0/spi_inst0/o_SPI_Clk_reg/Q
                         net (fo=1, routed)           5.086    10.745    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.717    14.462 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000    14.462    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/o_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.120ns  (logic 4.025ns (44.130%)  route 5.095ns (55.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.629     5.181    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y31         FDCE                                         r  u0/spi_inst0/o_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456     5.637 r  u0/spi_inst0/o_SPI_MOSI_reg/Q
                         net (fo=1, routed)           5.095    10.732    MOSI_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569    14.301 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    14.301    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 4.065ns (51.001%)  route 3.905ns (48.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.555     5.107    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           3.905     9.530    jtag_tdo_OBUF
    J17                  OBUF (Prop_obuf_I_O)         3.547    13.076 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.076    jtag_tdo
    J17                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 3.981ns (62.961%)  route 2.342ns (37.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.627     5.179    u0/gpio/i_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     5.635 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           2.342     7.977    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.502 r  q_OBUF_inst/O
                         net (fo=0)                   0.000    11.502    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.367ns (67.974%)  route 0.644ns (32.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.588     1.501    u0/gpio/i_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.644     2.287    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.513 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     3.513    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.411ns (49.565%)  route 1.436ns (50.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.556     1.469    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           1.436     3.069    jtag_tdo_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.247     4.317 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     4.317    jtag_tdo
    J17                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/o_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.357ns  (logic 1.410ns (42.013%)  route 1.946ns (57.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.590     1.503    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y31         FDCE                                         r  u0/spi_inst0/o_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u0/spi_inst0/o_SPI_MOSI_reg/Q
                         net (fo=1, routed)           1.946     3.591    MOSI_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     4.860 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     4.860    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/o_SPI_Clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.375ns  (logic 1.448ns (42.899%)  route 1.927ns (57.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.590     1.503    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y31         FDCE                                         r  u0/spi_inst0/o_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.148     1.651 r  u0/spi_inst0/o_SPI_Clk_reg/Q
                         net (fo=1, routed)           1.927     3.579    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         1.300     4.879 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     4.879    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.360ns  (logic 1.509ns (23.732%)  route 4.851ns (76.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.851     6.360    u0/spi_inst0/D[0]
    SLICE_X62Y25         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.505     4.877    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.049ns  (logic 1.509ns (24.952%)  route 4.540ns (75.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.540     6.049    u0/spi_inst0/D[0]
    SLICE_X61Y28         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.509     4.881    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.049ns  (logic 1.509ns (24.952%)  route 4.540ns (75.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.540     6.049    u0/spi_inst0/D[0]
    SLICE_X60Y28         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.509     4.881    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.893ns  (logic 1.509ns (25.614%)  route 4.383ns (74.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.383     5.893    u0/spi_inst0/D[0]
    SLICE_X63Y29         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.511     4.883    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.890ns  (logic 1.509ns (25.624%)  route 4.381ns (74.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.381     5.890    u0/spi_inst0/D[0]
    SLICE_X60Y29         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.510     4.882    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.890ns  (logic 1.509ns (25.624%)  route 4.381ns (74.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.381     5.890    u0/spi_inst0/D[0]
    SLICE_X61Y29         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.510     4.882    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.509ns (25.670%)  route 4.371ns (74.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.371     5.880    u0/spi_inst0/D[0]
    SLICE_X64Y30         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.511     4.883    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.732ns  (logic 1.509ns (26.333%)  route 4.223ns (73.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.223     5.732    u0/spi_inst0/D[0]
    SLICE_X61Y30         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.510     4.882    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.209ns  (logic 1.507ns (28.931%)  route 3.702ns (71.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.702     5.209    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X49Y25         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.437     4.809    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.508ns (29.384%)  route 3.624ns (70.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst
    E15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           3.624     5.131    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X49Y25         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         1.437     4.809    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.326ns (19.692%)  route 1.330ns (80.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.438    i_rstn_IBUF
    SLICE_X55Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.483 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.173     1.656    p_0_in
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.826     1.984    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.326ns (19.692%)  route 1.330ns (80.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.438    i_rstn_IBUF
    SLICE_X55Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.483 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.173     1.656    p_0_in
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.826     1.984    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[1]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.326ns (19.692%)  route 1.330ns (80.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.438    i_rstn_IBUF
    SLICE_X55Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.483 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.173     1.656    p_0_in
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.826     1.984    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[2]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.326ns (19.692%)  route 1.330ns (80.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.438    i_rstn_IBUF
    SLICE_X55Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.483 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.173     1.656    p_0_in
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.826     1.984    i_clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  r_rstn_reg[3]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.277ns (16.587%)  route 1.395ns (83.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    E16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           1.395     1.672    u0/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X47Y28         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.824     1.982    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tms
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.275ns (16.452%)  route 1.397ns (83.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           1.397     1.673    u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X46Y28         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.824     1.982    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.899ns  (logic 0.275ns (14.502%)  route 1.624ns (85.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst
    E15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           1.624     1.899    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X49Y25         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.822     1.980    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.275ns (14.232%)  route 1.655ns (85.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.655     1.930    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X49Y25         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.822     1.980    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.277ns (12.579%)  route 1.925ns (87.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           1.925     2.201    u0/spi_inst0/D[0]
    SLICE_X61Y30         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.856     2.014    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.257ns  (logic 0.277ns (12.268%)  route 1.980ns (87.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           1.980     2.257    u0/spi_inst0/D[0]
    SLICE_X63Y29         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=758, routed)         0.857     2.015    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[0]/C





