// Seed: 581706869
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input uwire id_2,
    input supply1 id_3,
    output wand id_4,
    input tri id_5
);
  wire  id_7;
  logic id_8;
  parameter id_9 = -1;
  xor primCall (id_1, id_9, id_3, id_2, id_5, id_7, id_0, id_8);
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2;
  wire id_1;
  logic [7:0][1 'b0 ==  (  1  )] id_2;
  wire id_3;
endmodule
module module_3 #(
    parameter id_1 = 32'd42
) (
    _id_1
);
  input wire _id_1;
  logic id_2 = -1;
  logic [7:0][id_1 : -1  -  id_1] id_3;
  assign id_3[id_1][-1 : (-1)] = id_2;
  module_2 modCall_1 ();
endmodule
