{
 "id": "399520",
 "text": "This is a list of interface bit rates, is a measure of information transfer rates, or digital bandwidth capacity, at which digital interfaces in a computer or network can communicate over various kinds of buses and channels. The distinction can be arbitrary between a computer bus, often closer in space, and larger telecommunications networks. Many device interfaces or protocols (e.g., SATA, USB, SAS, PCIe) are used both inside many-device boxes, such as a PC, and one-device-boxes, such as a hard drive enclosure. Accordingly, this page lists both the internal ribbon and external communications cable standards together in one sortable table. ==Factors limiting actual performance, criteria for real decisions== Most of the listed rates are theoretical maximum throughput measures; in practice, the actual effective throughput is almost inevitably lower in proportion to the load from other devices (network/bus contention), physical or temporal distances, and other overhead in data link layer protocols etc. The maximum goodput (for example, the file transfer rate) may be even lower due to higher layer protocol overhead and data packet retransmissions caused by line noise or interference such as crosstalk, or lost packets in congested intermediate network nodes. All protocols lose something, and the more robust ones that deal resiliently with very many failure situations tend to lose more maximum throughput to get higher total long term rates. Device interfaces where one bus transfers data via another will be limited to the throughput of the slowest interface, at best. For instance, SATA revision 3.0 (6 Gbit/s) controllers on one PCI Express 2.0 (5 Gbit/s) channel will be limited to the 5 Gbit/s rate and have to employ more channels to get around this problem. Early implementations of new protocols very often have this kind of problem. The physical phenomena on which the device relies (such as spinning platters in a hard drive) will also impose limits; for instance, no spinning platter shipping in 2009 saturates SATA revision 2.0 (3 Gbit/s), so moving from this 3 Gbit/s interface to USB 3.0 at 4.8 Gbit/s for one spinning drive will result in no increase in realized transfer rate. Contention in a wireless or noisy spectrum, where the physical medium is entirely out of the control of those who specify the protocol, requires measures that also use up throughput. Wireless devices, BPL, and modems may produce a higher line rate or gross bit rate, due to error-correcting codes and other physical layer overhead. It is extremely common for throughput to be far less than half of theoretical maximum, though the more recent technologies (notably BPL) employ preemptive spectrum analysis to avoid this and so have much more potential to reach actual gigabit rates in practice than prior modems. Another factor reducing throughput is deliberate policy decisions made by Internet service providers that are made for contractual, risk management, aggregation saturation, or marketing reasons. Examples are rate limiting, bandwidth throttling, and the assignment of IP addresses to groups. These practices tend to minimize the throughput available to every user, but maximize the number of users that can be supported on one backbone. Furthermore, chips are often not available in order to implement the fastest rates. AMD, for instance, does not support the 32-bit HyperTransport interface on any CPU it has shipped as of the end of 2009. Additionally, WiMAX service providers in the US typically support only up to 4 Mbit/s as of the end of 2009. Choosing service providers or interfaces based on theoretical maxima is unwise, especially for commercial needs. A good example is large scale data centers, which should be more concerned with price per port to support the interface, wattage and heat considerations, and total cost of the solution. Because some protocols such as SCSI and Ethernet now operate many orders of magnitude faster than when originally deployed, scalability of the interface is one major factor, as it prevents costly shifts to technologies that are not backward compatible. Underscoring this is the fact that these shifts often happen involuntarily or by surprise, especially when a vendor abandons support for a proprietary system. ==Conventions== By convention, bus and network data rates are denoted either in bits per second (bit/s) or bytes per second (B/s). In general, parallel interfaces are quoted in B/s and serial in bit/s. The more commonly used is shown below in bold type. On devices like modems, bytes may be more than 8 bits long because they may be individually padded out with additional start and stop bits; the figures below will reflect this. Where channels use line codes (such as Ethernet, Serial ATA, and PCI Express), quoted rates are for the decoded signal. The figures below are simplex data rates, which may conflict with the duplex rates vendors sometimes use in promotional materials. Where two values are listed, the first value is the downstream rate and the second value is the upstream rate. The use of decimal prefixes is standard in data communications. ==Bandwidths== The figures below are grouped by network or bus type, then sorted within each group from lowest to highest bandwidth; gray shading indicates a lack of known implementations. As stated above, all quoted bandwidths are for each direction. Therefore for duplex interfaces (capable of simultaneous transmission both ways), the stated values are simplex (one way) speeds, rather than total upstream+downstream. ===Time Signal Station to Radio Clock=== {|class=\"wikitable sortable\" |- ! Technology ! colspan=2 | Max. rate ! Year |- | IRIG and related | align=right | 1 bit/s | ~0.125 characters/sNIST-Enhanced-WWVB-Broadcast-Format-sept-2012-Radio-Station-staff, By John Lowe, September 2012, nist.govhttp://tf.nist.gov/timefreq/general/pdf/2422.pdf Archived version | |} ===Teletypewriter (TTY) or telecommunications device for the deaf (TDD)=== {|class=\"wikitable sortable\" |- ! Technology !! colspan=2 | Max. rate !! Year |- | TTY (V.18) ||align=right| || 6 characters/sTTY uses a Baudot code, not ASCII. This uses 5 bits per character instead of 8, plus one start and approx. 1.5 stop bits (7.5 total bits per character sent). || 1994 |- | TTY (V.18) ||align=right| || 6.6 characters/s || 1994 |- | NTSC Line 21 Closed Captioning ||align=right| || ~100 characters/s || 1976 |} ===Modems (narrowband and broadband)=== ====Narrowband (POTS: 4 kHz channel)==== {|class=\"wikitable sortable\" |- ! Technology !! Rate !! Rate overhead !! Year |- |align=left | Morse code (skilled operator) |align=right| Morse can transport 26 alphabetic, 10 numeric and one interword gap plaintext symbols. Transmitting 37 different symbols requires 5.21 bits of information (25.21=37). A skilled operator encoding the benchmark \"PARIS\" plus an interword gap (equal to 31.26 bits) at 40 wpm is operating at an equivalence of 20.84 bit/s. |align=right| ()WPM, or Words Per Minute, is the number of times the word \"PARIS\" is transferred per minute. Strictly speaking the code is quinary, accounting inter-element, inter-letter, and inter-word gaps, yielding 50 binary elements (bits) per one word. Counting characters, including inter-word gaps, gives six characters per word or 240 characters per minute, and finally four characters per second. |align=left| 1844 |- |align=left | Teleprinter (50 baud) |align=right| |align=right| 404 operations per minute |align=left| 1940x |- |align=left | Modem 110 baud (Bell 101) |align=right| |align=right| (~10 cps)All modems are wrongly assumed to be in serial operation with 1 start bit, 8 data bits, no parity, and 1 stop bit (2 stop bits for 110-baud modems). Therefore, currently modems are wrongly calculated with transmission of 10 bits per 8-bit byte (11 bits for 110-baud modems). Although the serial port is nearly always used to connect a modem and has equivalent data rates, the protocols, modulations and error correction differ completely. |align=left | 1959 |- |align=left | Modem 300 (300 baud; Bell 103 or V.21) |align=right| |align=right| (~30 cps) |align=left | 1962 |- |align=left | Modem 1200/75 (600 baud; V.23) |align=right| |align=right| (~120 cps) |align=left | 1964(?) |- |align=left | Modem 1200 (600 baud; Vadic VA3400, Bell 212A, or V.22) |align=right| |align=right| (~120 cps) |align=left | 1976 |- |align=left | Modem 1200 (Bell 202C, 202D) |align=right| |align=right| (~150 cps) |align=left | ? |- |align=left | Modem 2000 (Bell 201A) |align=right| |align=right| (~250 cps) |align=left | ? |- |align=left | Modem 2400 (Bell 201B) |align=right| |align=right| (~300 cps) |align=left | ? |- |align=left | Modem 2400 (600 baud; V.22bis) |align=right| |align=right| |align=left | 1984 |- |align=left | Modem 4800/75 (1600 baud; V.27ter) |align=right| |align=right| |align=left | 1976 |- |align=left | Modem 4800 (1600 baud, Bell 208A, 208B) |align=right| |align=right| |align=left | |- |align=left | Modem 9600 (2400 baud; V.32) |align=right| |align=right| |align=left | 1984 |- |align=left | Modem 14.4 (2400 baud; V.32bis) |align=right| |align=right| |align=left | 1991 |- |align=left | Modem 28.8 (3200 baud; V.34-1994) |align=right| |align=right| |align=left | 1994 |- |align=left | Modem 33.6 (3429 baud; V.34-1996/98) |align=right| |align=right| |align=left | 1996 |- |align=left | Modem 56k (8000/3429 baud; V.90) |align=right| 56K modems: V.90 and V.92 have just 5% overhead for the protocol signalling. The maximum capacity can only be achieved when the upstream (service provider) end of the connection is digital, i.e. a DS0 channel. |align=right| |align=left | 1998 |- |align=left | Modem 56k (8000/8000 baud; V.92) |align=right| |align=right| |align=left | 2001 |- |align=left | Modem data compression (variable; V.92/V.44) |align=right| |align=right| |align=left | 2000 |- |align=left | ISP-side text/image compression (variable) |align=right| |align=right| |align=left | 1998 |- |align=left | ISDN Basic Rate Interface (single/dual channel) |align=right| Note that effective aggregate bandwidth for an ISDN installation is typically higher than the rates shown for a single channel due to the use of multiple channels. A basic rate interface (BRI) provides two \"B\" channels and one \"D\" channel. Each B channel provides 64 kBit/s bandwidth and the \"D\" channel carries signaling (call setup) information. B channels can be bonded to provide a 128 kbit/s data rate. Primary rate interfaces (PRI) vary depending on whether the region uses E1 (Europe, world) or T1 (North America) bearers. In E1 regions, the PRI carries 30 B-channels and one D-channel; in T1 regions the PRI carries 23 B-channels and one D-channel. The D-channel has different bandwidth on the two interfaces. |align=right| |align=left | 1986 |- |align=left | IDSL (dual ISDN + 16 kbit/s data channels) |align=right| |align=right| |align=left | 2000Adam.com.au |} ====Broadband (hundreds of kHz to GHz wide)==== {|class=\"wikitable sortable\" |- ! Technology !! Rate !! Rate overhead !! Year |- | | ADSL (G.lite) |align=right| |align=right| | | 1998 |- | | HDSL ITU G.991.1 a.k.a. DS1 |align=right| |align=right| | | 1998 |- | | MSDSL |align=right| |align=right| | | ? |- | | SDSL |align=right| |align=right| | | ? |- | | SHDSL ITU G.991.2 |align=right| |align=right| | | 2001 |- | | ADSL (G.dmt) ITU G.992.1 |align=right| |align=right| | | 1999 |- | | ADSL2 ITU G.992.3/4 |align=right| |align=right| | | 2002 |- | | ADSL2+ ITU G.992.5 |align=right| |align=right| | | 2003 |- | | DOCSIS 1.0DOCSIS 1.0 includes technology which first became available around 1995–1996, and has since become very widely deployed. DOCSIS 1.1 introduces some security improvements and quality of service (QoS). (cable modem) |align=right| |align=right| | | 1997 |- | | DOCSIS 2.0DOCSIS 2.0 specifications provide increased upstream throughput for symmetric services. (cable modem) |align=right| |align=right| | | 2002 |- | | VDSL ITU G.993.1 |align=right| |align=right| | | 2001 |- | | VDSL2 ITU G.993.2 |align=right| |align=right| | | 2006 |- | | Uni-DSL |align=right| |align=right| | | 2006 |- | | VDSL2 ITU G.993.2 Amendment 1 (11/15) |align=right| |align=right| | | 2015 |- | | BPON (G.983) (fiber optic service) |align=right| |align=right| | | 2005 |- | | G.fast ITU G.9700 |align=right| |align=right| | | 2014 |- | | EPON (802.3ah) (fiber optic service) |align=right| |align=right| | | 2008 |- | | DOCSIS 3.0DOCSIS 3.0 includes support for channel bonding and IPv6. (cable modem) |align=right| |align=right| | | 2006 |- | | GPON (G.984) (fiber optic service) |align=right| |align=right| | | 2008 |- | | DOCSIS 3.1DOCSIS 3.1 is currently in development by the Cablelabs Consortium (cable modem) |align=right| |align=right| | | 2013 |- | | 10G-PON (G.987) (fiber optic service) |align=right| |align=right| | | 2012 |- | | DOCSIS 4.0 (cable modem) |align=right| |align=right| | | 2017 |- | | XGS-PON (G.9807.1) (fiber optic service) |align=right| |align=right| | | 2016 |- | | NG-PON2 (G.989) (fiber optic service) |align=right| |align=right| | | 2015 |} ===Mobile telephone interfaces=== {|class=\"wikitable sortable\" |- ! Technology ! colspan=2 | Download rate ! colspan=2 | Upload rate ! Year |- | GSM CSD (2G) | align=right | Most operators only support up to 9600bit/s | align=right | | align=right | | align=right | | align=right | |- | HSCSD | align=right | | align=right | | align=right | | align=right | | align=right | |- | GPRS (2.5G) | align=right | | align=right | | align=right | | align=right | | align=right | |- | WiDEN | align=right | | align=right | | align=right | | align=right | | align=right | |- | CDMA2000 1×RTT | align=right | | align=right | | align=right | | align=right | | align=right | |- | EDGE (2.75G) (type 1 MS) | align=right | | align=right | | align=right | | align=right | | align=right | 2002 |- | UMTS 3G | align=right | | align=right | | align=right | | align=right | | align=right | |- | EDGE (type 2 MS) | align=right | | align=right | | align=right | | align=right | | align=right | |- | EDGE Evolution (type 1 MS) | align=right | | align=right | | align=right | | align=right | | align=right | |- | EDGE Evolution (type 2 MS) | align=right | | align=right | | align=right | | align=right | | align=right | |- | 1×EV-DO rev. 0 | align=right | | align=right | | align=right | | align=right | | align=right | |- | 1×EV-DO rev. A | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 1 | align=right | | align=right | | align=right | | align=right | | align=right | |- | 1×EV-DO rev. B | align=right | | align=right | | align=right | | align=right | | align=right | |- | HSPA (3.5G) | align=right | | align=right | | align=right | | align=right | | align=right | |- | 4×EV-DO Enhancements (2×2 MIMO) | align=right | | align=right | | align=right | | align=right | | align=right | |- | HSPA+ (2×2 MIMO) | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 2 | align=right | | align=right | | align=right | | align=right | | align=right | |- | 15×EV-DO rev. B | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 3 | align=right | | align=right | | align=right | | align=right | | align=right | |- | UMB (2×2 MIMO) | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 4 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE (2×2 MIMO) | align=right | | align=right | | align=right | | align=right | | align=right | 2004 |- | UMB (4×4 MIMO) | align=right | | align=right | | align=right | | align=right | | align=right | |- | EV-DO rev. C | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 6 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 5 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 7 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE (4×4 MIMO) | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 13 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 9 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 10 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 11 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 12 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 16 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 18 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 21 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 20 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 8 | align=right | | align=right | | align=right | | align=right | | align=right | |- | LTE Cat 14 | align=right | | align=right | | align=right | | align=right | | align=right | |- | 5G NR | align=right | ? | align=right | ? | align=right | ? | align=right | ? | align=right | ? |} ===Wide area networks=== {|class=\"wikitable sortable\" |- ! Technology !! colspan=2 | Rate !! Year |- | 56k line || align=right | || align=right | || 1990 |- | DS0 || align=right | || align=right | || |- | style=\"vertical-align:baseline;\"|G.lite (a.k.a. ADSL Lite) || align=right | || align=right | || |- | DS1 / T1 (and ISDN Primary Rate Interface) || align=right | || align=right | || 1990 |- | E1 (and ISDN Primary Rate Interface) || align=right | || align=right | || |- | G.SHDSL || align=right | || align=right | || |- | LR-VDSL2 (4 to 5 km [long-]range) (symmetry optional) || align=right | || align=right | || |- | SDSLSDSL is available in various speeds. || align=right | || align=right | || |- | T2 || align=right | || align=right | || |- | style=\"vertical-align:baseline;\" | ADSLADSL connections will vary in throughput from 64 kbit/s to several Mbit/s depending on configuration. Most are commonly below 2 Mbit/s. Some ADSL and SDSL connections have a higher digital bandwidth than T1 but their rate is not guaranteed, and will drop when the system gets overloaded, whereas the T1 type connections are usually guaranteed and have no contention ratios. || align=right | || align=right | || |- | E2 || align=right | || align=right | || |- | style=\"vertical-align:baseline;\" | ADSL2 || align=right | || align=right | || |- | style=\"vertical-align:baseline;\" | Satellite InternetSatellite internet may have a high bandwidth but also has a high latency due to the distance between the modem, satellite and hub. One-way satellite connections exist where all the downstream traffic is handled by satellite and the upstream traffic by land-based connections such as 56K modems and ISDN. || align=right | || align=right | || |- | style=\"vertical-align:baseline;\" | ADSL2+ || align=right | || align=right | || |- | E3 || align=right | || align=right | || |- | style=\"vertical-align:baseline;\" | DOCSIS 1.0 (cable modem) || align=right | || align=right | || 1997 |- | style=\"vertical- align:baseline;\" | DOCSIS 2.0 (cable modem) || align=right | || align=right | || 2002 |- | DS3 / T3 ('45 Meg') || align=right | || align=right | || |- | STS-1 / OC-1 / STM-0 || align=right | || align=right | || |- | VDSL (symmetry optional) || align=right | || align=right | || |- | OC-3 / STM-1 || align=right | || align=right | || |- | VDSL2 (symmetry optional) || align=right | || align=right | || |- | T4 || align=right | || align=right | || |- | T5 || align=right | || align=right | || |- | OC-9 || align=right | || align=right | || |- | OC-12 / STM-4 || align=right | || align=right | || |- | OC-18 || align=right | || align=right | || |- | DOCSIS 3.0 (cable modem) || align=right | || align=right | || 2006 |- | OC-24 || align=right | || align=right | || |- | OC-36 || align=right | || align=right | || |- | OC-48 / STM-16 || align=right | || align=right | || |- | OC-96 || align=right | || align=right | || |- | OC-192 / STM-64 || align=right | || align=right | || |- | 10 Gigabit Ethernet WAN PHY || align=right | || align=right | || |- | DOCSIS 3.1 (cable modem) || align=right | || align=right | || 2013 |- | DOCSIS 4.0 (cable modem) || align=right | || align=right | || 2017 |- | OC-256 || align=right | || align=right | || |- | OC-768 / STM-256 || align=right | || align=right | || |- | OC-1536 / STM-512 || align=right | || align=right | || |- | OC-3072 / STM-1024 || align=right | || align=right | || |} ===Local area networks=== {|class=\"wikitable sortable\" |- ! Technology !! colspan=2 | Rate !! Year |- | LocalTalk || align=right | || align=right | || 1988 |- | Econet || align=right | || align=right | || 1981 |- | Omninet || align=right | || align=right | || 1980 |- | IBM PC Network || align=right | || align=right | || 1985 |- | ARCNET (Standard) || align=right | || align=right | || 1977 |- | Chaosnet (Original) || align=right | || align=right | || 1971 |- | Token Ring (Original) || align=right | || align=right | || 1985 |- | Ethernet (10BASE-X) || align=right | || align=right | || 1980 (1985 IEEE Standard) |- | Token Ring (Later) || align=right | || align=right | || 1989 |- | ARCnet Plus || align=right | || align=right | || 1992 |- | TCNS || align=right | || align=right | || 1993? |- | 100VG || align=right | || align=right | || 1995 |- | Token Ring IEEE 802.5t || align=right | || align=right | || |- | Fast Ethernet (100BASE-X) || align=right | || align=right | || 1995 |- | FDDI || align=right | || align=right | || |- | MoCA 1.0\"MoCA 1.1 improves throughput\" over coaxial cable to 175 Mbits/s versus the 100 Mbits/s provided by the MoCA 1.0 specification. || align=right | || align=right | || |- | MoCA 1.1 || align=right | || align=right | || |- | HomePlug AV || align=right | || align=right | || 2005 |- | FireWire (IEEE 1394) 400FireWire natively supports TCP/IP, and is often used at an alternative to Ethernet when connecting 2 nodes. Tweaktown.comData rate comparison between FW and Giganet shows that FW's lower overhead has nearly the same throughput as Giganet. Unibrain.com || align=right | || align=right | || 1995 |- | MoCa 2.0 || align=right | || | || 2016 |- | HIPPI || align=right | || align=right | || |- | IEEE 1901 || align=right | || align=right | || 2010 |- | Token Ring IEEE 802.5v || align=right | || align=right | || 2001 |- | Gigabit Ethernet (1000BASE-X) || align=right | || align=right | || 1998 |- | Reflective memory or RFM2 (1.25 µs latency) || align=right | || align=right | || 2017 |- | Myrinet 2000 || align=right | || align=right | || |- | Infiniband SDR 1× || align=right | || align=right | || 2001 |- | RapidIO Gen1 1× || align=right | || align=right | || 2000 |- | 2.5 Gigabit Ethernet (2.5GBASE-T) || align=right | || align=right | || 2016 |- | Quadrics QsNetI || align=right | || align=right | || |- | Infiniband DDR 1× || align=right | || align=right | || 2005 |- | RapidIO Gen2 1× || align=right | || align=right | || 2008 |- | 5 Gigabit Ethernet (5GBASE-T) || align=right | || align=right | || 2016 |- | Infiniband QDR 1× || align=right | || align=right | || 2007 |- | Infiniband SDR 4× || align=right | || align=right | || |- | Quadrics QsNetII || align=right | || align=right | || |- | RapidIO Gen1 4x || align=right | || align=right | || |- | RapidIO Gen2 2x || align=right | || align=right | || 2008 |- | 10 Gigabit Ethernet (10GBASE-X) || align=right | || align=right | || 2002-2006 |- | Myri 10G || align=right | || align=right | || |- | Infiniband FDR-10 1× || align=right | || align=right | || |- | NUMAlink 3 || align=right | || align=right | || 2004 |- | Infiniband FDR 1× || align=right | || align=right | || 2011 |- | Infiniband DDR 4× || align=right | || align=right | || 2005 |- | RapidIO Gen2 4x || align=right | || align=right | || 2008 |- | Scalable Coherent Interface (SCI) Dual Channel SCI, x8 PCIe || align=right | || align=right | || |- | Infiniband SDR 12× || align=right | || align=right | || |- | RapidIO Gen4 1× || align=right | || align=right | || 2016 |- | Infiniband EDR 1×InfiniBand FDR-10, FDR and EDR use a 64b/66b encoding scheme. || align=right | || align=right | || 2014 |- | 25 Gigabit Ethernet (25GBASE-X) || align=right | || align=right | || 2016 |- | NUMAlink 4 || align=right | || align=right | || 2004 |- | Infiniband QDR 4× || align=right | || align=right | || 2007 |- | RapidIO Gen2 8x || align=right | || align=right | || 2008 |- | 40 Gigabit Ethernet (40GBASE-X) 4× || align=right | || align=right | || 2010 |- | Infiniband FDR-10 4× || align=right | || align=right | || |- | Infiniband DDR 12× || align=right | || align=right | || 2005 |- | Infiniband HDR 1× || align=right | || align=right | ||2017 |- | 50 Gigabit Ethernet (50GBASE-X) || align=right | || align=right | || 2016 |- | NUMAlink 6 || align=right | || align=right | || 2012 |- | Infiniband FDR 4× || align=right | || align=right | || 2011 |- | RapidIO Gen2 16× || align=right | || align=right | || 2008 |- | Infiniband QDR 12× || align=right | || align=right | || 2007 |- | Infiniband EDR 4× || align=right | || align=right | || 2014 |- | 100 Gigabit Ethernet (100GBASE-X) 10×/4× || align=right | || align=right | || 2010/2018 |- | Omni-Path || align=right | || align=right | || 2015 |- | Infiniband FDR-10 12× || align=right | || align=right | || |- | NUMAlink 7 || align=right | || align=right | || 2014 |- | Infiniband FDR 12× || align=right | || align=right | || 2011 |- | Infiniband HDR 4× || align=right | ||align=right | || 2017 |- | 200 Gigabit Ethernet (200GBASE-X) || align=right | || align=right | || 2017 |- | Infiniband EDR 12× || align=right | || align=right | || 2014 |- | 400 Gigabit Ethernet (400GBASE-X) || align=right | || align=right | || 2017 |- | Infiniband HDR 12× || align=right | ||align=right | || 2017 |} ===Wireless networks=== 802.11 networks in infrastructure mode are half-duplex; all stations share the medium. In infrastructure or access point mode, all traffic has to pass through an Access Point (AP). Thus, two stations on the same access point that are communicating with each other must have each and every frame transmitted twice: from the sender to the access point, then from the access point to the receiver. This approximately halves the effective bandwidth. 802.11 networks in ad hoc mode are still half-duplex, but devices communicate directly rather than through an access point. In this mode all devices must be able to \"see\" each other, instead of only having to be able to \"see\" the access point. {|class=\"wikitable sortable\" |- ! Standard !! colspan=2 | Rate !! Year |- | Classic WaveLAN || align=right | || align=right | || 1988 |- | IEEE 802.11 || align=right | || align=right | || 1997 |- | RONJA (full duplex) || align=right | || align=right | || 2001 |- | IEEE 802.11a || align=right | || align=right | || 1999 |- | IEEE 802.11b || align=right | || align=right | || 1999 |- | IEEE 802.11g || align=right | || align=right | || 2003 |- | IEEE 802.16 (WiMAX) || align=right | || align=right | || 2004 |- | IEEE 802.11g with Super G by Atheros || align=right | || align=right | || 2003 |- | IEEE 802.11g with 125 High Speed Mode by Broadcom || align=right | || align=right | || 2003 |- | IEEE 802.11g with Nitro by Conexant || align=right | || align=right | || 2003 |- | IEEE 802.11n (aka Wi-Fi 4) || align=right | || align=right | || 2009 |- | IEEE 802.11ac (aka Wi-Fi 5) || align=right | || align=right | || 2012 |- | IEEE 802.11ad || align=right | || align=right | || 2011 |- | IEEE 802.11ax (aka Wi-Fi 6) || align=right | || align=right | || 2019 |- | IEEE 802.11be (aka Wi-Fi 7) || align=right | expected || align=right | expected || 2021 draft |} ===Wireless personal area networks=== {|class=\"wikitable sortable\" |- ! Technology !! colspan=2 | Rate !! Year |- | ANT || align=right | || align=right | || |- | IrDA-Control || align=right | || align=right | || |- | IrDA-SIR || align=right | || align=right | || |- | 802.15.4 (2.4 GHz) || align=right | || align=right | || |- | Bluetooth 1.1 || align=right | || align=right | || 2002 |- | Bluetooth 2.0+EDR || align=right | || align=right | || 2004 |- | IrDA-FIR || align=right | || align=right | || |- | IrDA-VFIR || align=right | || align=right | || |- | Bluetooth 3.0 || align=right | || align=right | || 2009 |- | Bluetooth 4.0 || align=right | || align=right | || 2010 |- | Bluetooth 5.0 || align=right | || align=right | || 2016 |- | IrDA- UFIR || align=right | || align=right | || |- | WUSB-UWB || align=right | || align=right | || |- | IrDA-Giga-IR || align=right | || align=right | || |} ===Computer buses=== ====Main buses==== {|class=\"wikitable sortable\" |- ! Technology !! colspan=2 | Rate !! Year |- | I²C || align=right | || align=right | || 1992 (standardized) |- | Apple II series (incl. Apple IIGS) 8-bit/1 MHz || align=right | || align=right | Mac HistoryVAW: Apple IIgs Specs || 1977 |- | SS-50 Bus 8-bit/1(?) MHz || align=right | || align=right | || 1975 |- | STD-80 8-bit/8 MHz || align=right | || align=right | || |- | ISA 8-Bit/4.77 MHz || align=right | 0 W/S: every 4 clocks 8 bits 1 W/S: every 5 clocks 8 bits || align=right | 0 W/S: every 4 clocks 1 byte 1 W/S: every 5 clocks 1 byte || 1981 (created) |- | STD-80 16-bit/8 MHz || align=right | || align=right | || |- |I3C (HDR mode)|| align=\"right\" | || align=right | || 2017 |- | Zorro II 16-bit/7.14 MHzThe Zorro II bus use 4 clocks per 16-Bit of data transferred. See the Zorro III technical specification for more information. || align=right | || align=right | || 1986 |- | ISA 16-Bit/8.33 MHz || align=right | || align=right | || 1984 (created) |- | Europe Card Bus 8-Bit/10 MHz || align=right | || align=right | || 1977 (created) |- | S-100 bus 8-bit/10 MHz || align=right | || align=right | || 1976 (published) |- | Serial Peripheral Interface Bus (Up to 100 MHz) || align=right | || align=right | || 1989 |- | Low Pin Count || align=right | || align=right | || 2002 |- | STEbus 8-Bit/16 MHz || align=right | || align=right | || 1987 (standardized) |- | C-Bus 16-bit/10 MHz || align=right | || align=right | Japan wikipedia article, Bus used in early NEC PC-9800 series and compatible systems || 1982 |- | HP Precision Bus || align=right | || align=right | || |- | STD-32 32-bit/8 MHz || align=right | || align=right | STD 32 Bus Specification and Designer's Guide || |- | NESA 32-bit/8 MHz || align=right | || align=right | Japan wikipedia article, Bus used in later NEC PC-9800 series and compatible systems || |- | EISA 32-bit/8.33 MHz || align=right | || align=right | || 1988 |- | VME64 32-64bit || align=right | || align=right | || 1981 |- | MCA 32bit/10 MHz || align=right | || align=right | || 1987 |- | NuBus 10 MHz || align=right | || align=right | || 1987 (standardized) |- | DEC TURBOchannel 32-bit/12.5 MHz || align=right | || align=right | || |- | NuBus90 20 MHz || align=right | || align=right | || 1991 |- | MCA 32bit/20 MHz || align=right | || align=right | RISC System/6000 POWERstation/POWERserver 580 || 1992 |- | APbus 32-bit/25(?) MHz || align=right | || align=right | Local Area Networks Newsletter by Paul Polishuk, September 1992, Page 7 (APbus used in Sony NeWS and NEC UP4800 workstations and NEC EWS4800 servers after VMEbus and before switch to PCI) || |- | Sbus 32-bit/25 MHz || align=right | || align=right | || 1989 |- | DEC TURBOchannel 32-bit/25 MHz || align=right | || align=right | || |- | Local Bus 98 32-bit/33 MHz || align=right | || align=right | Japan wikipedia article, Bus used in NEC PC-9821 series || |- | VESA Local Bus (VLB) 32-bit/33 MHz || align=right | || align=right | || 1992 |- | PCI 32-bit/33 MHz || align=right | || align=right | || 1993 |- | HP GSC-1X || align=right | || align=right | || |- | Zorro III 32-bit/async (eq. 37.5 MHz)Dave Haynie, designer of the Zorro III bus, claims in this posting that the theoretical max of the Zorro III bus can be derived by the timing information given in chapter 5 of the Zorro III technical specification .Dave Haynie, designer of the Zorro III bus, states in this posting that Zorro III is an asynchronous bus and therefore does not have a classical MHz rating. A maximum theoretical MHz value may be derived by examining timing constraints detailed in the Zorro III technical specification , which should yield about 37.5 MHz. No existing implementation performs to this level. || align=right | || align=right | Dave Haynie, designer of the Zorro III bus, claims in this posting that Zorro III has a max burst rate of 150 MB/s. || 1990 |- | VESA Local Bus (VLB) 32-bit/40 MHz || align=right | || align=right | || 1992 |- | Sbus 64-bit/25 MHz || align=right | || align=right | || 1995 |- | HP GSC-2X || align=right | || align=right | || |- | PCI 64-bit/33 MHz || align=right | || align=right | || 1993 |- | PCI 32-bit/66 MHz || align=right | || align=right | || 1995 |- | AGP 1× || align=right | || align=right | || 1997 |- | PCI Express 1.0 (×1 link)Note that PCI Express 1.0/2.0 lanes use an 8b/10b encoding scheme. || align=right | || align=right | || 2004 |- | RapidIO Gen1 1× || align=right | || align=right | || |- | HIO bus || align=right | || align=right | || |- | GIO64 64-bit/40 MHz || align=right | || align=right | || |- | PCI Express 2.0 (×1 link) || align=right | || align=right | || 2007 |- | AGP 2× || align=right | || align=right | || 1997 |- | PCI 64-bit/66 MHz || align=right | || align=right | || |- | PCI-X DDR 16-bit || align=right | || align=right | || |- | RapidIO Gen2 1× || align=right | || align=right | || |- | PCI 64-bit/100 MHz || align=right | || align=right | || |- | PCI Express 3.0 (×1 link)PCIe 3.0 increases the bandwidth from 5 GT/s to 8 GT/s and switches to 128b-130b encoding || align=right | || align=right | || 2011 |- | Unified Media Interface (UMI) (×4 link) || align=right | || align=right | || 2011 |- | Direct Media Interface (DMI) (×4 link) || align=right | || align=right | || 2004 |- | Enterprise Southbridge Interface (ESI) || align=right | || align=right | || |- | PCI Express 1.0 (×4 link) || align=right | || align=right | || 2004 |- | AGP 4× || align=right | || align=right | || 1998 |- | PCI-X 133 || align=right | || align=right | || |- | PCI-X QDR 16-bit || align=right | || align=right | || |- | InfiniBand single 4×InfiniBand SDR, DDR and QDR use an 8b/10b encoding scheme. || align=right | || align=right | || |- | RapidIO Gen1 4× || align=right | || align=right | || |- | RapidIO Gen2 2× || align=right | || align=right | || |- | UPA || align=right | || align=right | || |- | Unified Media Interface 2.0 (UMI 2.0; ×4 link) || align=right | || align=right | || 2012 |- | Direct Media Interface 2.0 (DMI 2.0; ×4 link) || align=right | || align=right | || 2011 |- | PCI Express 1.0 (×8 link) || align=right | || align=right | || 2004 |- | PCI Express 2.0 (×4 link) || align=right | || align=right | || 2007 |- | AGP 8× || align=right | || align=right | || 2002 |- | PCI-X DDR || align=right | || align=right | || |- | RapidIO Gen2 4× || align=right | || align=right | || |- | Sun JBus (200 MHz) || align=right | || align=right | || 2003 |- | HyperTransport (800 MHz, 16-pair) || align=right | || align=right | || 2001 |- | PCI Express 3.0 (×4 link) || align=right | || align=right | || 2011 |- | HyperTransport (1 GHz, 16-pair) || align=right | || align=right | || |- | PCI Express 1.0 (×16 link) || align=right | || align=right | || 2004 |- | PCI Express 2.0 (×8 link)PCIe 2.0 effectively doubles the bus standard's bandwidth from 2.5 GT/s to 5 GT/s || align=right | || align=right | || 2007 |- | PCI-X QDR || align=right | || align=right | || |- | AGP 8× 64-bit || align=right | || align=right | || |- | RapidIO Gen2 8x || align=right | || align=right | || |- | Direct Media Interface 3.0 (DMI 3.0; ×4 link) || align=right | || align=right | || 2015 |- | PCI Express 3.0 (×8 link) || align=right | || align=right | || 2011 |- | PCI Express 2.0 (×16 link) || align=right | || align=right | || 2007 |- | RapidIO Gen2 16x || align=right | || align=right | || |- | PCI Express 5.0 (×4 link) || align=\"right\" | || align=right | || 2019 |- | PCI Express 3.0 (×16 link) || align=right | || align=right | || 2011 |- |CAPI|| align=\"right\" | || align=\"right\" | || 2014 |- | QPI (4.80GT/s, 2.40 GHz) || align=right | || align=right | || |- | HyperTransport 2.0 (1.4 GHz, 32-pair) || align=right | || align=right | || 2004 |- | QPI (5.86GT/s, 2.93 GHz) || align=right | || align=right | || |- | QPI (6.40GT/s, 3.20 GHz) || align=right | || align=right | || |- | QPI (7.2GT/s, 3.6 GHz) || align=right | || align=right | || 2012 |- | PCI Express 6.0 (×4 link) || align=\"right\" | || align=right | || 2022 |- | PCI Express 4.0 (×16 link) || align=right | || align=right | || 2018 |- | CAPI 2 || align=right | || align=right | || 2016 |- | QPI (8.0GT/s, 4.0 GHz) || align=right | || align=right | || 2012 |- | QPI (9.6GT/s, 4.8 GHz) || align=right | || align=right | || 2014 |- | HyperTransport 3.0 (2.6 GHz, 32-pair) || align=right | || align=right | || 2006 |- | HyperTransport 3.1 (3.2 GHz, 32-pair) || align=right | || align=right | || 2008 |- | CXL Specification 1.x (×16 link) || align=\"right\" | || align=right | || 2019 |- | PCI Express 5.0 (×16 link) || align=\"right\" | || align=right | || 2019 |- | NVLink 1.0 || align=right | || align=right | || 2016 |- | PCI Express 6.0 (×16 link) || align=\"right\" | || align=right | || 2022 |- | NVLink 2.0 || align=right | || align=right | ||2017 |- | Infinity Fabric (Max. theoretical) || align=right | || align=right | ||2017 |} LPC protocol includes high overhead. While the gross data rate equals 33.3 million 4-bit-transfers per second (or ), the fastest transfer, firmware read, results in . The next fastest bus cycle, 32-bit ISA-style DMA write, yields only . Other transfers may be as low as .Intel LPC Interface Specification 1.1 Uses 128b/130b encoding, meaning that about 1.54% of each transfer is used for error detection instead of carrying data between the hardware components at each end of the interface. For example, a single link PCIe 3.0 interface has an 8 Gbit/s transfer rate, yet its usable bandwidth is only about 7.88 Gbit/s. Uses 8b/10b encoding, meaning that 20% of each transfer is used by the interface instead of carrying data from between the hardware components at each end of the interface. For example, a single link PCIe 1.0 has a 2.5 Gbit/s transfer rate, yet its usable bandwidth is only 2 Gbit/s (250 ). Uses PAM-4 encoding and 256 Byte FLIT block, of which 14 Bytes FEC and CRC, meaning that 5.47% of total data rate is used for error detection and correction instead of carrying data. For example, a single link PCIe 6.0 interface has an 64 Gbit/s total transfer rate, yet its usable bandwidth is only 60.5 Gbit/s. ====Portable==== {|class=\"wikitable sortable\" |- ! Technology !! colspan=2 | Rate !! Year |- | PC Card 16-bit 255 ns byte mode || align=right | || align=right | || |- | PC Card 16-bit 255 ns word mode || align=right | || align=right | || |- | PC Card 16-bit 100 ns byte mode || align=right | || align=right | || |- | PC Card 16-bit 100 ns word mode || align=right | || align=right | || |- | PC Card 32-bit (CardBus) byte mode || align=right | || align=right | || |- | ExpressCard 1.2 USB 2.0 mode || align=right | || align=right | || |- | PC Card 32-bit (CardBus) word mode || align=right | || align=right | || |- | PC Card 32-bit (CardBus) doubleword mode || align=right | || align=right | || |- | ExpressCard 1.2 PCI Express mode || align=right | || align=right | || |- | ExpressCard 2.0 USB 3.0 mode || align=right | || align=right | || |- | ExpressCard 2.0 PCI Express mode || align=right | || align=right | || |} ====Storage==== {|class=\"wikitable sortable\" |- ! Technology !! colspan=2 | Rate !! Year |- | Teletype Model 33 paper tape || align=right | || align=right | || 1963 |- | TRS-80 Model 1 Level 1 BASIC cassette tape interface || align=right | || align=right | || 1977 |- | C2N Commodore Datasette 1530 cassette tape interface || align=right | || align=right | || 1977 |- | Apple 2 cassette tape interface || align=right | || align=right | || 1977 |- | Amstrad CPC tape || align=right | || align=right | || 1984 |- | Single Density 8-inch FM Floppy Disk Controller (160 KB) || align=right | || align=right | || 1973 |- | Single Density 5.25-inch FM Floppy Disk Controller (180 KB) || align=right | || align=right | || 1978 |- | High Density Floppy Disk Controller (1.2 MB/1.44 MB) || align=right | || align=right | || 1984 |- | CD Controller (1×) || align=right | || align=right | || 1988 |- | MFM hard disk || align=right | || align=right | || 1980 |- | RLL hard disk || align=right | || align=right | || |- | DVD Controller (1×) || align=right | || align=right | || |- | ESDI || align=right | || align=right | || |- | ATA PIO Mode 0 || align=right | || align=right | || 1986 |- | HD DVD Controller (1×) || align=right | || align=right | || |- | Blu-ray Controller (1×) || align=right | || align=right | || |- | SCSI (Narrow SCSI) (5 MHz)SCSI-1, SCSI-2 and SCSI-3 are signaling protocols and do not explicitly refer to a specific rate. Narrow SCSI exists using SCSI-1 and SCSI-2. Higher rates use SCSI-2 or later. || align=right | || align=right | || 1986 |- | ATA PIO Mode 1 || align=right | || align=right | || 1994 |- | ATA PIO Mode 2 || align=right | || align=right | || 1994 |- | Fast SCSI (8 bits/10 MHz) || align=right | || align=right | || |- | ATA PIO Mode 3 || align=right | || align=right | || 1996 |- | AoE over Fast Ethernetminimum overhead is 38 byte L1/L2, 14 byte AoE per 1024 byte user data || align=right | || align=right | || 2009 |- | iSCSI over Fast Ethernetminimum overhead is 38 byte L1/L2, 20 byte IP, 20 byte TCP per 1460 byte user data || align=right | || align=right | || 2004 |- | ATA PIO Mode 4 || align=right | || align=right | || 1996 |- | Fast Wide SCSI (16 bits/10 MHz) || align=right | || align=right | || |- | Ultra SCSI (Fast-20 SCSI) (8 bits/20 MHz) || align=right | || align=right | || |- |SD (High Speed) || align=\"right\" | || align=right | || |- | Ultra DMA ATA 33 || align=right | || align=right | || 1998 |- | Ultra Wide SCSI (16 bits/20 MHz) || align=right | || align=right | || |- | Ultra-2 SCSI 40 (Fast-40 SCSI) (8 bits/40 MHz) || align=right | || align=right | || |- |SDHC/SDXC/SDUC (UHS-I Full Duplex) || align=\"right\" | || align=right | || |- | Ultra DMA ATA 66 || align=right | || align=right | || 2000 |- | Blu-ray Controller (16×) || align=right | || align=right | || |- | Ultra-2 wide SCSI (16 bits/40 MHz)|| align=right | || align=right | || |- | Serial Storage Architecture SSA || align=right | || align=right | || 1990 |- | Ultra DMA ATA 100 || align=right | || align=right | || 2002 |- | Fibre Channel 1GFC (1.0625 GHz)Fibre Channel 1GFC, 2GFC, 4GFC use an 8b/10b encoding scheme. Fibre Channel 10GFC, which uses a 64B/66B encoding scheme, is not compatible with 1GFC, 2GFC and 4GFC, and is used only to interconnect switches. || align=right | || align=right | || 1997 |- | AoE over gigabit Ethernet, jumbo framesminimum overhead is 38 byte L1/L2, 14 byte AoE per 8192 byte user data || align=right | || align=right | || 2009 |- | iSCSI over gigabit Ethernet, jumbo framesminimum overhead is 38 byte L1/L2, 20 byte IP, 20 byte TCP per 8960 byte user data || align=right | || align=right | || 2004 |- | Ultra DMA ATA 133 || align=right | || align=right | || 2005 |- |SDHC/SDXC/SDUC (UHS-II Full Duplex) || align=\"right\" | || align=right | || |- | Ultra-3 SCSI (Ultra 160 SCSI; Fast-80 Wide SCSI) (16 bits/40 MHz DDR) || align=right | || align=right | || |- | SATA revision 1.0SATA and SAS use an 8b/10b encoding scheme. || align=right | || align=right | || 2003 |- | Fibre Channel 2GFC (2.125 GHz) || align=right | || align=right | || 2001 |- | Ultra-320 SCSI (Ultra4 SCSI) (16 bits/80 MHz DDR) || align=right | || align=right | || |- | Serial Attached SCSI (SAS) SAS-1 || align=right | || align=right | || 2004 |- | SATA Revision 2.0 || align=right | || align=right | || 2004 |- |SDHC/SDXC/SDUC (UHS-III Full Duplex) || align=\"right\" | || align=right | || |- | Fibre Channel 4GFC (4.25 GHz) || align=right | || align=right | || 2004 |- | Serial Attached SCSI (SAS) SAS-2 || align=right | || align=right | || 2009 |- | SATA Revision 3.0 || align=right | || align=right | || 2008 |- | Fibre Channel 8GFC (8.50 GHz) || align=right | || align=right | || 2005 |- |SDHC/SDXC/SDUC (SD Express) || align=\"right\" | || align=right | || |- | AoE over 10GbE || align=right | || align=right | || 2009 |- | iSCSI over 10GbE || align=right | || align=right | || 2004 |- | FCoE over 10GbEminimum overhead is 38 byte L1/L2, 36 byte FC per 2048 byte user data || align=right | || align=right | || 2009 |- | Serial Attached SCSI (SAS) SAS-3 || align=right | || align=right | || 2013 |- | Fibre Channel 16GFC (14.025 GHz) || align=right | || align=right | || 2011 |- | SATA Express || align=right | || align=right | || 2013 |- | Serial Attached SCSI (SAS) 4 || align=right | || align=right | || 2017 |- |UFS (version 3.0) || align=\"right\" | || align=right | ||2018 |- | Fibre Channel 32GFC (28.05 GHz) || align=right | || align=right | || 2016 |- | NVMe over M.2 or U.2 (using PCI Express 3.0 ×4 link) || align=right | || align=right | || 2013 |- | iSCSI over InfiniBand 4× || align=right | || align=right | || 2007 |- | NVMe over M.2 or U.2 (using PCI Express 4.0 ×4 link) || align=right | || align=right | || 2017 |- | iSCSI over 100G Ethernet || align=right | || align=right | || 2010 |- | FCoE over 100G Ethernet || align=right | || align=right | || 2010 |} Uses 8b/10b encoding Uses 64b/66b encoding Uses 128b/150b encoding ====Peripheral==== {|class=\"wikitable sortable\" |- ! Technology !! colspan=2 | Rate !! Year |- | Apple Desktop Bus || align=right | || align=right | || 1986 |- | PS/2 port || align=right | || align=right | || 1987 |- | Serial MIDI || align=right | || align=right | || 1983 |- | CBM Bus maxproprietary serial version of IEEE-488 by Commodore International || align=right | || align=right | || 1981 |- | Serial RS-232 max || align=right | || align=right | || 1962 |- | Serial DMX512A || align=right | || align=right | || 1998 |- | Parallel (Centronics/IEEE 1284) || align=\"right\" | || align=right | || |- | Serial 16550 UART max || align=right | || align=right | || |- | USB 1.0 low speed || align=right | || align=right | || 1996 |- | Serial UART max || align=right | || align=right | || |- | GPIB/HPIB (IEEE-488.1) IEEE-488 max. || align=right | || align=right | || |- | Serial EIA-422 max. || align=right | || align=right | || |- | USB 1.0 full speed || align=right | || align=right | || 1996 |- | Parallel (Centronics/IEEE 1284) EPP (Enhanced Parallel Port) || align=\"right\" | || align=right | || 1992 |- |Parallel (Centronics/IEEE 1284) ECP (Extended Capability Port) || align=\"right\" | || align=\"right\" | || 1994 |- | Serial EIA-485 max. || align=right | || align=right | || |- | GPIB/HPIB (IEEE-488.1-2003) IEEE-488 max. || align=right | || align=right | || |- | FireWire (IEEE 1394) 100 || align=right | || align=right | || 1995 |- | FireWire (IEEE 1394) 200 || align=right | || align=right | || 1995 |- | FireWire (IEEE 1394) 400 || align=right | || align=right | || 1995 |- | USB 2.0 high speed || align=right | || align=right | || 2000 |- | FireWire (IEEE 1394b) 800FireWire (IEEE 1394b) uses an 8b/10b encoding scheme. || align=right | || align=right | || 2002 |- | Fibre Channel 1 Gb SCSI || align=right | || align=right | || |- | FireWire (IEEE 1394b) 1600 || align=right | || align=right | || 2007 |- | Fibre Channel 2 Gb SCSI || align=right | || align=right | || |- | eSATA (SATA 300) || align=right | || align=right | || 2004 |- | CoaXPress Base (up and down bidirectional link) || align=right | + || align=right | || 2009 |- | FireWire (IEEE 1394b) 3200 || align=right | || align=right | || 2007 |- | External PCI Express 2.0 ×1 || align=right | || align=right | || |- | Fibre Channel 4 Gb SCSI || align=right | || align=right | || |- | USB 3.0 SuperSpeed (aka USB 3.1 Gen 1) || align=right | || align=right | || 2010 |- | eSATA (SATA 600) || align=right | || align=right | || 2011 |- | CoaXPress full (up and down bidirectional link) || align=right | + || align=right | || 2009 |- | External PCI Express 2.0 ×2 || align=right | || align=right | || |- | USB 3.1 SuperSpeed+ (aka USB 3.1 Gen 2) || align=right | || align=right | || 2013 |- | External PCI Express 2.0 ×4 || align=right | || align=right | || |- | Thunderbolt || align=right | || align=right | || 2011 |- | USB 3.2 SuperSpeed+ (aka USB 3.2 Gen 2×2)|| align=right | || align=right | || 2017 |- | Thunderbolt 2 || align=right | || align=right | || 2013 |- |FPGA Mezzanine Card Plus (FMC+)|| align=\"right\" |28 Gbit/s || align=right | 3.5 GB/s || 2019 |- | External PCI Express 2.0 ×8 || align=right | || align=right | || |- | Thunderbolt 3 two links || align=right | || align=right | || 2015 |- | USB4|| align=\"right\" | || align=right | || 2019 |- | External PCI Express 2.0 ×16 || align=right | || align=right | || |} ====MAC to PHY==== {|class=\"wikitable sortable\" |- ! rowspan=\"2\" | Technology ! rowspan=\"2\" |Channels ! rowspan=\"2\" |Bits ! colspan=\"3\" |MGT Lanes!! colspan=\"2\" | Rate !! rowspan=\"2\" | Year |- !Count !Encoding !Rate ! ! |- |Media Independent Interface (MII) |1 |4 | | | || align=\"right\" ||| align=\"right\" ||| |- | Reduced MII (RMII) |1 |2 | | | || align=\"right\" ||| align=\"right\" ||| |- | Serial MII (SMII) |1 |1 | | | || align=\"right\" ||| align=\"right\" ||| |- | Gigabit MII (GMII) |1 |8 | | | || align=\"right\" ||| align=\"right\" ||| |- | Reduced gigabit/s MII (RGMII) |1 |4 | | | || align=\"right\" ||| align=\"right\" ||| |- |Ten-bit interface (TBI) |1 |10 | | | | align=\"right\" | | align=\"right\" | | |- | Serial gigabit/s MII (SGMII) |1 | |1 |8b/10b | align=\"right\" ||| align=\"right\" ||| align=\"right\" ||| |- | Reduced serial gigabit/s MII (RSGMII) |2 | |1 |8b/10b | align=\"right\" ||| align=\"right\" ||| align=\"right\" ||| |- | Reduced serial gigabit/s MII plus (RSGMII-PLUS) |4 | |1 |8b/10b | align=\"right\" ||| align=\"right\" ||| align=\"right\" ||| |- | Quad serial gigabit/s MII (QSGMII) |4 | |1 |8b/10b | align=\"right\" ||| align=\"right\" ||| align=\"right\" ||| |- | 10 gigabit/s MII (XGMII) |1 |32 | | | || align=\"right\" ||| align=\"right\" ||| |- | XGMII attachment unit interface (XAUI) |1 | |4 |8b/10b | align=\"right\" ||| align=\"right\" ||| align=\"right\" ||| |- |Reduced Pin XAUI (RXAUI) |1 | |2 |8b/10b | align=\"right\" | | align=\"right\" | | align=\"right\" | | |- |XFI/SFI |1 | |1 |64b/66b | align=\"right\" | | align=\"right\" | | align=\"right\" | | |- | 40 gigabit/s MII (XLGMII, on-chip only) |1 | | | | || align=\"right\" ||| align=\"right\" ||| |- | 100 gigabit/s MII (CGMII, on-chip only) |1 | | | | || align=\"right\" ||| align=\"right\" |||2008 |- |100G AUI (CAUI-10) |1 | |10 |64b/66b | align=\"right\" | | align=\"right\" | | align=\"right\" | | |- |100G AUI (CAUI-4) |1 | |4 |64b/66b | align=\"right\" | | align=\"right\" | | align=\"right\" | | |} ====PHY to XPDR==== {|class=\"wikitable sortable\" |- ! Technology !! colspan=2 | Rate !! Year |- | 10 gigabit/s 16-bit interface (XSBI; 16 lanes) || align=right | || align=right | || |} ===Dynamic random-access memory=== The table below shows values for PC memory module types. These modules usually combine multiple chips on one circuit board. SIMM modules connect to the computer via an 8-bit- or 32-bit-wide interface. RIMM modules used by RDRAM are 16-bit- or 32-bit-wide. DIMM modules connect to the computer via a 64-bit- wide interface. Some other computer architectures use different modules with a different bus width. In a single-channel configuration, only one module at a time can transfer information to the CPU. In multi-channel configurations, multiple modules can transfer information to the CPU at the same time, in parallel. FPM, EDO, SDR, and RDRAM memory was not commonly installed in a dual-channel configuration. DDR and DDR2 memory is usually installed in single- or dual-channel configuration. DDR3 memory is installed in single-, dual-, tri-, and quad-channel configurations. Bit rates of multi-channel configurations are the product of the module bit-rate (given below) and the number of channels. {|class=\"wikitable sortable\" |- ! Module type !! Chip type !! Internal clock !! Bus clock !! Bus speed !! colspan=2 | Transfer rate |- | FPM DRAM || 70 ns tRAC || align=\"right\" | || align=right | || align=right | || align=\"right\" | || align=right | |- | EDO DRAM (486 CPU) || 60 ns tRAC || align=\"right\" | || align=right | || align=right | || align=\"right\" | || align=right | |- | EDO DRAM (Pentium CPU) || 60 ns tRAC || align=\"right\" | || align=right | || align=right | || align=\"right\" | || align=right | |- | PC-66 SDR SDRAM || 10/15 ns || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-100 SDR SDRAM || 8 ns || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-133 SDR SDRAM || 7/7.5 ns || align=right | || align=right | || align=right | || align=right | || align=right | |- | RIMM-1200 RDRAM || PC600 || align=right | || align=right | || align=right | || align=right | || align=right | |- | RIMM-1400 RDRAM || PC700 || align=right | || align=right | || align=right | || align=right | || align=right | |- | RIMM-1600 RDRAM || PC800 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-1600 DDR SDRAM || DDR-200 || align=right | || align=right | || align=right | || align=right | || align=right | |- | RIMM-2100 RDRAM || PC1066 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-2100 DDR SDRAM || DDR-266 || align=right | || align=right | || align=right | || align=right | || align=right | |- | RIMM-2400 RDRAM || PC1200 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-2700 DDR SDRAM || DDR-333 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-3200 DDR SDRAM || DDR-400 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-3200 DDR2 SDRAM || DDR2-400 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-3500 DDR SDRAM || DDR-433 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-3700 DDR SDRAM || DDR-466 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-4000 DDR SDRAM || DDR-500 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-4200 DDR SDRAM || DDR-533 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-4200 DDR2 SDRAM || DDR2-533 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-4400 DDR SDRAM || DDR-550 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC-4800 DDR SDRAM || DDR-600 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-5300 DDR2 SDRAM || DDR2-667 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-6000 DDR2 SDRAM || DDR2-750 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-6400 DDR2 SDRAM || DDR2-800 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-6400 DDR3 SDRAM || DDR3-800 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-7200 DDR2 SDRAM || DDR2-900 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-8000 DDR2 SDRAM || DDR2-1000 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-8500 DDR2 SDRAM || DDR2-1066 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-8500 DDR3 SDRAM || DDR3-1066 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-8800 DDR2 SDRAM || DDR2-1100 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-9200 DDR2 SDRAM || DDR2-1150 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-9600 DDR2 SDRAM || DDR2-1200 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC2-10000 DDR2 SDRAM || DDR2-1250 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-10600 DDR3 SDRAM || DDR3-1333 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-11000 DDR3 SDRAM || DDR3-1375 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-12800 DDR3 SDRAM || DDR3-1600 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-13000 DDR3 SDRAM || DDR3-1625 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-14400 DDR3 SDRAM || DDR3-1800 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-14900 DDR3 SDRAM || DDR3-1866 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-16000 DDR3 SDRAM || DDR3-2000 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-17000 DDR3 SDRAM || DDR3-2133 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC4-17000 DDR4 SDRAM || DDR4-2133 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-17600 DDR3 SDRAM || DDR3-2200 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-19200 DDR3 SDRAM || DDR3-2400 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC4-19200 DDR4 SDRAM || DDR4-2400 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-21300 DDR3 SDRAM || DDR3-2666 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC4-21300 DDR4 SDRAM || DDR4-2666 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC3-24000 DDR3 SDRAM || DDR3-3000 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC4-24000 DDR4 SDRAM || DDR4-3000 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC4-25600 DDR4 SDRAM || DDR4-3200 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC5-41600 DDR5 SDRAM || DDR5-5200 || align=right | || align=right | || align=right | || align=right | || align=right | |- | PC5-51200 DDR5 SDRAM || DDR5-6400 || align=right | || align=right | || align=right | || align=right | || align=right | |} The clock rate at which DRAM memory cells operate. The memory latency is largely determined by this rate. Note that until the introduction of DDR4 the internal clock rate saw relatively slow progress. DDR/DDR2/DDR3 memory uses 2n/4n/8n (respectively) prefetch buffer to provide higher throughput, while the internal memory speed remains similar to that of the previous generation. The \"memory speed/clock\" advertised by manufactures and suppliers usually refers to this rate (with 1 GT/s = 1 GHz). Note that modern types of memory use DDR bus with two transfers per clock. ===Graphics processing units' RAM=== RAM memory modules are also utilised by graphics processing units; however, memory modules for those differ somewhat from standard computer memory, particularly with lower power requirements, and are specialised to serve GPUs: for example, GDDR3 was fundamentally based on DDR2. Every graphics memory chip is directly connected to the GPU (point-to-point). The total GPU memory bus width varies with the number of memory chips and the number of lanes per chip. For example, GDDR5 specifies either 16 or 32 lanes per \"device\" (chip), while GDDR5X specifies 64 lanes per chip. Over the years, bus widths rose from 64-bit to 512-bit and beyond: e.g. HBM is 1024 bits wide.Comparison of AMD graphics processing units Because of this variability, graphics memory speeds are sometimes compared per pin. For direct comparison to the values for 64-bit modules shown above, video RAM is compared here in 64-lane lots, corresponding to two chips for those devices with 32-bit widths. In 2012, high-end GPUs used 8 or even 12 chips with 32 lanes each, for a total memory bus width of 256 or 384 bits. Combined with a transfer rate per pin of 5 GT/s or more, such cards could reach 240 GB/s or more. RAM frequencies used for a given chip technology vary greatly. Where single values are given below, they are examples from high-end cards.Comparison of Nvidia graphics processing units Since many cards have more than one pair of chips, the total bandwidth is correspondingly higher. For example, high-end cards often have eight chips, each 32 bits wide, so the total bandwidth for such cards is four times the value given below. {|class=\"wikitable sortable\" |- ! Chip type ! Module type !! Memory clock !! Transfers/s !! colspan=2 |Bandwidth |- |DDR |64 lanes |align=right| |align=right| |align=right| |align=right| |- |DDR2 |64 lanes |align=right| |align=right| |align=right| |align=right| |- |GDDR3 |64 lanes |align=right| |align=right| |align=right| |align=right| |- |GDDR4 |64 lanes |align=right| |align=right| |align=right| |align=right| |- |GDDR5 | 64 lanes |align=right| |align=right| |align=right| |align=right| |- |GDDR5X |64 lanes |align=right| |align=right| |align=right| |align=right| |- |GDDR6 |64 lanes |align=right| |align=right| |align=right| |align=right| |- |GDDR6X |64 lanes |align=right| |align=right| |align=right| |align=right| |- |HBM |1024 lanes (8 channels @ 128 lanes ea) |align=right| |align=right| |align=right| |align=right| |- |HBM2 |1024 lanes (8 channels @ 128 lanes ea) |align=right| |align=right| |align=right| |align=right| |- |HBM3 |1024 lanes (8 channels @ 128 lanes ea) |align=right| |align=right| |align=right| |align=right| |- | HMC |128 lanes (8 links @ 16 lanes ea) |align=right| (internal) |align=right| |align=right| |align=right| |- | HMC2 |64 lanes (4 links @ 16 lanes ea) |align=right| (internal) |align=right| |align=right| |align=right| |} ===Digital audio=== {|class=\"wikitable sortable\" |- ! Device !! colspan=2 | Rate |- | CD Audio (16-bit PCM) ||align=right| ||align=right| |- | I²S||align=right| @ 24bit/48 kHz|| align=right| |- | AES/EBU||align=right| @ 24-bit/48 kHz|| align=right| |- | S/PDIF fs 48kHz ||align=right| ||align=right| |- | ADAT Lightpipe (Type I)|| align=right| || align=right| 1.152 |- | AC'97|| align=right| || align=right| |- | HDMI||align=right| || align=right| |- | DisplayPort ||align=right| || align=right| |- | Intel High Definition Audio rev. 1.0High Definition Audio Specification, Revision 1.0a, 2010|| align=right| outbound; 24 Mbit/s inbound || align=right| outbound; 3 inbound |- | MADI|| align=right| || align=right| |} ===Digital video interconnects=== Data rates given are from the video source (e.g., video card) to receiving device (e.g., monitor) only. Out of band and reverse signaling channels are not included. {|class=\"wikitable sortable\" |- ! Device !! colspan=2 | Rate !! Year |- | HD- SDI (SMPTE 292M) ||align=right| ||align=right| || |- | Camera Link Base (single) 24-bit 85 MHz ||align=right| ||align=right| || |- | LVDS Display InterfaceVidesignline.com, Panel display interfaces and bandwidth: From TTL, LVDS, TDMS to DisplayPort ||align=right| ||align=right| || |- | 3G-SDI (SMPTE 424M)||align=right| ||align=right| || 2006 |- | Single link DVI ||align=right| ||align=right| || 1999 |- | HDMI 1.0 ||align=right| ||align=right| || 2002 |- | Camera Link full (dual) 64-bit 85 MHz ||align=right| ||align=right| || |- | 6G-SDI (SMPTE 2081)||align=right| ||align=right| || 2015 |- | DisplayPort 1.0 (4-lane Reduced Bit Rate)Displayport Technical Overview , May 2010 ||align=right| ||align=right| || 2006 |- | Dual link DVI ||align=right| ||align=right| || 1999 |- | Thunderbolt || align=right | || align=right | || 2011 |- | HDMI 1.3 ||align=right| ||align=right| || 2006 |- | Dual High-Speed LVDS Display Interface ||align=right| ||align=right| || |- | DisplayPort 1.0 (4-lane High Bit Rate)||align=right| ||align=right| || 2006 |- | 12G-SDI (SMPTE 2082)||align=right| ||align=right| || 2015 |- | HDMI 2.0 ||align=right| ||align=right| || 2013 |- | Thunderbolt 2 || align=right | || align=right | || 2013 |- | DisplayPort 1.2 (4-lane High Bit Rate 2)||align=right| ||align=right| || 2009 |- | DisplayPort 1.3 (4-lane High Bit Rate 3)||align=right| ||align=right| || 2014 (2016) |- |DisplayPort 1.4/1.4a||align=right| ||align=right| || 2016 (2018) |- |superMHL || align=right | || align=right | || 2015 |- | Thunderbolt 3 || align=right | || align=right | || 2015 |- | HDMI 2.1 ||align=right| ||align=right| || 2017 |- | DisplayPort 2.0 (4-lane)||align=right| ||align=right| || 2019 |- | SMPTE 2110 over 100 Gigabit Ethernet|| align=right | || align=right | || 2017 |} Uses 8b/10b encoding (20% coding overhead) Uses 16b/18b encoding (11% overhead) Uses 128b/132b encoding (3% overhead) ==See also== * List of Internet access technology bit rates * Bitrates in multimedia * Comparison of mobile phone standards * Comparison of wireless data standards * OFDM system comparison table * Optical Carrier transmission rates * Orders of magnitude (bit rate) * Sneakernet * Spectral efficiency comparison table ==Notes== ==External links== * Interconnection Speeds Compared * LTE Categories 1 * LTE Categories 2 * Need for Speed: Theoretical Bandwidth Comparison – A graph illustrating digital bandwidths. Digital Silence, 2004 (archived). Bit rates Bit rates Bit rates Bit rates Bit rates",
 "title": "List of interface bit rates"
}