v 4
file . "sim/display_tb.vhdl" "9862eb88d53ef5c2386c2c11dacb6b1fc5125737" "20250811191308.625":
  entity display_tb at 1( 0) + 0 on 81;
  architecture test of display_tb at 9( 129) + 0 on 82;
file . "src/display.vhdl" "c28e51a970ab127741c076145d3b94ab98f37f8d" "20250811191308.620":
  entity display at 1( 0) + 0 on 79;
  architecture rtl of display at 17( 491) + 0 on 80;
