================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Tue Jan 20 23:44:14 EST 2026
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         project_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              1906
FF:               3019
DSP:              3
BRAM:             2
URAM:             0
SRL:              216


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 2.779       |
| Post-Route     | 2.845       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+----------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                       | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                       | 1906 | 3019 | 3   | 2    |      |     |        |      |         |          |        |
|   (inst)                   | 37   | 232  | 1   |      |      |     |        |      |         |          |        |
|   a_m_axi_U                | 470  | 756  |     | 1    |      |     |        |      |         |          |        |
|   b_m_axi_U                | 477  | 756  |     | 1    |      |     |        |      |         |          |        |
|   control_s_axi_U          | 229  | 245  |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_pipe_U |      |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U1    |      |      |     |      |      |     |        |      |         |          |        |
|   sum_m_axi_U              | 675  | 1029 |     |      |      |     |        |      |         |          |        |
+----------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.70%  | OK     |
| FD                                                        | 50%       | 2.14%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.75%  | OK     |
| CARRY8                                                    | 25%       | 0.93%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.83%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.46%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.65%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 118    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.98   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                               | ENDPOINT PIN                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                              |                             |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.155 | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C | a_r_read_reg_278_reg[36]/CE |            2 |        296 |          2.756 |          0.384 |        2.372 |
| Path2 | 7.155 | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C | a_r_read_reg_278_reg[40]/CE |            2 |        296 |          2.756 |          0.384 |        2.372 |
| Path3 | 7.155 | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C | a_r_read_reg_278_reg[46]/CE |            2 |        296 |          2.756 |          0.384 |        2.372 |
| Path4 | 7.155 | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C | a_r_read_reg_278_reg[48]/CE |            2 |        296 |          2.756 |          0.384 |        2.372 |
| Path5 | 7.155 | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg/C | a_r_read_reg_278_reg[38]/CE |            2 |        296 |          2.757 |          0.384 |        2.373 |
+-------+-------+----------------------------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------+-------------------+
    | Path1 Cells                                                 | Primitive Type    |
    +-------------------------------------------------------------+-------------------+
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[36]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[40]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[46]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[48]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[38]                                    | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------+-------------------+
    | Path2 Cells                                                 | Primitive Type    |
    +-------------------------------------------------------------+-------------------+
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[36]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[40]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[46]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[48]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[38]                                    | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------+-------------------+
    | Path3 Cells                                                 | Primitive Type    |
    +-------------------------------------------------------------+-------------------+
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[36]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[40]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[46]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[48]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[38]                                    | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------+-------------------+
    | Path4 Cells                                                 | Primitive Type    |
    +-------------------------------------------------------------+-------------------+
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[36]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[40]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[46]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[48]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[38]                                    | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------+-------------------+
    | Path5 Cells                                                 | Primitive Type    |
    +-------------------------------------------------------------+-------------------+
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[36]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[40]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[46]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[48]                                    | REGISTER.SDR.FDRE |
    | b_m_axi_U/load_unit_0/fifo_rreq/full_n_reg                  | REGISTER.SDR.FDSE |
    | b_m_axi_U/load_unit_0/fifo_rreq/mem_reg[30][0]_srl31_i_3    | CLB.LUT.LUT4      |
    | b_m_axi_U/load_unit_0/fifo_rreq/ap_enable_reg_pp0_iter1_i_1 | CLB.LUT.LUT5      |
    | a_r_read_reg_278_reg[38]                                    | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------+-------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_kernel_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/top_kernel_failfast_routed.rpt                 |
| power                    | impl/verilog/report/top_kernel_power_routed.rpt                    |
| status                   | impl/verilog/report/top_kernel_status_routed.rpt                   |
| timing                   | impl/verilog/report/top_kernel_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/top_kernel_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/top_kernel_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/top_kernel_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


