<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="main_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="fun_pkg" />
            <top_module name="glbl" />
            <top_module name="main_tb" />
            <top_module name="tg68k_pack" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="94417051727fs"></ZoomEndTime>
      <Cursor1Time time="91330000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="186"></NameColumnWidth>
      <ValueColumnWidth column_width="93"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="71" />
   <wvobject fp_name="/main_tb/main_inst/computer/cpuAddress" type="array">
      <obj_property name="ElementShortName">cpuAddress[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpuAddress[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/cpuDataOut" type="array">
      <obj_property name="ElementShortName">cpuDataOut[15:0]</obj_property>
      <obj_property name="ObjectShortName">cpuDataOut[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/cpuDataIn" type="array">
      <obj_property name="ElementShortName">cpuDataIn[15:0]</obj_property>
      <obj_property name="ObjectShortName">cpuDataIn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/ram_ack" type="logic">
      <obj_property name="ElementShortName">ram_ack</obj_property>
      <obj_property name="ObjectShortName">ram_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuCS" type="logic">
      <obj_property name="ElementShortName">cpuCS</obj_property>
      <obj_property name="ObjectShortName">cpuCS</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuReadEn" type="logic">
      <obj_property name="ElementShortName">cpuReadEn</obj_property>
      <obj_property name="ObjectShortName">cpuReadEn</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuWriteEn" type="logic">
      <obj_property name="ElementShortName">cpuWriteEn</obj_property>
      <obj_property name="ObjectShortName">cpuWriteEn</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/cpu_r_w" type="logic">
      <obj_property name="ElementShortName">cpu_r_w</obj_property>
      <obj_property name="ObjectShortName">cpu_r_w</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/cpu_dtack" type="logic">
      <obj_property name="ElementShortName">cpu_dtack</obj_property>
      <obj_property name="ObjectShortName">cpu_dtack</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/n_basRom1CS" type="logic">
      <obj_property name="ElementShortName">n_basRom1CS</obj_property>
      <obj_property name="ObjectShortName">n_basRom1CS</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/n_basRom2CS" type="logic">
      <obj_property name="ElementShortName">n_basRom2CS</obj_property>
      <obj_property name="ObjectShortName">n_basRom2CS</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/io1/dispByteLatch" type="array">
      <obj_property name="ElementShortName">dispByteLatch[7:0]</obj_property>
      <obj_property name="ObjectShortName">dispByteLatch[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/io1/dispState" type="other">
      <obj_property name="ElementShortName">dispState</obj_property>
      <obj_property name="ObjectShortName">dispState</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/regsel" type="logic">
      <obj_property name="ElementShortName">regsel</obj_property>
      <obj_property name="ObjectShortName">regsel</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/n_interface1CS" type="logic">
      <obj_property name="ElementShortName">n_interface1CS</obj_property>
      <obj_property name="ObjectShortName">n_interface1CS</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/cpuAddress" type="array">
      <obj_property name="ElementShortName">cpuAddress[26:0]</obj_property>
      <obj_property name="ObjectShortName">cpuAddress[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/cpuDataOut" type="array">
      <obj_property name="ElementShortName">cpuDataOut[15:0]</obj_property>
      <obj_property name="ObjectShortName">cpuDataOut[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/mem_cen" type="logic">
      <obj_property name="ElementShortName">mem_cen</obj_property>
      <obj_property name="ObjectShortName">mem_cen</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/mem_oen" type="logic">
      <obj_property name="ElementShortName">mem_oen</obj_property>
      <obj_property name="ObjectShortName">mem_oen</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/mem_wen" type="logic">
      <obj_property name="ElementShortName">mem_wen</obj_property>
      <obj_property name="ObjectShortName">mem_wen</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/mem_data_valid" type="logic">
      <obj_property name="ElementShortName">mem_data_valid</obj_property>
      <obj_property name="ObjectShortName">mem_data_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/mem_ready" type="logic">
      <obj_property name="ElementShortName">mem_ready</obj_property>
      <obj_property name="ObjectShortName">mem_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/cState" type="other">
      <obj_property name="ElementShortName">cState</obj_property>
      <obj_property name="ObjectShortName">cState</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/nState" type="other">
      <obj_property name="ElementShortName">nState</obj_property>
      <obj_property name="ObjectShortName">nState</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/mem_rd_data" type="array">
      <obj_property name="ElementShortName">mem_rd_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rd_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/mem_wdf_data" type="array">
      <obj_property name="ElementShortName">mem_wdf_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wdf_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/oldAddress" type="array">
      <obj_property name="ElementShortName">oldAddress[26:0]</obj_property>
      <obj_property name="ObjectShortName">oldAddress[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/ram_ub" type="logic">
      <obj_property name="ElementShortName">ram_ub</obj_property>
      <obj_property name="ObjectShortName">ram_ub</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/computer/ram_lb" type="logic">
      <obj_property name="ElementShortName">ram_lb</obj_property>
      <obj_property name="ObjectShortName">ram_lb</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/LED" type="array">
      <obj_property name="ElementShortName">LED[15:0]</obj_property>
      <obj_property name="ObjectShortName">LED[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/cpu_clk" type="logic">
      <obj_property name="ElementShortName">cpu_clk</obj_property>
      <obj_property name="ObjectShortName">cpu_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/CPU_RESETN" type="logic">
      <obj_property name="ElementShortName">CPU_RESETN</obj_property>
      <obj_property name="ObjectShortName">CPU_RESETN</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/init_calib_complete" type="logic">
      <obj_property name="ElementShortName">init_calib_complete</obj_property>
      <obj_property name="ObjectShortName">init_calib_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/reset_req_n" type="logic">
      <obj_property name="ElementShortName">reset_req_n</obj_property>
      <obj_property name="ObjectShortName">reset_req_n</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/rst_stretch" type="array">
      <obj_property name="ElementShortName">rst_stretch[31:0]</obj_property>
      <obj_property name="ObjectShortName">rst_stretch[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/ui_clk" type="logic">
      <obj_property name="ElementShortName">ui_clk</obj_property>
      <obj_property name="ObjectShortName">ui_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/mem_data_valid" type="logic">
      <obj_property name="ElementShortName">mem_data_valid</obj_property>
      <obj_property name="ObjectShortName">mem_data_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/mem_data_ready" type="logic">
      <obj_property name="ElementShortName">mem_data_ready</obj_property>
      <obj_property name="ObjectShortName">mem_data_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/read_complete" type="logic">
      <obj_property name="ElementShortName">read_complete</obj_property>
      <obj_property name="ObjectShortName">read_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/write_complete" type="logic">
      <obj_property name="ElementShortName">write_complete</obj_property>
      <obj_property name="ObjectShortName">write_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/read_transaction_complete" type="logic">
      <obj_property name="ElementShortName">read_transaction_complete</obj_property>
      <obj_property name="ObjectShortName">read_transaction_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/rstrobe" type="logic">
      <obj_property name="ElementShortName">rstrobe</obj_property>
      <obj_property name="ObjectShortName">rstrobe</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/wstrobe" type="logic">
      <obj_property name="ElementShortName">wstrobe</obj_property>
      <obj_property name="ObjectShortName">wstrobe</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/write_fifo_i/din" type="array">
      <obj_property name="ElementShortName">din[42:0]</obj_property>
      <obj_property name="ObjectShortName">din[42:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/write_fifo_i/dout" type="array">
      <obj_property name="ElementShortName">dout[42:0]</obj_property>
      <obj_property name="ObjectShortName">dout[42:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/write_fifo_i/rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/write_fifo_i/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/write_fifo_i/wr_ack" type="logic">
      <obj_property name="ElementShortName">wr_ack</obj_property>
      <obj_property name="ObjectShortName">wr_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/read_complete" type="logic">
      <obj_property name="ElementShortName">read_complete</obj_property>
      <obj_property name="ObjectShortName">read_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/write_complete" type="logic">
      <obj_property name="ElementShortName">write_complete</obj_property>
      <obj_property name="ObjectShortName">write_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/mem_rd_data_end" type="logic">
      <obj_property name="ElementShortName">mem_rd_data_end</obj_property>
      <obj_property name="ObjectShortName">mem_rd_data_end</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/mem_rd_data_valid" type="logic">
      <obj_property name="ElementShortName">mem_rd_data_valid</obj_property>
      <obj_property name="ObjectShortName">mem_rd_data_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/mem_rd_data" type="array">
      <obj_property name="ElementShortName">mem_rd_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rd_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/mem_wdf_data" type="array">
      <obj_property name="ElementShortName">mem_wdf_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wdf_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/mem_wdf_end" type="logic">
      <obj_property name="ElementShortName">mem_wdf_end</obj_property>
      <obj_property name="ObjectShortName">mem_wdf_end</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/mem_wdf_wren" type="logic">
      <obj_property name="ElementShortName">mem_wdf_wren</obj_property>
      <obj_property name="ObjectShortName">mem_wdf_wren</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/mem_wdf_mask" type="array">
      <obj_property name="ElementShortName">mem_wdf_mask[7:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wdf_mask[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/mem_wdf_rdy" type="logic">
      <obj_property name="ElementShortName">mem_wdf_rdy</obj_property>
      <obj_property name="ObjectShortName">mem_wdf_rdy</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/save_address" type="array">
      <obj_property name="ElementShortName">save_address[27:0]</obj_property>
      <obj_property name="ObjectShortName">save_address[27:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/save_data" type="array">
      <obj_property name="ElementShortName">save_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">save_data[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/rstrobe_sync" type="logic">
      <obj_property name="ElementShortName">rstrobe_sync</obj_property>
      <obj_property name="ObjectShortName">rstrobe_sync</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/wstrobe_sync" type="logic">
      <obj_property name="ElementShortName">wstrobe_sync</obj_property>
      <obj_property name="ObjectShortName">wstrobe_sync</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/ext_ram/state" type="array">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/cache_write_ack" type="logic">
      <obj_property name="ElementShortName">cache_write_ack</obj_property>
      <obj_property name="ObjectShortName">cache_write_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/cache_read_en" type="logic">
      <obj_property name="ElementShortName">cache_read_en</obj_property>
      <obj_property name="ObjectShortName">cache_read_en</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/cache_data" type="array">
      <obj_property name="ElementShortName">cache_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">cache_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/cache_addr" type="array">
      <obj_property name="ElementShortName">cache_addr[42:16]</obj_property>
      <obj_property name="ObjectShortName">cache_addr[42:16]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/cache_data_count" type="array">
      <obj_property name="ElementShortName">cache_data_count[9:0]</obj_property>
      <obj_property name="ObjectShortName">cache_data_count[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/cache_write_en" type="logic">
      <obj_property name="ElementShortName">cache_write_en</obj_property>
      <obj_property name="ObjectShortName">cache_write_en</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/memory_control/mem_busy" type="logic">
      <obj_property name="ElementShortName">mem_busy</obj_property>
      <obj_property name="ObjectShortName">mem_busy</obj_property>
   </wvobject>
</wave_config>
