# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do myCPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/ripple_carry_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:19 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/ripple_carry_adder.v 
# -- Compiling module ripple_carry_adder
# 
# Top level modules:
# 	ripple_carry_adder
# End time: 14:32:19 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/and_vals.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/and_vals.v 
# -- Compiling module and_vals
# 
# Top level modules:
# 	and_vals
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/or_vals.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/or_vals.v 
# -- Compiling module or_vals
# 
# Top level modules:
# 	or_vals
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/shift_right.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/shift_right.v 
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/shift_left.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/shift_left.v 
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/rotate_left.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/rotate_left.v 
# -- Compiling module rotate_left
# 
# Top level modules:
# 	rotate_left
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/rotate_right.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/rotate_right.v 
# -- Compiling module rotate_right
# 
# Top level modules:
# 	rotate_right
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/not_val.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/not_val.v 
# -- Compiling module not_val
# 
# Top level modules:
# 	not_val
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/negate_val.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/negate_val.v 
# -- Compiling module negate_val
# 
# Top level modules:
# 	negate_val
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/ALU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/ALU_tb.v 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v 
# -- Compiling module booth_pair_mul
# 
# Top level modules:
# 	booth_pair_mul
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/divide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:20 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/divide.v 
# -- Compiling module divide
# 
# Top level modules:
# 	divide
# End time: 14:32:20 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/18jmcn/Downloads/week1/week1 {C:/Users/18jmcn/Downloads/week1/week1/ALU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:21 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18jmcn/Downloads/week1/week1" C:/Users/18jmcn/Downloads/week1/week1/ALU_tb.v 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:32:21 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 14:32:21 on Jan 29,2024
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.ripple_carry_adder
# Loading work.and_vals
# Loading work.or_vals
# Loading work.shift_left
# Loading work.shift_right
# Loading work.rotate_left
# Loading work.rotate_right
# Loading work.not_val
# Loading work.negate_val
# Loading work.booth_pair_mul
# Loading work.divide
# ** Warning: (vsim-3015) C:/Users/18jmcn/Downloads/week1/week1/ALU.v(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'amnt'. The port definition is at: C:/Users/18jmcn/Downloads/week1/week1/shift_left.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/ALU_instance/sll_instance File: C:/Users/18jmcn/Downloads/week1/week1/shift_left.v
# ** Warning: (vsim-3015) C:/Users/18jmcn/Downloads/week1/week1/ALU.v(16): [PCDPC] - Port size (1) does not match connection size (32) for port 'amnt'. The port definition is at: C:/Users/18jmcn/Downloads/week1/week1/shift_right.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/ALU_instance/slr_instance File: C:/Users/18jmcn/Downloads/week1/week1/shift_right.v
# ** Warning: (vsim-3015) C:/Users/18jmcn/Downloads/week1/week1/ALU.v(17): [PCDPC] - Port size (1) does not match connection size (32) for port 'amnt'. The port definition is at: C:/Users/18jmcn/Downloads/week1/week1/shift_right.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/ALU_instance/slra_instance File: C:/Users/18jmcn/Downloads/week1/week1/shift_right.v
# ** Warning: (vsim-3015) C:/Users/18jmcn/Downloads/week1/week1/ALU.v(18): [PCDPC] - Port size (1) does not match connection size (32) for port 'amnt'. The port definition is at: C:/Users/18jmcn/Downloads/week1/week1/rotate_left.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/ALU_instance/rol_instance File: C:/Users/18jmcn/Downloads/week1/week1/rotate_left.v
# ** Warning: (vsim-3015) C:/Users/18jmcn/Downloads/week1/week1/ALU.v(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'amnt'. The port definition is at: C:/Users/18jmcn/Downloads/week1/week1/rotate_right.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/ALU_instance/ror_instance File: C:/Users/18jmcn/Downloads/week1/week1/rotate_right.v
# ** Warning: (vsim-3015) C:/Users/18jmcn/Downloads/week1/week1/ALU.v(22): [PCDPC] - Port size (64) does not match connection size (65) for port 'sum'. The port definition is at: C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/ALU_instance/booth_instance File: C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# End time: 14:33:22 on Jan 29,2024, Elapsed time: 0:01:01
# Errors: 0, Warnings: 6
