// Seed: 2431860382
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_9 = 32'd58
) (
    input wand id_0,
    input supply0 id_1,
    output logic id_2,
    output tri id_3,
    output tri1 id_4,
    input wand id_5,
    input wor id_6,
    input wire id_7,
    output wire id_8,
    input tri0 _id_9,
    output supply1 id_10
);
  logic id_12;
  always @(-1) id_2 = id_7;
  wire  id_13;
  logic id_14;
  ;
  id_15 :
  assert property (@(negedge id_9) 1)
  else $unsigned(74);
  ;
  wire id_16;
  assign id_14[id_9] = 1;
  supply1 id_17 = -1 * -1;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_15
  );
endmodule
