Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Apr  5 13:24:20 2017
| Host         : brian-Linux-16-04 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file modulator_wrapper_control_sets_placed.rpt
| Design       : modulator_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |              21 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+
|   Clock Signal   |               Enable Signal              |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  clk_p_IBUF_BUFG | pwmmodulator/pwmmodule/pwm_out_i_1_n_0   |                                                     |                1 |              1 |
|  clk_p_IBUF_BUFG |                                          |                                                     |                3 |              5 |
|  clk_p_IBUF_BUFG | pwmmodulator/freq_ce/E[0]                |                                                     |                2 |              8 |
|  clk_p_IBUF_BUFG | pwmmodulator/pwmmodule/freq_ce/count_r_0 | pwmmodulator/pwmmodule/freq_ce/count_r_reg[11]      |                4 |             12 |
|  clk_p_IBUF_BUFG | pwmmodulator/pwmmodule/freq_ce/E[0]      |                                                     |                2 |             12 |
|  clk_p_IBUF_BUFG |                                          | pwmmodulator/freq_ce/freq_trig_i_1_n_0              |                8 |             32 |
|  clk_p_IBUF_BUFG |                                          | pwmmodulator/pwmmodule/freq_ce/freq_trig_i_1__0_n_0 |                8 |             32 |
+------------------+------------------------------------------+-----------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     1 |
| 8      |                     1 |
| 12     |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


