<stg><name>DNN_Pipeline_VITIS_LOOP_150_10</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %s = alloca i32 1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i32 0, i32 %s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader2:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:2 %icmp_ln150 = icmp_eq  i4 %i_3, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:4 %add_ln150 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln150 = br i1 %icmp_ln150, void %.split4, void %.preheader1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
.split4:1 %i_6_cast = zext i4 %i_3

]]></Node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %temp_output_addr = getelementptr i32 %temp_output, i64 0, i64 %i_6_cast

]]></Node>
<StgValue><ssdm name="temp_output_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
.split4:4 %temp_output_load = load i4 %temp_output_addr

]]></Node>
<StgValue><ssdm name="temp_output_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:6 %store_ln150 = store i4 %add_ln150, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split4:0 %s_load = load i32 %s

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
.split4:4 %temp_output_load = load i4 %temp_output_addr

]]></Node>
<StgValue><ssdm name="temp_output_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:5 %s_1 = fadd i32 %s_load, i32 %temp_output_load

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1.preheader.exitStub:0 %s_load_1 = load i32 %s

]]></Node>
<StgValue><ssdm name="s_load_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_out, i32 %s_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
.preheader1.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:5 %s_1 = fadd i32 %s_load, i32 %temp_output_load

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:2 %specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln150"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:5 %s_1 = fadd i32 %s_load, i32 %temp_output_load

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:7 %store_ln151 = store i32 %s_1, i32 %s

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.split4:8 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="temp_output" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="s_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="s" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="StgValue_48" to="i" fromId="48" toId="8">
</dataflow>
<dataflow id="52" from="StgValue_51" to="store_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="53" from="i" to="store_ln0" fromId="8" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_54" to="store_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="56" from="s" to="store_ln0" fromId="7" toId="10">
</dataflow>
<dataflow id="57" from="i" to="i_3" fromId="8" toId="12">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="58" toId="13">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="13">
</dataflow>
<dataflow id="64" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="65" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="13">
</dataflow>
<dataflow id="67" from="p_str" to="specpipeline_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="68" from="i_3" to="icmp_ln150" fromId="12" toId="14">
</dataflow>
<dataflow id="70" from="StgValue_69" to="icmp_ln150" fromId="69" toId="14">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="71" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty" fromId="73" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_73" to="empty" fromId="73" toId="15">
</dataflow>
<dataflow id="76" from="StgValue_73" to="empty" fromId="73" toId="15">
</dataflow>
<dataflow id="77" from="i_3" to="add_ln150" fromId="12" toId="16">
</dataflow>
<dataflow id="79" from="StgValue_78" to="add_ln150" fromId="78" toId="16">
</dataflow>
<dataflow id="80" from="icmp_ln150" to="br_ln150" fromId="14" toId="17">
</dataflow>
<dataflow id="81" from="i_3" to="i_6_cast" fromId="12" toId="18">
</dataflow>
<dataflow id="82" from="temp_output" to="temp_output_addr" fromId="46" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_83" to="temp_output_addr" fromId="83" toId="19">
</dataflow>
<dataflow id="85" from="i_6_cast" to="temp_output_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="86" from="temp_output_addr" to="temp_output_load" fromId="19" toId="20">
</dataflow>
<dataflow id="87" from="add_ln150" to="store_ln150" fromId="16" toId="21">
</dataflow>
<dataflow id="88" from="i" to="store_ln150" fromId="8" toId="21">
</dataflow>
<dataflow id="89" from="s" to="s_load" fromId="7" toId="22">
</dataflow>
<dataflow id="90" from="temp_output_addr" to="temp_output_load" fromId="19" toId="23">
</dataflow>
<dataflow id="91" from="s_load" to="s_1" fromId="22" toId="24">
</dataflow>
<dataflow id="92" from="temp_output_load" to="s_1" fromId="23" toId="24">
</dataflow>
<dataflow id="93" from="s_load" to="s_1" fromId="22" toId="25">
</dataflow>
<dataflow id="94" from="temp_output_load" to="s_1" fromId="23" toId="25">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopName" to="specloopname_ln150" fromId="95" toId="26">
</dataflow>
<dataflow id="98" from="empty_3" to="specloopname_ln150" fromId="97" toId="26">
</dataflow>
<dataflow id="99" from="s_load" to="s_1" fromId="22" toId="27">
</dataflow>
<dataflow id="100" from="temp_output_load" to="s_1" fromId="23" toId="27">
</dataflow>
<dataflow id="101" from="s_1" to="store_ln151" fromId="27" toId="28">
</dataflow>
<dataflow id="102" from="s" to="store_ln151" fromId="7" toId="28">
</dataflow>
<dataflow id="103" from="s" to="s_load_1" fromId="7" toId="30">
</dataflow>
<dataflow id="105" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="104" toId="31">
</dataflow>
<dataflow id="106" from="s_out" to="write_ln0" fromId="47" toId="31">
</dataflow>
<dataflow id="107" from="s_load_1" to="write_ln0" fromId="30" toId="31">
</dataflow>
<dataflow id="108" from="icmp_ln150" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="109" from="icmp_ln150" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
