{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": true,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "arch_db": null,
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "gcpt_file": "/nfs-nvme/home/share/checkpoints_profiles/spec06_rv64gcb_o2_20m/take_cpt/gamess_cytosine_862700000000_0.084980/0/_862700000000_.gz",
        "gcpt_restorer_file": "",
        "init_param": 0,
        "m5ops_base": 0,
        "map_to_raw_cpt": false,
        "mem_mode": "timing",
        "mem_ranges": [
            "2147483648:10737418240"
        ],
        "memories": [
            "system.mem_ctrls.dram"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "restore_from_gcpt": true,
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "RiscvBareMetal",
            "cxx_class": "gem5::RiscvISA::BareMetal",
            "name": "workload",
            "path": "system.workload",
            "bare_metal": true,
            "bootloader": "",
            "eventq_index": 0,
            "raw_bootloader": false,
            "reset_vect": 2147483648,
            "wait_for_remote_gdb": false,
            "xiangshan_cpt": true
        },
        "xiangshan_system": true,
        "bridge": {
            "type": "Bridge",
            "cxx_class": "gem5::Bridge",
            "name": "bridge",
            "path": "system.bridge",
            "clk_domain": "system.clk_domain",
            "delay": 50000,
            "eventq_index": 0,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.bridge.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "ranges": [
                "1080033280:1080033293",
                "939524096:939589632",
                "1073750016:1073750144"
            ],
            "req_size": 16,
            "resp_size": 16,
            "cpu_side_port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.iobus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                1000
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.voltage_domain"
        },
        "cpu": [
            {
                "type": "BaseO3CPU",
                "cxx_class": "gem5::o3::CPU",
                "name": "cpu",
                "path": "system.cpu",
                "LFSTSize": 1024,
                "LQEntries": 80,
                "LSQCheckLoads": true,
                "LSQDepCheckShift": 4,
                "SQEntries": 64,
                "SSITSize": 1024,
                "activity": 0,
                "backComSize": 10,
                "branchPred": {
                    "type": "TAGE",
                    "cxx_class": "gem5::branch_prediction::TAGE",
                    "name": "branchPred",
                    "path": "system.cpu.branchPred",
                    "BTBEntries": 4096,
                    "BTBTagSize": 16,
                    "RASSize": 16,
                    "eventq_index": 0,
                    "indirectBranchPred": {
                        "type": "ITTAGE",
                        "cxx_class": "gem5::branch_prediction::ITTAGE",
                        "name": "indirectBranchPred",
                        "path": "system.cpu.branchPred.indirectBranchPred",
                        "TTagBitSizes": [
                            9,
                            9,
                            13,
                            13,
                            13,
                            13,
                            13,
                            13,
                            13,
                            13,
                            15,
                            15,
                            15,
                            15,
                            15
                        ],
                        "TTagPcShifts": [
                            2,
                            2,
                            2,
                            2,
                            2,
                            2,
                            2,
                            2,
                            2,
                            2,
                            2,
                            2,
                            2,
                            2,
                            2
                        ],
                        "eventq_index": 0,
                        "histLengths": [
                            4,
                            10,
                            16,
                            27,
                            44,
                            60,
                            96,
                            109,
                            219,
                            449,
                            487
                        ],
                        "indirectPathLength": 3,
                        "numPredictors": 11,
                        "numThreads": 1,
                        "simpleBTBSize": 512,
                        "tableSizes": [
                            256,
                            256,
                            256,
                            256,
                            256,
                            256,
                            256,
                            256,
                            256,
                            256,
                            256,
                            256,
                            256,
                            256,
                            256
                        ]
                    },
                    "instShiftAmt": 2,
                    "isDumpMisspredPC": false,
                    "numThreads": 1,
                    "tage": {
                        "type": "TAGEBase",
                        "cxx_class": "gem5::branch_prediction::TAGEBase",
                        "name": "tage",
                        "path": "system.cpu.branchPred.tage",
                        "eventq_index": 0,
                        "histBufferSize": 2097152,
                        "initialTCounterValue": 131072,
                        "instShiftAmt": 2,
                        "logRatioBiModalHystEntries": 2,
                        "logTagTableSizes": [
                            13,
                            9,
                            9,
                            9,
                            9,
                            9,
                            9,
                            9
                        ],
                        "logUResetPeriod": 18,
                        "maxHist": 130,
                        "maxNumAlloc": 1,
                        "minHist": 5,
                        "nHistoryTables": 7,
                        "noSkip": [],
                        "numThreads": 1,
                        "numUseAltOnNa": 1,
                        "pathHistBits": 16,
                        "speculativeHistUpdate": true,
                        "tagTableCounterBits": 3,
                        "tagTableTagWidths": [
                            0,
                            9,
                            9,
                            10,
                            10,
                            11,
                            11,
                            12
                        ],
                        "tagTableUBits": 2,
                        "useAltOnNaBits": 4
                    }
                },
                "cacheLoadPorts": 200,
                "cacheStorePorts": 200,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "commitToDecodeDelay": 1,
                "commitToFetchDelay": 1,
                "commitToIEWDelay": 1,
                "commitToRenameDelay": 1,
                "commitWidth": 6,
                "cpu_id": 0,
                "decodeToFetchDelay": 1,
                "decodeToRenameDelay": 1,
                "decodeWidth": 6,
                "decoder": [
                    {
                        "type": "RiscvDecoder",
                        "cxx_class": "gem5::RiscvISA::Decoder",
                        "name": "decoder",
                        "path": "system.cpu.decoder",
                        "eventq_index": 0,
                        "isa": "system.cpu.isa"
                    }
                ],
                "difftest_ref_so": "/nfs/home/chenzihang/NEMU/build/riscv64-nemu-interpreter-so",
                "dispatchWidth": 6,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "dump_commit": false,
                "dump_start": 0,
                "enable_difftest": true,
                "eventq_index": 0,
                "fetchBufferSize": 64,
                "fetchQueueSize": 128,
                "fetchToDecodeDelay": 1,
                "fetchTrapLatency": 1,
                "fetchWidth": 16,
                "forwardComSize": 10,
                "fuPool": {
                    "type": "FUPool",
                    "cxx_class": "gem5::o3::FUPool",
                    "name": "fuPool",
                    "path": "system.cpu.fuPool",
                    "FUList": [
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList00",
                            "path": "system.cpu.fuPool.FUList00",
                            "count": 6,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList",
                                    "path": "system.cpu.fuPool.FUList00.opList",
                                    "eventq_index": 0,
                                    "opClass": "IntAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList01",
                            "path": "system.cpu.fuPool.FUList01",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList01.opList0",
                                    "eventq_index": 0,
                                    "opClass": "IntMult",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList01.opList1",
                                    "eventq_index": 0,
                                    "opClass": "IntDiv",
                                    "opLat": 20,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList02",
                            "path": "system.cpu.fuPool.FUList02",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList02.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatCvt",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList02.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatCmp",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList2",
                                    "path": "system.cpu.fuPool.FUList02.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatDiv",
                                    "opLat": 19,
                                    "pipelined": false
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList3",
                                    "path": "system.cpu.fuPool.FUList02.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatSqrt",
                                    "opLat": 24,
                                    "pipelined": false
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList4",
                                    "path": "system.cpu.fuPool.FUList02.opList4",
                                    "eventq_index": 0,
                                    "opClass": "FloatMisc",
                                    "opLat": 3,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList03",
                            "path": "system.cpu.fuPool.FUList03",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList03.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FMAMul",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList03.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMult",
                                    "opLat": 3,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList04",
                            "path": "system.cpu.fuPool.FUList04",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList04.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FMAAcc",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList04.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatAdd",
                                    "opLat": 3,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList05",
                            "path": "system.cpu.fuPool.FUList05",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList05.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList05.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList06",
                            "path": "system.cpu.fuPool.FUList06",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList00",
                                    "path": "system.cpu.fuPool.FUList06.opList00",
                                    "eventq_index": 0,
                                    "opClass": "SimdAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList01",
                                    "path": "system.cpu.fuPool.FUList06.opList01",
                                    "eventq_index": 0,
                                    "opClass": "SimdAddAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList02",
                                    "path": "system.cpu.fuPool.FUList06.opList02",
                                    "eventq_index": 0,
                                    "opClass": "SimdAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList03",
                                    "path": "system.cpu.fuPool.FUList06.opList03",
                                    "eventq_index": 0,
                                    "opClass": "SimdCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList04",
                                    "path": "system.cpu.fuPool.FUList06.opList04",
                                    "eventq_index": 0,
                                    "opClass": "SimdCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList05",
                                    "path": "system.cpu.fuPool.FUList06.opList05",
                                    "eventq_index": 0,
                                    "opClass": "SimdMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList06",
                                    "path": "system.cpu.fuPool.FUList06.opList06",
                                    "eventq_index": 0,
                                    "opClass": "SimdMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList07",
                                    "path": "system.cpu.fuPool.FUList06.opList07",
                                    "eventq_index": 0,
                                    "opClass": "SimdMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList08",
                                    "path": "system.cpu.fuPool.FUList06.opList08",
                                    "eventq_index": 0,
                                    "opClass": "SimdShift",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList09",
                                    "path": "system.cpu.fuPool.FUList06.opList09",
                                    "eventq_index": 0,
                                    "opClass": "SimdShiftAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList10",
                                    "path": "system.cpu.fuPool.FUList06.opList10",
                                    "eventq_index": 0,
                                    "opClass": "SimdDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList11",
                                    "path": "system.cpu.fuPool.FUList06.opList11",
                                    "eventq_index": 0,
                                    "opClass": "SimdSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList12",
                                    "path": "system.cpu.fuPool.FUList06.opList12",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList13",
                                    "path": "system.cpu.fuPool.FUList06.opList13",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList14",
                                    "path": "system.cpu.fuPool.FUList06.opList14",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList15",
                                    "path": "system.cpu.fuPool.FUList06.opList15",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList16",
                                    "path": "system.cpu.fuPool.FUList06.opList16",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList17",
                                    "path": "system.cpu.fuPool.FUList06.opList17",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList18",
                                    "path": "system.cpu.fuPool.FUList06.opList18",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList19",
                                    "path": "system.cpu.fuPool.FUList06.opList19",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList20",
                                    "path": "system.cpu.fuPool.FUList06.opList20",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList21",
                                    "path": "system.cpu.fuPool.FUList06.opList21",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList22",
                                    "path": "system.cpu.fuPool.FUList06.opList22",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList23",
                                    "path": "system.cpu.fuPool.FUList06.opList23",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList24",
                                    "path": "system.cpu.fuPool.FUList06.opList24",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList25",
                                    "path": "system.cpu.fuPool.FUList06.opList25",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList07",
                            "path": "system.cpu.fuPool.FUList07",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList",
                                    "path": "system.cpu.fuPool.FUList07.opList",
                                    "eventq_index": 0,
                                    "opClass": "SimdPredAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList08",
                            "path": "system.cpu.fuPool.FUList08",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList08.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 4,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList08.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList09",
                            "path": "system.cpu.fuPool.FUList09",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList0",
                                    "path": "system.cpu.fuPool.FUList09.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList1",
                                    "path": "system.cpu.fuPool.FUList09.opList1",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList2",
                                    "path": "system.cpu.fuPool.FUList09.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList3",
                                    "path": "system.cpu.fuPool.FUList09.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "gem5::FUDesc",
                            "name": "FUList10",
                            "path": "system.cpu.fuPool.FUList10",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "gem5::OpDesc",
                                    "name": "opList",
                                    "path": "system.cpu.fuPool.FUList10.opList",
                                    "eventq_index": 0,
                                    "opClass": "IprAccess",
                                    "opLat": 3,
                                    "pipelined": false
                                }
                            ]
                        }
                    ],
                    "eventq_index": 0
                },
                "function_trace": false,
                "function_trace_start": 0,
                "iewDelayCalibrator": {
                    "type": "DelayCalibrator",
                    "cxx_class": "gem5::o3::DelayCalibrator",
                    "name": "iewDelayCalibrator",
                    "path": "system.cpu.iewDelayCalibrator",
                    "eventq_index": 0,
                    "matrix": [
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix00",
                            "path": "system.cpu.iewDelayCalibrator.matrix00",
                            "completed_opclass": "IntAlu",
                            "delay_tick": 0,
                            "dep_opclass": "IntAlu",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix01",
                            "path": "system.cpu.iewDelayCalibrator.matrix01",
                            "completed_opclass": "IntAlu",
                            "delay_tick": 1,
                            "dep_opclass": "IntMult",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix02",
                            "path": "system.cpu.iewDelayCalibrator.matrix02",
                            "completed_opclass": "IntDiv",
                            "delay_tick": 1,
                            "dep_opclass": "IntDiv",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix03",
                            "path": "system.cpu.iewDelayCalibrator.matrix03",
                            "completed_opclass": "IntMult",
                            "delay_tick": 1,
                            "dep_opclass": "IntDiv",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix04",
                            "path": "system.cpu.iewDelayCalibrator.matrix04",
                            "completed_opclass": "IntAlu",
                            "delay_tick": 2,
                            "dep_opclass": "IntDiv",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix05",
                            "path": "system.cpu.iewDelayCalibrator.matrix05",
                            "completed_opclass": "IntAlu",
                            "delay_tick": 3,
                            "dep_opclass": "FloatCvt",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix06",
                            "path": "system.cpu.iewDelayCalibrator.matrix06",
                            "completed_opclass": "IntMult",
                            "delay_tick": 3,
                            "dep_opclass": "FloatCvt",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix07",
                            "path": "system.cpu.iewDelayCalibrator.matrix07",
                            "completed_opclass": "IntDiv",
                            "delay_tick": 2,
                            "dep_opclass": "FloatCvt",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix08",
                            "path": "system.cpu.iewDelayCalibrator.matrix08",
                            "completed_opclass": "FloatAdd",
                            "delay_tick": 2,
                            "dep_opclass": "FloatCvt",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix09",
                            "path": "system.cpu.iewDelayCalibrator.matrix09",
                            "completed_opclass": "FloatMult",
                            "delay_tick": 2,
                            "dep_opclass": "FloatCvt",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix10",
                            "path": "system.cpu.iewDelayCalibrator.matrix10",
                            "completed_opclass": "FloatDiv",
                            "delay_tick": 2,
                            "dep_opclass": "FloatCvt",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix11",
                            "path": "system.cpu.iewDelayCalibrator.matrix11",
                            "completed_opclass": "FloatCvt",
                            "delay_tick": 2,
                            "dep_opclass": "FloatCvt",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix12",
                            "path": "system.cpu.iewDelayCalibrator.matrix12",
                            "completed_opclass": "IntAlu",
                            "delay_tick": 0,
                            "dep_opclass": "MemRead",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix13",
                            "path": "system.cpu.iewDelayCalibrator.matrix13",
                            "completed_opclass": "MemRead",
                            "delay_tick": 1,
                            "dep_opclass": "MemRead",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix14",
                            "path": "system.cpu.iewDelayCalibrator.matrix14",
                            "completed_opclass": "MemRead",
                            "delay_tick": 0,
                            "dep_opclass": "IntAlu",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix15",
                            "path": "system.cpu.iewDelayCalibrator.matrix15",
                            "completed_opclass": "FloatMemRead",
                            "delay_tick": 1,
                            "dep_opclass": "FMAAcc",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix16",
                            "path": "system.cpu.iewDelayCalibrator.matrix16",
                            "completed_opclass": "FloatMemRead",
                            "delay_tick": 1,
                            "dep_opclass": "FMAMul",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix17",
                            "path": "system.cpu.iewDelayCalibrator.matrix17",
                            "completed_opclass": "FloatMemRead",
                            "delay_tick": 1,
                            "dep_opclass": "FloatMult",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix18",
                            "path": "system.cpu.iewDelayCalibrator.matrix18",
                            "completed_opclass": "FloatMemRead",
                            "delay_tick": 1,
                            "dep_opclass": "FloatAdd",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix19",
                            "path": "system.cpu.iewDelayCalibrator.matrix19",
                            "completed_opclass": "FloatCvt",
                            "delay_tick": 2,
                            "dep_opclass": "FMAAcc",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix20",
                            "path": "system.cpu.iewDelayCalibrator.matrix20",
                            "completed_opclass": "FloatCvt",
                            "delay_tick": 2,
                            "dep_opclass": "FMAMul",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix21",
                            "path": "system.cpu.iewDelayCalibrator.matrix21",
                            "completed_opclass": "FloatCvt",
                            "delay_tick": 2,
                            "dep_opclass": "FloatMult",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix22",
                            "path": "system.cpu.iewDelayCalibrator.matrix22",
                            "completed_opclass": "FloatCvt",
                            "delay_tick": 2,
                            "dep_opclass": "FloatAdd",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix23",
                            "path": "system.cpu.iewDelayCalibrator.matrix23",
                            "completed_opclass": "MemWrite",
                            "delay_tick": 3,
                            "dep_opclass": "MemRead",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix24",
                            "path": "system.cpu.iewDelayCalibrator.matrix24",
                            "completed_opclass": "MemRead",
                            "delay_tick": 2,
                            "dep_opclass": "MemWrite",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix25",
                            "path": "system.cpu.iewDelayCalibrator.matrix25",
                            "completed_opclass": "MemRead",
                            "delay_tick": 1,
                            "dep_opclass": "IntMult",
                            "eventq_index": 0
                        },
                        {
                            "type": "ScheduleDelayMatrixMap",
                            "cxx_class": "gem5::o3::ScheduleDelayMatrixMap",
                            "name": "matrix26",
                            "path": "system.cpu.iewDelayCalibrator.matrix26",
                            "completed_opclass": "MemRead",
                            "delay_tick": 1,
                            "dep_opclass": "IntDiv",
                            "eventq_index": 0
                        }
                    ]
                },
                "iewToCommitDelay": 1,
                "iewToDecodeDelay": 1,
                "iewToFetchDelay": 1,
                "iewToRenameDelay": 1,
                "interrupts": [
                    {
                        "type": "RiscvInterrupts",
                        "cxx_class": "gem5::RiscvISA::Interrupts",
                        "name": "interrupts",
                        "path": "system.cpu.interrupts",
                        "eventq_index": 0
                    }
                ],
                "isa": [
                    {
                        "type": "RiscvISA",
                        "cxx_class": "gem5::RiscvISA::ISA",
                        "name": "isa",
                        "path": "system.cpu.isa",
                        "eventq_index": 0
                    }
                ],
                "issueToExecuteDelay": 1,
                "issueWidth": 8,
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 20000000,
                "mmu": {
                    "type": "RiscvMMU",
                    "cxx_class": "gem5::RiscvISA::MMU",
                    "name": "mmu",
                    "path": "system.cpu.mmu",
                    "dtb": {
                        "type": "RiscvTLB",
                        "cxx_class": "gem5::RiscvISA::TLB",
                        "name": "dtb",
                        "path": "system.cpu.mmu.dtb",
                        "entry_type": "data",
                        "eventq_index": 0,
                        "next_level": null,
                        "pma_checker": "system.cpu.mmu.pma_checker",
                        "pmp": "system.cpu.mmu.pmp",
                        "size": 2048,
                        "walker": {
                            "type": "RiscvPagetableWalker",
                            "cxx_class": "gem5::RiscvISA::Walker",
                            "name": "walker",
                            "path": "system.cpu.mmu.dtb.walker",
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0,
                            "num_squash_per_cycle": 4,
                            "pma_checker": "system.cpu.mmu.pma_checker",
                            "pmp": "system.cpu.mmu.pmp",
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "gem5::PowerState",
                                "name": "power_state",
                                "path": "system.cpu.mmu.dtb.walker.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            },
                            "system": "system",
                            "port": {
                                "role": "GEM5 REQUESTOR",
                                "peer": "system.cpu.dtb_walker_cache.cpu_side",
                                "is_source": "True"
                            }
                        }
                    },
                    "eventq_index": 0,
                    "itb": {
                        "type": "RiscvTLB",
                        "cxx_class": "gem5::RiscvISA::TLB",
                        "name": "itb",
                        "path": "system.cpu.mmu.itb",
                        "entry_type": "instruction",
                        "eventq_index": 0,
                        "next_level": null,
                        "pma_checker": "system.cpu.mmu.pma_checker",
                        "pmp": "system.cpu.mmu.pmp",
                        "size": 2048,
                        "walker": {
                            "type": "RiscvPagetableWalker",
                            "cxx_class": "gem5::RiscvISA::Walker",
                            "name": "walker",
                            "path": "system.cpu.mmu.itb.walker",
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0,
                            "num_squash_per_cycle": 4,
                            "pma_checker": "system.cpu.mmu.pma_checker",
                            "pmp": "system.cpu.mmu.pmp",
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "gem5::PowerState",
                                "name": "power_state",
                                "path": "system.cpu.mmu.itb.walker.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            },
                            "system": "system",
                            "port": {
                                "role": "GEM5 REQUESTOR",
                                "peer": "system.cpu.itb_walker_cache.cpu_side",
                                "is_source": "True"
                            }
                        }
                    },
                    "pma_checker": {
                        "type": "PMAChecker",
                        "cxx_class": "gem5::PMAChecker",
                        "name": "pma_checker",
                        "path": "system.cpu.mmu.pma_checker",
                        "eventq_index": 0,
                        "uncacheable": [
                            "0:2147483648"
                        ]
                    },
                    "pmp": {
                        "type": "PMP",
                        "cxx_class": "gem5::PMP",
                        "name": "pmp",
                        "path": "system.cpu.mmu.pmp",
                        "eventq_index": 0,
                        "pmp_entries": 16
                    }
                },
                "needsTSO": false,
                "nemuSDCptBin": "",
                "nemuSDimg": "",
                "numIQEntries": 192,
                "numPhysCCRegs": 0,
                "numPhysFloatRegs": 192,
                "numPhysIntRegs": 192,
                "numPhysVecPredRegs": 32,
                "numPhysVecRegs": 192,
                "numROBEntries": 256,
                "numRobs": 1,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.cpu.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 0,
                "pwr_gating_latency": 300,
                "renameToDecodeDelay": 1,
                "renameToFetchDelay": 1,
                "renameToIEWDelay": 2,
                "renameToROBDelay": 1,
                "renameWidth": 6,
                "simpoint_start_insts": [],
                "smtCommitPolicy": "RoundRobin",
                "smtFetchPolicy": "RoundRobin",
                "smtIQPolicy": "Partitioned",
                "smtIQThreshold": 100,
                "smtLSQPolicy": "Partitioned",
                "smtLSQThreshold": 100,
                "smtNumFetchingThreads": 1,
                "smtROBPolicy": "Partitioned",
                "smtROBThreshold": 100,
                "socket_id": 0,
                "squashWidth": 6,
                "store_set_clear_period": 250000,
                "switched_out": false,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "gem5::Trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.cpu.tracer",
                    "eventq_index": 0
                },
                "trapLatency": 13,
                "warmupInstCount": 10000000,
                "wbWidth": 8,
                "workload": [],
                "dcache": {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "dcache",
                    "path": "system.cpu.dcache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "arch_db": null,
                    "assoc": 8,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.dcache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": false,
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "system.cpu.dcache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 4,
                    "sequential_access": false,
                    "size": 131072,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu.dcache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.dcache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 131072
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.dcache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu.dcache.replacement_policy",
                        "sequential_access": false,
                        "size": 131072,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu.dcache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.tol2bus.cpu_side_ports[1]",
                        "is_source": "True"
                    }
                },
                "dtb_walker_cache": {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "dtb_walker_cache",
                    "path": "system.cpu.dtb_walker_cache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "arch_db": null,
                    "assoc": 2,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 2,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 10,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.dtb_walker_cache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": false,
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "system.cpu.dtb_walker_cache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 2,
                    "sequential_access": false,
                    "size": 1024,
                    "system": "system",
                    "tag_latency": 2,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu.dtb_walker_cache.tags",
                        "assoc": 2,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.dtb_walker_cache.tags.indexing_policy",
                            "assoc": 2,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 1024
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.dtb_walker_cache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu.dtb_walker_cache.replacement_policy",
                        "sequential_access": false,
                        "size": 1024,
                        "system": "system",
                        "tag_latency": 2,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": false,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu.mmu.dtb.walker.port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.tol2bus.cpu_side_ports[3]",
                        "is_source": "True"
                    }
                },
                "icache": {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "icache",
                    "path": "system.cpu.icache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "arch_db": null,
                    "assoc": 8,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": true,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 2,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.icache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": false,
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "system.cpu.icache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 4,
                    "sequential_access": false,
                    "size": 131072,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu.icache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.icache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 131072
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.icache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu.icache.replacement_policy",
                        "sequential_access": false,
                        "size": 131072,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu.icache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.tol2bus.cpu_side_ports[0]",
                        "is_source": "True"
                    }
                },
                "itb_walker_cache": {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "itb_walker_cache",
                    "path": "system.cpu.itb_walker_cache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "arch_db": null,
                    "assoc": 2,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 2,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 10,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.itb_walker_cache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": false,
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "system.cpu.itb_walker_cache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 2,
                    "sequential_access": false,
                    "size": 1024,
                    "system": "system",
                    "tag_latency": 2,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu.itb_walker_cache.tags",
                        "assoc": 2,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu.itb_walker_cache.tags.indexing_policy",
                            "assoc": 2,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 1024
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.itb_walker_cache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu.itb_walker_cache.replacement_policy",
                        "sequential_access": false,
                        "size": 1024,
                        "system": "system",
                        "tag_latency": 2,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": false,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu.mmu.itb.walker.port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.tol2bus.cpu_side_ports[2]",
                        "is_source": "True"
                    }
                },
                "dcache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu.dcache.cpu_side",
                    "is_source": "True"
                },
                "icache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu.icache.cpu_side",
                    "is_source": "True"
                }
            }
        ],
        "cpu_clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "cpu_clk_domain",
            "path": "system.cpu_clk_domain",
            "clock": [
                500
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.cpu_voltage_domain"
        },
        "cpu_voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "cpu_voltage_domain",
            "path": "system.cpu_voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "iobus": {
            "type": "NoncoherentXBar",
            "cxx_class": "gem5::NoncoherentXBar",
            "name": "iobus",
            "path": "system.iobus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 1,
            "frontend_latency": 2,
            "header_latency": 1,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.iobus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.bridge.mem_side_port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.uartlite.pio",
                    "system.lint.pio",
                    "system.mmcs.pio",
                    "system.iocache.cpu_side"
                ],
                "is_source": "True"
            }
        },
        "iocache": {
            "type": "Cache",
            "cxx_class": "gem5::Cache",
            "name": "iocache",
            "path": "system.iocache",
            "addr_ranges": [
                "2147483648:10737418240"
            ],
            "arch_db": null,
            "assoc": 8,
            "clk_domain": "system.clk_domain",
            "clusivity": "mostly_incl",
            "compressor": null,
            "data_latency": 50,
            "demand_mshr_reserve": 1,
            "eventq_index": 0,
            "is_read_only": false,
            "max_miss_count": 0,
            "move_contractions": true,
            "mshrs": 20,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.iocache.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "prefetch_on_access": false,
            "prefetch_on_pf_hit": false,
            "prefetcher": null,
            "replace_expansions": true,
            "replacement_policy": {
                "type": "LRURP",
                "cxx_class": "gem5::replacement_policy::LRU",
                "name": "replacement_policy",
                "path": "system.iocache.replacement_policy",
                "eventq_index": 0
            },
            "response_latency": 50,
            "sequential_access": false,
            "size": 1024,
            "system": "system",
            "tag_latency": 50,
            "tags": {
                "type": "BaseSetAssoc",
                "cxx_class": "gem5::BaseSetAssoc",
                "name": "tags",
                "path": "system.iocache.tags",
                "assoc": 8,
                "block_size": 64,
                "clk_domain": "system.clk_domain",
                "entry_size": 64,
                "eventq_index": 0,
                "indexing_policy": {
                    "type": "SetAssociative",
                    "cxx_class": "gem5::SetAssociative",
                    "name": "indexing_policy",
                    "path": "system.iocache.tags.indexing_policy",
                    "assoc": 8,
                    "entry_size": 64,
                    "eventq_index": 0,
                    "size": 1024
                },
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.iocache.tags.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "replacement_policy": "system.iocache.replacement_policy",
                "sequential_access": false,
                "size": 1024,
                "system": "system",
                "tag_latency": 50,
                "warmup_percentage": 0
            },
            "tgts_per_mshr": 12,
            "warmup_percentage": 0,
            "write_allocator": null,
            "write_buffers": 8,
            "writeback_clean": false,
            "cpu_side": {
                "role": "GEM5 RESPONDER",
                "peer": "system.iobus.mem_side_ports[3]",
                "is_source": "False"
            },
            "mem_side": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.cpu_side_ports[1]",
                "is_source": "True"
            }
        },
        "l2": {
            "type": "Cache",
            "cxx_class": "gem5::Cache",
            "name": "l2",
            "path": "system.l2",
            "addr_ranges": [
                "0:18446744073709551615"
            ],
            "arch_db": null,
            "assoc": 8,
            "clk_domain": "system.cpu_clk_domain",
            "clusivity": "mostly_excl",
            "compressor": null,
            "data_latency": 13,
            "demand_mshr_reserve": 1,
            "eventq_index": 0,
            "is_read_only": false,
            "max_miss_count": 0,
            "move_contractions": true,
            "mshrs": 32,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.l2.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "prefetch_on_access": true,
            "prefetch_on_pf_hit": false,
            "prefetcher": null,
            "replace_expansions": true,
            "replacement_policy": {
                "type": "LRURP",
                "cxx_class": "gem5::replacement_policy::LRU",
                "name": "replacement_policy",
                "path": "system.l2.replacement_policy",
                "eventq_index": 0
            },
            "response_latency": 15,
            "sequential_access": true,
            "size": 1048576,
            "system": "system",
            "tag_latency": 2,
            "tags": {
                "type": "BaseSetAssoc",
                "cxx_class": "gem5::BaseSetAssoc",
                "name": "tags",
                "path": "system.l2.tags",
                "assoc": 8,
                "block_size": 64,
                "clk_domain": "system.cpu_clk_domain",
                "entry_size": 64,
                "eventq_index": 0,
                "indexing_policy": {
                    "type": "SetAssociative",
                    "cxx_class": "gem5::SetAssociative",
                    "name": "indexing_policy",
                    "path": "system.l2.tags.indexing_policy",
                    "assoc": 8,
                    "entry_size": 64,
                    "eventq_index": 0,
                    "size": 1048576
                },
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.l2.tags.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "replacement_policy": "system.l2.replacement_policy",
                "sequential_access": true,
                "size": 1048576,
                "system": "system",
                "tag_latency": 2,
                "warmup_percentage": 0
            },
            "tgts_per_mshr": 20,
            "warmup_percentage": 0,
            "write_allocator": null,
            "write_buffers": 8,
            "writeback_clean": true,
            "cpu_side": {
                "role": "GEM5 RESPONDER",
                "peer": "system.tol2bus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.cpu_side_ports[2]",
                "is_source": "True"
            }
        },
        "lint": {
            "type": "Lint",
            "cxx_class": "gem5::Lint",
            "name": "lint",
            "path": "system.lint",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "int_enable": true,
            "lint_id": 0,
            "num_threads": 1,
            "pio_addr": 939524096,
            "pio_latency": 100000,
            "pio_size": 65536,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.lint.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "system": "system",
            "time": "Tue Jan  1 00:00:00 2019",
            "pio": {
                "role": "GEM5 RESPONDER",
                "peer": "system.iobus.mem_side_ports[1]",
                "is_source": "False"
            }
        },
        "mem_ctrls": [
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls",
                "path": "system.mem_ctrls",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls.dram",
                    "IDD0": 0.043000000000000003,
                    "IDD02": 0.003,
                    "IDD2N": 0.034,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.025,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.038,
                    "IDD3N2": 0.003,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.032,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.11,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.10300000000000001,
                    "IDD4W2": 0.0,
                    "IDD5": 0.25,
                    "IDD52": 0.0,
                    "IDD6": 0.03,
                    "IDD62": 0.0,
                    "VDD": 1.2,
                    "VDD2": 2.5,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 8,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 4,
                    "device_rowbuffer_size": 512,
                    "device_size": 1073741824,
                    "devices_per_rank": 16,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "2147483648:10737418240",
                    "ranks_per_channel": 2,
                    "read_buffer_size": 64,
                    "tAAD": 833,
                    "tBURST": 3332,
                    "tBURST_MAX": 3332,
                    "tBURST_MIN": 3332,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 833,
                    "tCL": 14160,
                    "tCS": 1666,
                    "tCWL": 14160,
                    "tPPD": 0,
                    "tRAS": 32000,
                    "tRCD": 14160,
                    "tRCD_WR": 14160,
                    "tREFI": 7800000,
                    "tRFC": 350000,
                    "tRP": 14160,
                    "tRRD": 3332,
                    "tRRD_L": 4900,
                    "tRTP": 7500,
                    "tRTW": 1666,
                    "tWR": 15000,
                    "tWTR": 5000,
                    "tWTR_L": 5000,
                    "tXAW": 13328,
                    "tXP": 6000,
                    "tXPDLL": 0,
                    "tXS": 340000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 128
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[1]",
                    "is_source": "False"
                }
            }
        ],
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 4,
            "system": "system",
            "use_default_range": false,
            "width": 16,
            "badaddr_responder": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "badaddr_responder",
                "path": "system.membus.badaddr_responder",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 0,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.membus.badaddr_responder.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": true,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "system",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.default",
                    "is_source": "False"
                }
            },
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.system_port",
                    "system.iocache.mem_side",
                    "system.l2.mem_side"
                ],
                "is_source": "False"
            },
            "default": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.badaddr_responder.pio",
                "is_source": "True"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.bridge.cpu_side_port",
                    "system.mem_ctrls.port"
                ],
                "is_source": "True"
            }
        },
        "mmcs": {
            "type": "NemuMMC",
            "cxx_class": "gem5::NemuMMC",
            "name": "mmcs",
            "path": "system.mmcs",
            "clk_domain": "system.clk_domain",
            "cpt_bin_path": "/the/mid/of/nowhere.xhit",
            "eventq_index": 0,
            "img_path": "/the/mid/of/nowhere.xhit",
            "pio_addr": 1073750016,
            "pio_latency": 100000,
            "pio_size": 128,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.mmcs.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "system": "system",
            "pio": {
                "role": "GEM5 RESPONDER",
                "peer": "system.iobus.mem_side_ports[2]",
                "is_source": "False"
            }
        },
        "tol2bus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "tol2bus",
            "path": "system.tol2bus",
            "clk_domain": "system.cpu_clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.tol2bus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.tol2bus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 256,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.cpu.icache.mem_side",
                    "system.cpu.dcache.mem_side",
                    "system.cpu.itb_walker_cache.mem_side",
                    "system.cpu.dtb_walker_cache.mem_side"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.l2.cpu_side"
                ],
                "is_source": "True"
            }
        },
        "uartlite": {
            "type": "UartLite",
            "cxx_class": "gem5::UartLite",
            "name": "uartlite",
            "path": "system.uartlite",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "pio_addr": 1080033280,
            "pio_latency": 100000,
            "pio_size": 13,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.uartlite.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "system": "system",
            "pio": {
                "role": "GEM5 RESPONDER",
                "peer": "system.iobus.mem_side_ports[0]",
                "is_source": "False"
            }
        },
        "voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "voltage_domain",
            "path": "system.voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "system.membus.cpu_side_ports[0]",
            "is_source": "True"
        }
    }
}