module axi_lite_slave (
    input clk,
    input rst_n,
    output reg out
);
    always @(posedge clk) begin
        if (!rst_n) out <= 0;
        else out <= ~out;
    end
endmodule
// Updated logic section 48

// Modified timing constraints 116ns

// Updated logic section 94
