

================================================================
== Vivado HLS Report for 'dut_sinf_or_cosf'
================================================================
* Date:           Sat Dec 10 16:18:26 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   43|   47|   43|   47|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |                                            |                                 |  Latency  |  Interval | Pipeline|
        |                  Instance                  |              Module             | min | max | min | max |   Type  |
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |grp_dut_big_mult_v3small_71_24_17_s_fu_281  |dut_big_mult_v3small_71_24_17_s  |   24|   24|   24|   24|   none  |
        |grp_dut_my_to_float_31_1_s_fu_287           |dut_my_to_float_31_1_s           |    6|   10|    6|   10|   none  |
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      1|       0|    768|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      4|     696|   2701|
|Memory           |        -|      -|      68|    340|
|Multiplexer      |        -|      -|       -|     39|
|Register         |        -|      -|     447|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      7|    1211|   3848|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       1|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+-------+-----+------+
    |                  Instance                  |              Module             | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------------------+---------------------------------+---------+-------+-----+------+
    |grp_dut_big_mult_v3small_71_24_17_s_fu_281  |dut_big_mult_v3small_71_24_17_s  |        0|      0|  337|  1929|
    |dut_mul_32s_31ns_62_6_U6                    |dut_mul_32s_31ns_62_6            |        0|      4|    0|     0|
    |grp_dut_my_to_float_31_1_s_fu_287           |dut_my_to_float_31_1_s           |        0|      0|  359|   772|
    +--------------------------------------------+---------------------------------+---------+-------+-----+------+
    |Total                                       |                                 |        0|      4|  696|  2701|
    +--------------------------------------------+---------------------------------+---------+-------+-----+------+

    * DSP48: 
    +------------------------------+---------------------------+-----------+
    |           Instance           |           Module          | Expression|
    +------------------------------+---------------------------+-----------+
    |dut_mul_mul_17ns_15s_32_1_U7  |dut_mul_mul_17ns_15s_32_1  |  i0 * i1  |
    |dut_mul_mul_23s_17ns_40_1_U8  |dut_mul_mul_23s_17ns_40_1  |  i0 * i1  |
    +------------------------------+---------------------------+-----------+

    * Memory: 
    +--------------------+-----------------------------------+---------+----+-----+------+-----+------+-------------+
    |       Memory       |               Module              | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-----------------------------------+---------+----+-----+------+-----+------+-------------+
    |hls_sin_cos_K0_V_U  |dut_sinf_or_cosf_hls_sin_cos_K0_V  |        0|  30|  150|   256|   30|     1|         7680|
    |hls_sin_cos_K1_V_U  |dut_sinf_or_cosf_hls_sin_cos_K1_V  |        0|  23|  115|   256|   23|     1|         5888|
    |hls_sin_cos_K2_V_U  |dut_sinf_or_cosf_hls_sin_cos_K2_V  |        0|  15|   75|   256|   15|     1|         3840|
    +--------------------+-----------------------------------+---------+----+-----+------+-----+------+-------------+
    |Total               |                                   |        0|  68|  340|   768|   68|     3|        17408|
    +--------------------+-----------------------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_4_fu_663_p2            |     *    |      1|  0|    0|           9|           9|
    |grp_fu_293_p2                 |     +    |      0|  0|    3|           3|           2|
    |k_V_off1_fu_803_p2            |     +    |      0|  0|    3|           2|           3|
    |k_V_off2_fu_824_p2            |     +    |      0|  0|    3|           3|           3|
    |p_Val2_24_fu_499_p2           |     +    |      0|  0|   31|          31|          31|
    |p_Val2_9_fu_723_p2            |     +    |      0|  0|   16|          32|          32|
    |p_i_fu_402_p2                 |     +    |      0|  0|    8|           8|           8|
    |r_V_fu_732_p2                 |     +    |      0|  0|   16|          32|          32|
    |Ex_V_fu_482_p2                |     -    |      0|  0|    8|           8|           8|
    |p_Val2_i_fu_378_p2            |     -    |      0|  0|   49|           1|          49|
    |r_V_1_fu_778_p2               |     -    |      0|  0|    9|           1|           9|
    |tmp_89_i_fu_507_p2            |     -    |      0|  0|    9|           1|           9|
    |or_cond_fu_867_p2             |    and   |      0|  0|    1|           1|           1|
    |sel_tmp3_fu_617_p2            |    and   |      0|  0|    1|           1|           1|
    |sel_tmp6_demorgan_fu_894_p2   |    and   |      0|  0|    1|           1|           1|
    |sel_tmp7_fu_906_p2            |    and   |      0|  0|    1|           1|           1|
    |tmp7_fu_611_p2                |    and   |      0|  0|    1|           1|           1|
    |val_assign_fu_439_p3          |   cttz   |      0|  0|   48|          32|           0|
    |closepath_fu_340_p2           |   icmp   |      0|  0|    3|           8|           7|
    |grp_fu_308_p2                 |   icmp   |      0|  0|    1|           2|           1|
    |icmp1_fu_839_p2               |   icmp   |      0|  0|    1|           2|           1|
    |icmp_fu_818_p2                |   icmp   |      0|  0|    1|           2|           1|
    |not_sel_tmp1_fu_606_p2        |   icmp   |      0|  0|    2|           3|           4|
    |not_sel_tmp_fu_601_p2         |   icmp   |      0|  0|    2|           3|           2|
    |sel_tmp1_fu_590_p2            |   icmp   |      0|  0|    2|           3|           2|
    |sel_tmp4_fu_623_p2            |   icmp   |      0|  0|    2|           3|           3|
    |sel_tmp5_fu_628_p2            |   icmp   |      0|  0|    2|           3|           3|
    |sel_tmp_fu_585_p2             |   icmp   |      0|  0|    2|           3|           1|
    |tmp_8_fu_857_p2               |   icmp   |      0|  0|    3|           8|           1|
    |tmp_9_fu_862_p2               |   icmp   |      0|  0|    8|          23|           1|
    |tmp_i_fu_873_p2               |   icmp   |      0|  0|    3|           8|           2|
    |tmp_91_i_fu_532_p2            |   lshr   |      0|  0|   85|          31|          31|
    |or_cond1_fu_845_p2            |    or    |      0|  0|    1|           1|           1|
    |p_Result_11_fu_851_p2         |    or    |      0|  0|    1|           1|           1|
    |sel_tmp2_fu_595_p2            |    or    |      0|  0|    1|           1|           1|
    |sin_basis_fu_639_p2           |    or    |      0|  0|    1|           1|           1|
    |tmp8_fu_633_p2                |    or    |      0|  0|    1|           1|           1|
    |tmp_10_fu_920_p2              |    or    |      0|  0|    1|           1|           1|
    |Ex_V_ret_s_fu_757_p3          |  select  |      0|  0|    8|           1|           8|
    |Mx_V_ret_s_fu_738_p3          |  select  |      0|  0|   31|           1|          31|
    |p_Val2_0_i234_in_i_fu_548_p3  |  select  |      0|  0|   32|           1|          32|
    |p_Val2_13_fu_384_p3           |  select  |      0|  0|   49|           1|          49|
    |p_Val2_23_fu_366_p3           |  select  |      0|  0|    3|           1|           1|
    |p_s_fu_926_p3                 |  select  |      0|  0|   32|           1|          32|
    |sel_tmp8_fu_912_p3            |  select  |      0|  0|   31|           1|          31|
    |sh_assign_fu_513_p3           |  select  |      0|  0|    9|           1|           9|
    |storemerge_i_fu_407_p3        |  select  |      0|  0|    8|           1|           8|
    |p_Val2_15_fu_455_p2           |    shl   |      0|  0|  144|          49|          49|
    |tmp_93_i_fu_542_p2            |    shl   |      0|  0|   88|          32|          32|
    |sel_tmp6_fu_900_p2            |    xor   |      0|  0|    2|           1|           2|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |Total                         |          |      1|  0|  768|         367|         550|
    +------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |   6|         15|    1|         15|
    |ap_return             |  32|          2|   32|         64|
    |tmp_7_phi_fu_225_p36  |   1|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  39|         20|   34|         82|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Ex_V_reg_1004                                               |   8|   0|    8|          0|
    |ap_CS_fsm                                                   |  14|   0|   14|          0|
    |ap_reg_grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_my_to_float_31_1_s_fu_287_ap_start           |   1|   0|    1|          0|
    |ap_return_preg                                              |  32|   0|   32|          0|
    |closepath_reg_965                                           |   1|   0|    1|          0|
    |hls_sin_cos_K1_V_load_reg_1062                              |  23|   0|   23|          0|
    |hls_sin_cos_K2_V_load_reg_1067                              |  15|   0|   15|          0|
    |isNeg_reg_1010                                              |   1|   0|    1|          0|
    |loc_V_1_reg_960                                             |  23|   0|   23|          0|
    |loc_V_reg_953                                               |   8|   0|    8|          0|
    |p_0_reg_1097                                                |  31|   0|   31|          0|
    |p_Result_i3_i_reg_989                                       |  18|   0|   18|          0|
    |p_Result_s_reg_948                                          |   1|   0|    1|          0|
    |p_Val2_13_reg_984                                           |  49|   0|   49|          0|
    |p_Val2_16_reg_994                                           |  31|   0|   31|          0|
    |p_Val2_23_reg_970                                           |   3|   0|    3|          0|
    |p_Val2_24_reg_1016                                          |  31|   0|   31|          0|
    |p_Val2_3_reg_1021                                           |  17|   0|   17|          0|
    |p_Val2_s_reg_1057                                           |  30|   0|   30|          0|
    |r_V_1_reg_1102                                              |   9|   0|    9|          0|
    |r_V_reg_1082                                                |  32|   0|   32|          0|
    |sin_basis_reg_1031                                          |   1|   0|    1|          0|
    |tmp_12_reg_999                                              |   1|   0|    1|          0|
    |tmp_1_reg_1052                                              |  17|   0|   17|          0|
    |tmp_3_reg_1072                                              |  24|   0|   24|          0|
    |tmp_4_reg_1077                                              |  16|   0|   16|          0|
    |tmp_s_reg_1026                                              |   9|   0|    9|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 447|   0|  447|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------+-----+-----+------------+------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_start   |  in |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_done    | out |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_idle    | out |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_ready   | out |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_return  | out |   32| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|t_in       |  in |   32|   ap_none  |       t_in       |    scalar    |
+-----------+-----+-----+------------+------------------+--------------+

