{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552614864964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552614864965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 19:54:24 2019 " "Processing started: Thu Mar 14 19:54:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552614864965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552614864965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AAPractica3 -c AAPractica3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AAPractica3 -c AAPractica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552614864965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552614865182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552614865182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PM_pract_3/pract_3_spi/spi_3_wire_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PM_pract_3/pract_3_spi/spi_3_wire_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_3_wire_master-logic " "Found design unit 1: spi_3_wire_master-logic" {  } { { "PM_pract_3/pract_3_spi/spi_3_wire_master.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/spi_3_wire_master.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552614881397 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_3_wire_master " "Found entity 1: spi_3_wire_master" {  } { { "PM_pract_3/pract_3_spi/spi_3_wire_master.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/spi_3_wire_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552614881397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552614881397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PM_pract_3/pract_3_spi/pract_3_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PM_pract_3/pract_3_spi/pract_3_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract_3_spi-pract_3_spi_arch " "Found design unit 1: pract_3_spi-pract_3_spi_arch" {  } { { "PM_pract_3/pract_3_spi/pract_3_spi.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/pract_3_spi.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552614881398 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract_3_spi " "Found entity 1: pract_3_spi" {  } { { "PM_pract_3/pract_3_spi/pract_3_spi.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/pract_3_spi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552614881398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552614881398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PM_pract_3/pract_3_spi/init_accel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PM_pract_3/pract_3_spi/init_accel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 init_accel-init_accel_arch " "Found design unit 1: init_accel-init_accel_arch" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552614881399 ""} { "Info" "ISGN_ENTITY_NAME" "1 init_accel " "Found entity 1: init_accel" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552614881399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552614881399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PM_pract_3/pract_3_spi/accel_rw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PM_pract_3/pract_3_spi/accel_rw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_rw-accel_rw_arch " "Found design unit 1: accel_rw-accel_rw_arch" {  } { { "PM_pract_3/pract_3_spi/accel_rw.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/accel_rw.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552614881400 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_rw " "Found entity 1: accel_rw" {  } { { "PM_pract_3/pract_3_spi/accel_rw.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/accel_rw.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552614881400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552614881400 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AAPractica3.vhd " "Can't analyze file -- file AAPractica3.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1552614881401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pract_3_spi " "Elaborating entity \"pract_3_spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552614881468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init_accel init_accel:init_accel_inst1 " "Elaborating entity \"init_accel\" for hierarchy \"init_accel:init_accel_inst1\"" {  } { { "PM_pract_3/pract_3_spi/pract_3_spi.vhd" "init_accel_inst1" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/pract_3_spi.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552614881473 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "THRESH_TAP init_accel.vhd(30) " "VHDL Signal Declaration warning at init_accel.vhd(30): used explicit default value for signal \"THRESH_TAP\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DUR init_accel.vhd(31) " "VHDL Signal Declaration warning at init_accel.vhd(31): used explicit default value for signal \"DUR\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LATENT init_accel.vhd(32) " "VHDL Signal Declaration warning at init_accel.vhd(32): used explicit default value for signal \"LATENT\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "WINDOW init_accel.vhd(33) " "VHDL Signal Declaration warning at init_accel.vhd(33): used explicit default value for signal \"WINDOW\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "THRESH_ACT init_accel.vhd(34) " "VHDL Signal Declaration warning at init_accel.vhd(34): used explicit default value for signal \"THRESH_ACT\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "THRESH_INACT init_accel.vhd(35) " "VHDL Signal Declaration warning at init_accel.vhd(35): used explicit default value for signal \"THRESH_INACT\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TIME_INACT init_accel.vhd(36) " "VHDL Signal Declaration warning at init_accel.vhd(36): used explicit default value for signal \"TIME_INACT\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ACT_INACT_CTL init_accel.vhd(37) " "VHDL Signal Declaration warning at init_accel.vhd(37): used explicit default value for signal \"ACT_INACT_CTL\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "THRESH_FF init_accel.vhd(38) " "VHDL Signal Declaration warning at init_accel.vhd(38): used explicit default value for signal \"THRESH_FF\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TIME_FF init_accel.vhd(39) " "VHDL Signal Declaration warning at init_accel.vhd(39): used explicit default value for signal \"TIME_FF\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TAP_AXES init_accel.vhd(40) " "VHDL Signal Declaration warning at init_accel.vhd(40): used explicit default value for signal \"TAP_AXES\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BW_RATE init_accel.vhd(41) " "VHDL Signal Declaration warning at init_accel.vhd(41): used explicit default value for signal \"BW_RATE\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881474 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POWER_CONTROL init_accel.vhd(42) " "VHDL Signal Declaration warning at init_accel.vhd(42): used explicit default value for signal \"POWER_CONTROL\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881475 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INT_ENABLE init_accel.vhd(43) " "VHDL Signal Declaration warning at init_accel.vhd(43): used explicit default value for signal \"INT_ENABLE\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881475 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INT_MAP init_accel.vhd(44) " "VHDL Signal Declaration warning at init_accel.vhd(44): used explicit default value for signal \"INT_MAP\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881475 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "done_init init_accel.vhd(47) " "VHDL Signal Declaration warning at init_accel.vhd(47): used explicit default value for signal \"done_init\" because signal was never assigned a value" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552614881475 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n init_accel.vhd(57) " "VHDL Process Statement warning at init_accel.vhd(57): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PM_pract_3/pract_3_spi/init_accel.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/init_accel.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1552614881475 "|pract_3_spi|init_accel:init_accel_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_rw accel_rw:accel_rw_inst1 " "Elaborating entity \"accel_rw\" for hierarchy \"accel_rw:accel_rw_inst1\"" {  } { { "PM_pract_3/pract_3_spi/pract_3_spi.vhd" "accel_rw_inst1" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/pract_3_spi.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552614881476 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data_buffer accel_rw.vhd(66) " "Verilog HDL or VHDL warning at accel_rw.vhd(66): object \"tx_data_buffer\" assigned a value but never read" {  } { { "PM_pract_3/pract_3_spi/accel_rw.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/accel_rw.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552614881478 "|pract_3_spi|accel_rw:accel_rw_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_3_wire_master accel_rw:accel_rw_inst1\|spi_3_wire_master:spi_3_wire_master_inst1 " "Elaborating entity \"spi_3_wire_master\" for hierarchy \"accel_rw:accel_rw_inst1\|spi_3_wire_master:spi_3_wire_master_inst1\"" {  } { { "PM_pract_3/pract_3_spi/accel_rw.vhd" "spi_3_wire_master_inst1" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/accel_rw.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552614881490 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PM_pract_3/pract_3_spi/spi_3_wire_master.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/spi_3_wire_master.vhd" 67 -1 0 } } { "PM_pract_3/pract_3_spi/spi_3_wire_master.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/spi_3_wire_master.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1552614882242 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1552614882242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552614882447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552614883079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552614883079 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "PM_pract_3/pract_3_spi/pract_3_spi.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/pract_3_spi.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552614883158 "|pract_3_spi|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_1 " "No output dependent on input pin \"btn_1\"" {  } { { "PM_pract_3/pract_3_spi/pract_3_spi.vhd" "" { Text "/home/robotica/PrincipiosAA/PrincipiosMecatronica/Practica_3/PM_pract_3/pract_3_spi/pract_3_spi.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552614883158 "|pract_3_spi|btn_1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552614883158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552614883158 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552614883158 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552614883158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552614883158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552614883158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "968 " "Peak virtual memory: 968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552614883175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 19:54:43 2019 " "Processing ended: Thu Mar 14 19:54:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552614883175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552614883175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552614883175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552614883175 ""}
