# do ShiftRegister_Demo.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:42 on Apr 21,2022
# vlog -work work ShiftRegister_Demo.vo 
# -- Compiling module ShiftReg4
# 
# Top level modules:
# 	ShiftReg4
# End time: 09:47:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:47:42 on Apr 21,2022
# vlog -work work SRDemo.vwf.vt 
# -- Compiling module ShiftReg4_vlg_vec_tst
# 
# Top level modules:
# 	ShiftReg4_vlg_vec_tst
# End time: 09:47:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ShiftReg4_vlg_vec_tst 
# Start time: 09:47:42 on Apr 21,2022
# Loading work.ShiftReg4_vlg_vec_tst
# Loading work.ShiftReg4
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#23
# ** Note: $finish    : SRDemo.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /ShiftReg4_vlg_vec_tst
# End time: 09:47:43 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
