<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HALCoGen TMS570LS12x: generated_launchpad/source/sys_startup.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HALCoGen TMS570LS12x
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sys__startup_8c_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">sys_startup.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sys__startup_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">* Copyright (C) 2009-2016 Texas Instruments Incorporated - www.ti.com </span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">* </span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* </span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without </span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions </span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright </span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the </span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*    documentation and/or other materials provided with the   </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*    distribution.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS </span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT </span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, </span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT </span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT </span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE </span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* USER CODE BEGIN (0) */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Include Files */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sys__common_8h.html">sys_common.h</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system_8h.html">system.h</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sys__vim_8h.html">sys_vim.h</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sys__core_8h.html">sys_core.h</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sys__selftest_8h.html">sys_selftest.h</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="esm_8h.html">esm.h</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mibspi_8h.html">mibspi.h</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* USER CODE BEGIN (1) */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* USER CODE BEGIN (2) */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* External Functions */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/*SAFETYMCUSW 218 S MR:20.2 &lt;APPROVED&gt; &quot;Functions from library&quot; */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __TI_auto_init(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/*SAFETYMCUSW 354 S MR:NA &lt;APPROVED&gt; &quot; Startup code(main should be declared by the user)&quot; */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="sys__startup_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/*SAFETYMCUSW 122 S MR:20.11 &lt;APPROVED&gt; &quot;Startup code(exit and abort need to be present)&quot; */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/*SAFETYMCUSW 354 S MR:NA &lt;APPROVED&gt; &quot; Startup code(Extern declaration present in the library)&quot; */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> exit(<span class="keywordtype">int</span> _status);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* USER CODE BEGIN (3) */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Startup Routine */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keywordtype">void</span> _c_int00(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* USER CODE BEGIN (4) */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#pragma CODE_STATE(_c_int00, 32)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#pragma INTERRUPT(_c_int00, RESET)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#pragma WEAK(_c_int00)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* SourceId : STARTUP_SourceId_001 */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* DesignId : STARTUP_DesignId_001 */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Requirements : HL_SR508 */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keywordtype">void</span> _c_int00(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* USER CODE BEGIN (5) */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">/* Initialize Core Registers to avoid CCM Error */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="sys__core_8h.html#ace84e011af7f2ca1ec1b090daf07ff80">_coreInitRegisters_</a>();</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* USER CODE BEGIN (6) */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="comment">/* Initialize Stack Pointers */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="sys__core_8h.html#a0d1ff5263e206536a363a3aa822629dc">_coreInitStackPointer_</a>();</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* USER CODE BEGIN (7) */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">/* Enable CPU Event Export */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">/* This allows the CPU to signal any single-bit or double-bit errors detected</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">     * by its ECC logic for accesses to program flash or data RAM.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="sys__core_8h.html#a1e087d887d4b7158cac63c2b7e3b2c7d">_coreEnableEventBusExport_</a>();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* USER CODE BEGIN (11) */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="comment">/* Workaround for Errata CORTEXR4 66 */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <a class="code" href="sys__core_8h.html#a6677e111798acb3b452b56c197e5b881">_errata_CORTEXR4_66_</a>();</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="comment">/* Workaround for Errata CORTEXR4 57 */</span> </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <a class="code" href="sys__core_8h.html#a4061392dca6693f25e76131c6081c99a">_errata_CORTEXR4_57_</a>();</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">/* Reset handler: the following instructions read from the system exception status register</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">     * to identify the cause of the CPU reset.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">/* check for power-on reset condition */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7 &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">if</span> ((SYS_EXCEPTION &amp; POWERON_RESET) != 0U)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* USER CODE BEGIN (12) */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        </div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="comment">/* clear all reset status flags */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        SYS_EXCEPTION = 0xFFFFU;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* USER CODE BEGIN (13) */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* USER CODE BEGIN (14) */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* USER CODE BEGIN (15) */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="comment">/* continue with normal start-up sequence */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7 &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((SYS_EXCEPTION &amp; OSC_FAILURE_RESET) != 0U)</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="comment">/* Reset caused due to oscillator failure.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">        Add user code here to handle oscillator failure */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* USER CODE BEGIN (16) */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7 &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((SYS_EXCEPTION &amp; WATCHDOG_RESET) !=0U)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="comment">/* Reset caused due </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">         *  1) windowed watchdog violation - Add user code here to handle watchdog violation.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">         *  2) ICEPICK Reset - After loading code via CCS / System Reset through CCS</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="comment">/* Check the WatchDog Status register */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">if</span>(WATCHDOG_STATUS != 0U)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            <span class="comment">/* Add user code here to handle watchdog violation. */</span> </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* USER CODE BEGIN (17) */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            <span class="comment">/* Clear the Watchdog reset flag in Exception Status register */</span> </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            SYS_EXCEPTION = WATCHDOG_RESET;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* USER CODE BEGIN (18) */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        {</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            <span class="comment">/* Clear the ICEPICK reset flag in Exception Status register */</span> </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            SYS_EXCEPTION = ICEPICK_RESET;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* USER CODE BEGIN (19) */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7 &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((SYS_EXCEPTION &amp; CPU_RESET) !=0U)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="comment">/* Reset caused due to CPU reset.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">        CPU reset can be caused by CPU self-test completion, or</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">        by toggling the &quot;CPU RESET&quot; bit of the CPU Reset Control Register. */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* USER CODE BEGIN (20) */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="comment">/* clear all reset status flags */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        SYS_EXCEPTION = CPU_RESET;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* USER CODE BEGIN (21) */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">/*SAFETYMCUSW 139 S MR:13.7 &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((SYS_EXCEPTION &amp; SW_RESET) != 0U)</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <span class="comment">/* Reset caused due to software reset.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">        Add user code to handle software reset. */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* USER CODE BEGIN (22) */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    }</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <span class="comment">/* Reset caused by nRST being driven low externally.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">        Add user code to handle external reset. */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* USER CODE BEGIN (23) */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">/* Check if there were ESM group3 errors during power-up.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">     * These could occur during eFuse auto-load or during reads from flash OTP</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">     * during power-up. Device operation is not reliable and not recommended</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">     * in this case.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">     * An ESM group3 error only drives the nERROR pin low. An external circuit</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">     * that monitors the nERROR pin must take the appropriate action to ensure that</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">     * the system is placed in a safe state, as determined by the application.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a>-&gt;SR1[2]) != 0U)</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* USER CODE BEGIN (24) */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">/*SAFETYMCUSW 5 C MR:NA &lt;APPROVED&gt; &quot;for(;;) can be removed by adding &quot;# if 0&quot; and &quot;# endif&quot; in the user codes above and below&quot; */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="comment">/*SAFETYMCUSW 26 S MR:NA &lt;APPROVED&gt; &quot;for(;;) can be removed by adding &quot;# if 0&quot; and &quot;# endif&quot; in the user codes above and below&quot; */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;for(;;) can be removed by adding &quot;# if 0&quot; and &quot;# endif&quot; in the user codes above and below&quot; */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <span class="keywordflow">for</span>(;;)</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        { </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        }<span class="comment">/* Wait */</span>                 </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* USER CODE BEGIN (25) */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    }</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* USER CODE BEGIN (26) */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="comment">/* Initialize System - Clock, Flash settings with Efuse self check */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="system_8h.html#ab11a117f1e08391f23d1da05930e7acf">systemInit</a>();</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">/* Workaround for Errata PBIST#4 */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <a class="code" href="sys__selftest_8h.html#a1f3b71a00b6347cb5f7f6eb922c36c9e">errata_PBIST_4</a>();</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="comment">/* Run a diagnostic check on the memory self-test controller.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">     * This function chooses a RAM test algorithm and runs it on an on-chip ROM.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">     * The memory self-test is expected to fail. The function ensures that the PBIST controller</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">     * is capable of detecting and indicating a memory self-test failure.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <a class="code" href="sys__selftest_8h.html#ac9b7e2d9da2b5166a9ea002d431e54ef">pbistSelfCheck</a>();   </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">/* Run PBIST on STC ROM */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <a class="code" href="sys__selftest_8h.html#ad5fcc064d8d51dda635d83235cf37e3e">pbistRun</a>((uint32)STC_ROM_PBIST_RAM_GROUP,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;             ((uint32)<a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3">PBIST_TripleReadSlow</a> | (uint32)<a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573">PBIST_TripleReadFast</a>));</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">/* Wait for PBIST for STC ROM to be completed */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">while</span>(<a class="code" href="sys__selftest_8h.html#a2675f441b1c7bbadd9877cfd586bf959">pbistIsTestCompleted</a>() != <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>)</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    { </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    }<span class="comment">/* Wait */</span> </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="comment">/* Check if PBIST on STC ROM passed the self-test */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="sys__selftest_8h.html#a975a794505ddcaf5d1c68e7a229fc8ae">pbistIsTestPassed</a>() != <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>)</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="comment">/* PBIST and STC ROM failed the self-test.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">         * Need custom handler to check the memory failure</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">         * and to take the appropriate next step.</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;         </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        pbistFail();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    }   </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">/* Disable PBIST clocks and disable memory self-test mode */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="sys__selftest_8h.html#a1ea172c81d7549cd8181de098a91b752">pbistStop</a>();</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="comment">/* Run PBIST on PBIST ROM */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="sys__selftest_8h.html#ad5fcc064d8d51dda635d83235cf37e3e">pbistRun</a>((uint32)PBIST_ROM_PBIST_RAM_GROUP,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;             ((uint32)<a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3">PBIST_TripleReadSlow</a> | (uint32)<a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573">PBIST_TripleReadFast</a>));</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">/* Wait for PBIST for PBIST ROM to be completed */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">while</span>(<a class="code" href="sys__selftest_8h.html#a2675f441b1c7bbadd9877cfd586bf959">pbistIsTestCompleted</a>() != <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>)</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    { </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    }<span class="comment">/* Wait */</span> </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">/* Check if PBIST ROM passed the self-test */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="sys__selftest_8h.html#a975a794505ddcaf5d1c68e7a229fc8ae">pbistIsTestPassed</a>() != <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="comment">/* PBIST and STC ROM failed the self-test.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">         * Need custom handler to check the memory failure</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">         * and to take the appropriate next step.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;         </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        pbistFail();</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    } </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">/* Disable PBIST clocks and disable memory self-test mode */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="sys__selftest_8h.html#a1ea172c81d7549cd8181de098a91b752">pbistStop</a>();    </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* USER CODE BEGIN (29) */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/* USER CODE BEGIN (31) */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">/* Disable RAM ECC before doing PBIST for Main RAM */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a>();</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">/* Run PBIST on CPU RAM.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">     * The PBIST controller needs to be configured separately for single-port and dual-port SRAMs.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">     * The CPU RAM is a single-port memory. The actual &quot;RAM Group&quot; for all on-chip SRAMs is defined in the</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">     * device datasheet.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <a class="code" href="sys__selftest_8h.html#ad5fcc064d8d51dda635d83235cf37e3e">pbistRun</a>(0x00300020U, <span class="comment">/* ESRAM Single Port PBIST */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;             (uint32)<a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8">PBIST_March13N_SP</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* USER CODE BEGIN (32) */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="comment">/* Wait for PBIST for CPU RAM to be completed */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordflow">while</span>(<a class="code" href="sys__selftest_8h.html#a2675f441b1c7bbadd9877cfd586bf959">pbistIsTestCompleted</a>() != <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>)</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    { </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    }<span class="comment">/* Wait */</span>                 </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* USER CODE BEGIN (33) */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">/* Check if CPU RAM passed the self-test */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="sys__selftest_8h.html#a975a794505ddcaf5d1c68e7a229fc8ae">pbistIsTestPassed</a>() != <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <span class="comment">/* CPU RAM failed the self-test.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">         * Need custom handler to check the memory failure</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">         * and to take the appropriate next step.</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/* USER CODE BEGIN (34) */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;         </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        pbistFail();</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* USER CODE BEGIN (35) */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* USER CODE BEGIN (36) */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="comment">/* Disable PBIST clocks and disable memory self-test mode */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="sys__selftest_8h.html#a1ea172c81d7549cd8181de098a91b752">pbistStop</a>();</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* USER CODE BEGIN (37) */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="comment">/* Initialize CPU RAM.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">     * This function uses the system module&#39;s hardware for auto-initialization of memories and their</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">     * associated protection schemes. The CPU RAM is initialized by setting bit 0 of the MSIENA register.</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">     * Hence the value 0x1 passed to the function.</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">     * This function will initialize the entire CPU RAM and the corresponding ECC locations.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="sys__selftest_8h.html#a3184dfe0846903e1111348942160dfe7">memoryInit</a>(0x1U);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/* USER CODE BEGIN (38) */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="comment">/* Enable ECC checking for TCRAM accesses.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">     * This function enables the CPU&#39;s ECC logic for accesses to B0TCM and B1TCM.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <a class="code" href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a>();</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* USER CODE BEGIN (39) */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="comment">/* Start PBIST on all dual-port memories */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="comment">/* NOTE : Please Refer DEVICE DATASHEET for the list of Supported Dual port Memories.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">       PBIST test performed only on the user selected memories in HALCoGen&#39;s GUI SAFETY INIT tab.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <a class="code" href="sys__selftest_8h.html#ad5fcc064d8d51dda635d83235cf37e3e">pbistRun</a>(  (uint32)0x00000000U    <span class="comment">/* EMAC RAM */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;             | (uint32)0x00000000U    <span class="comment">/* USB RAM */</span>  </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;             | (uint32)0x00000800U    <span class="comment">/* DMA RAM */</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;             | (uint32)0x00000200U    <span class="comment">/* VIM RAM */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;             | (uint32)0x00000040U    <span class="comment">/* MIBSPI1 RAM */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;             | (uint32)0x00000080U    <span class="comment">/* MIBSPI3 RAM */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;             | (uint32)0x00000100U    <span class="comment">/* MIBSPI5 RAM */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;             | (uint32)0x00000004U    <span class="comment">/* CAN1 RAM */</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;             | (uint32)0x00000008U    <span class="comment">/* CAN2 RAM */</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;             | (uint32)0x00000010U    <span class="comment">/* CAN3 RAM */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;             | (uint32)0x00000400U    <span class="comment">/* ADC1 RAM */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;             | (uint32)0x00020000U    <span class="comment">/* ADC2 RAM */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;             | (uint32)0x00001000U    <span class="comment">/* HET1 RAM */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;             | (uint32)0x00040000U    <span class="comment">/* HET2 RAM */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;             | (uint32)0x00002000U    <span class="comment">/* HTU1 RAM */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;             | (uint32)0x00080000U    <span class="comment">/* HTU2 RAM */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;             | (uint32)0x00000000U    <span class="comment">/* RTP RAM */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;             | (uint32)0x00000000U    <span class="comment">/* FRAY RAM */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;             ,(uint32) <a class="code" href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b">PBIST_March13N_DP</a>);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* USER CODE BEGIN (40) */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="comment">/* Test the CPU ECC mechanism for RAM accesses.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">     * The checkBxRAMECC functions cause deliberate single-bit and double-bit errors in TCRAM accesses</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">     * by corrupting 1 or 2 bits in the ECC. Reading from the TCRAM location with a 2-bit error</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">     * in the ECC causes a data abort exception. The data abort handler is written to look for</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">     * deliberately caused exception and to return the code execution to the instruction</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">     * following the one that caused the abort.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <a class="code" href="sys__selftest_8h.html#a421594cf13d3b5ca42435c5a5604721c">checkRAMECC</a>();</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* USER CODE BEGIN (41) */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/* USER CODE BEGIN (43) */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="comment">/* Wait for PBIST for CPU RAM to be completed */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">while</span>(<a class="code" href="sys__selftest_8h.html#a2675f441b1c7bbadd9877cfd586bf959">pbistIsTestCompleted</a>() != <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>)</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    { </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    }<span class="comment">/* Wait */</span>                 </div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    </div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* USER CODE BEGIN (44) */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="comment">/* Check if CPU RAM passed the self-test */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="sys__selftest_8h.html#a975a794505ddcaf5d1c68e7a229fc8ae">pbistIsTestPassed</a>() != <a class="code" href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>)</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/* USER CODE BEGIN (45) */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        <span class="comment">/* CPU RAM failed the self-test.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">         * Need custom handler to check the memory failure</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">         * and to take the appropriate next step.</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/* USER CODE BEGIN (46) */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;         </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        pbistFail();</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        </div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/* USER CODE BEGIN (47) */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    }</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/* USER CODE BEGIN (48) */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="comment">/* Disable PBIST clocks and disable memory self-test mode */</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <a class="code" href="sys__selftest_8h.html#a1ea172c81d7549cd8181de098a91b752">pbistStop</a>();</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    </div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/* USER CODE BEGIN (55) */</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="comment">/* Release the MibSPI1 modules from local reset.</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">     * This will cause the MibSPI1 RAMs to get initialized along with the parity memory.</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;     <a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;GCR0 = 0x1U;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;     </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="comment">/* Release the MibSPI3 modules from local reset.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">     * This will cause the MibSPI3 RAMs to get initialized along with the parity memory.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;GCR0 = 0x1U;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    </div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">/* Release the MibSPI5 modules from local reset.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">     * This will cause the MibSPI5 RAMs to get initialized along with the parity memory.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;GCR0 = 0x1U;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    </div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* USER CODE BEGIN (56) */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">/* Enable parity on selected RAMs */</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <a class="code" href="sys__selftest_8h.html#af9ecd48548d7a3d98d5dcc44d1e7ca51">enableParity</a>();</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    </div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="comment">/* Initialize all on-chip SRAMs except for MibSPIx RAMs</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">     * The MibSPIx modules have their own auto-initialization mechanism which is triggered</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">     * as soon as the modules are brought out of local reset.</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="comment">/* The system module auto-init will hang on the MibSPI RAM if the module is still in local reset.</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="comment">/* NOTE : Please Refer DEVICE DATASHEET for the list of Supported Memories and their channel numbers.</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">              Memory Initialization is perfomed only on the user selected memories in HALCoGen&#39;s GUI SAFETY INIT tab.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <a class="code" href="sys__selftest_8h.html#a3184dfe0846903e1111348942160dfe7">memoryInit</a>( (uint32)((uint32)1U &lt;&lt; 1U)    <span class="comment">/* DMA RAM */</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;              | (uint32)((uint32)1U &lt;&lt; 2U)    <span class="comment">/* VIM RAM */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;              | (uint32)((uint32)1U &lt;&lt; 5U)    <span class="comment">/* CAN1 RAM */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;              | (uint32)((uint32)1U &lt;&lt; 6U)    <span class="comment">/* CAN2 RAM */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;              | (uint32)((uint32)1U &lt;&lt; 10U)   <span class="comment">/* CAN3 RAM */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;              | (uint32)((uint32)1U &lt;&lt; 8U)    <span class="comment">/* ADC1 RAM */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;              | (uint32)((uint32)1U &lt;&lt; 14U)   <span class="comment">/* ADC2 RAM */</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;              | (uint32)((uint32)1U &lt;&lt; 3U)    <span class="comment">/* HET1 RAM */</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;              | (uint32)((uint32)1U &lt;&lt; 4U)    <span class="comment">/* HTU1 RAM */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;              | (uint32)((uint32)1U &lt;&lt; 15U)   <span class="comment">/* HET2 RAM */</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;              | (uint32)((uint32)1U &lt;&lt; 16U)   <span class="comment">/* HTU2 RAM */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;              );</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="comment">/* Disable parity */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <a class="code" href="sys__selftest_8h.html#a15b66d583493adf7dc0ce8e3a89f00f5">disableParity</a>();</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    </div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="comment">/* Test the parity protection mechanism for peripheral RAMs</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">       NOTE : Please Refer DEVICE DATASHEET for the list of Supported Memories with parity.</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">                 Parity Self check is perfomed only on the user selected memories in HALCoGen&#39;s GUI SAFETY INIT tab.</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* USER CODE BEGIN (57) */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;     </div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <a class="code" href="sys__selftest_8h.html#a66f658578435dc4d3984c76a3d2ed959">het1ParityCheck</a>();</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    </div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/* USER CODE BEGIN (58) */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <a class="code" href="sys__selftest_8h.html#a5f69665c7b7abb003cfb4a314ce1e943">htu1ParityCheck</a>();</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    </div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* USER CODE BEGIN (59) */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <a class="code" href="sys__selftest_8h.html#a08473bcd7b0a42d859fe99011c4707b7">het2ParityCheck</a>();</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    </div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/* USER CODE BEGIN (60) */</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <a class="code" href="sys__selftest_8h.html#aaf183a3ffe2ce7257d5fbceb4cca69f0">htu2ParityCheck</a>();</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    </div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* USER CODE BEGIN (61) */</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <a class="code" href="sys__selftest_8h.html#a0267c576250cc80c1ffafae379fcd937">adc1ParityCheck</a>();</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/* USER CODE BEGIN (62) */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <a class="code" href="sys__selftest_8h.html#adad16c8dd5c10c57ff43cc705364bbde">adc2ParityCheck</a>();</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    </div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/* USER CODE BEGIN (63) */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="sys__selftest_8h.html#a034e78d72a2a9231d27d78256d3d194e">can1ParityCheck</a>();</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    </div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/* USER CODE BEGIN (64) */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <a class="code" href="sys__selftest_8h.html#a0b4bb222e016b734e702da6a1ec5ab8a">can2ParityCheck</a>();</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    </div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/* USER CODE BEGIN (65) */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <a class="code" href="sys__selftest_8h.html#aba201eb114d129fe574af9dd61e6df05">can3ParityCheck</a>();</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    </div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/* USER CODE BEGIN (66) */</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <a class="code" href="sys__selftest_8h.html#af7297818ebd5ffd62488091aa9633bf9">vimParityCheck</a>();</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/* USER CODE BEGIN (67) */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <a class="code" href="sys__selftest_8h.html#add4aed7c0b3711f72c9228a92effa518">dmaParityCheck</a>();</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/* USER CODE BEGIN (68) */</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a>-&gt;FLG &amp; 0x01000000U) == 0x01000000U)</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    { </div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    }<span class="comment">/* Wait */</span>                 </div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="comment">/* wait for MibSPI1 RAM to complete initialization */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a>-&gt;FLG &amp; 0x01000000U) == 0x01000000U)</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    { </div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    }<span class="comment">/* Wait */</span>                 </div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="comment">/* wait for MibSPI3 RAM to complete initialization */</span> </div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/*SAFETYMCUSW 28 D MR:NA &lt;APPROVED&gt; &quot;Hardware status bit read check&quot; */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a>-&gt;FLG &amp; 0x01000000U) == 0x01000000U)</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    { </div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    }<span class="comment">/* Wait */</span>                 </div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="comment">/* wait for MibSPI5 RAM to complete initialization */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/* USER CODE BEGIN (69) */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <a class="code" href="sys__selftest_8h.html#a050e0c2257b541e651eb35d32f10c98d">mibspi1ParityCheck</a>();</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    </div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/* USER CODE BEGIN (70) */</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="sys__selftest_8h.html#ae4c80f3599811e410da64821448b860b">mibspi3ParityCheck</a>();</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/* USER CODE BEGIN (71) */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="sys__selftest_8h.html#a8ce4f5d8f1e282ddab7f65f5c5840e0a">mibspi5ParityCheck</a>();</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/* USER CODE BEGIN (72) */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="comment">/* Enable IRQ offset via Vic controller */</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="sys__core_8h.html#acb52868522528dab172c3c1e3286fbc3">_coreEnableIrqVicOffset_</a>();</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* USER CODE BEGIN (73) */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="comment">/* Initialize VIM table */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <a class="code" href="group__VIM.html#ga894b6f212b72787bfa97f1ac62877167">vimInit</a>();    </div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* USER CODE BEGIN (74) */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="comment">/* Configure system response to error conditions signaled to the ESM group1 */</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="comment">/* This function can be configured from the ESM tab of HALCoGen */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <a class="code" href="group__ESM.html#ga3ebbcbb33cba761eba56edcf1aeb9961">esmInit</a>();</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="comment">/* initialize copy table */</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    __TI_auto_init();</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">/* USER CODE BEGIN (75) */</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    </div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="comment">/* call the application */</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">/*SAFETYMCUSW 296 S MR:8.6 &lt;APPROVED&gt; &quot;Startup code(library functions at block scope)&quot; */</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/*SAFETYMCUSW 326 S MR:8.2 &lt;APPROVED&gt; &quot;Startup code(Declaration for main in library)&quot; */</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">/*SAFETYMCUSW 60 D MR:8.8 &lt;APPROVED&gt; &quot;Startup code(Declaration for main in library;Only doing an extern for the same)&quot; */</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <a class="code" href="sys__startup_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main</a>();</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* USER CODE BEGIN (76) */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">/*SAFETYMCUSW 122 S MR:20.11 &lt;APPROVED&gt; &quot;Startup code(exit and abort need to be present)&quot; */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    exit(0);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">/* USER CODE BEGIN (77) */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;}</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/* USER CODE BEGIN (78) */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/* USER CODE END */</span></div><div class="ttc" id="system_8h_html_ab11a117f1e08391f23d1da05930e7acf"><div class="ttname"><a href="system_8h.html#ab11a117f1e08391f23d1da05930e7acf">systemInit</a></div><div class="ttdeci">void systemInit(void)</div><div class="ttdoc">Initializes System Driver. </div><div class="ttdef"><b>Definition:</b> <a href="system_8c_source.html#l00334">system.c:334</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_ad5fcc064d8d51dda635d83235cf37e3e"><div class="ttname"><a href="sys__selftest_8h.html#ad5fcc064d8d51dda635d83235cf37e3e">pbistRun</a></div><div class="ttdeci">void pbistRun(uint32 raminfoL, uint32 algomask)</div><div class="ttdoc">CPU self test Driver. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00421">sys_selftest.c:421</a></div></div>
<div class="ttc" id="sys__core_8h_html"><div class="ttname"><a href="sys__core_8h.html">sys_core.h</a></div><div class="ttdoc">System Core Header File. </div></div>
<div class="ttc" id="sys__core_8h_html_a099bf5e5169755b08ae68126dec3172e"><div class="ttname"><a href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a></div><div class="ttdeci">void _coreDisableRamEcc_(void)</div><div class="ttdoc">Disable external ecc error for RAM odd and even bank. </div></div>
<div class="ttc" id="sys__startup_8c_html_a840291bc02cba5474a4cb46a9b9566fe"><div class="ttname"><a href="sys__startup_8c.html#a840291bc02cba5474a4cb46a9b9566fe">main</a></div><div class="ttdeci">int main(void)</div><div class="ttdoc">Application main function. </div><div class="ttdef"><b>Definition:</b> <a href="sys__main_8c_source.html#l00066">sys_main.c:66</a></div></div>
<div class="ttc" id="reg__mibspi_8h_html_af010584e2232f2dfbf59da41599d0e41"><div class="ttname"><a href="reg__mibspi_8h.html#af010584e2232f2dfbf59da41599d0e41">mibspiREG5</a></div><div class="ttdeci">#define mibspiREG5</div><div class="ttdoc">MIBSPI5 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__mibspi_8h_source.html#l00163">reg_mibspi.h:163</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_a66f658578435dc4d3984c76a3d2ed959"><div class="ttname"><a href="sys__selftest_8h.html#a66f658578435dc4d3984c76a3d2ed959">het1ParityCheck</a></div><div class="ttdeci">void het1ParityCheck(void)</div><div class="ttdoc">Routine to check HET1 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01301">sys_selftest.c:1301</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a5c6bcc919d0ee3f730d98812346148d8">PBIST_March13N_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00124">sys_selftest.h:124</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_af9ecd48548d7a3d98d5dcc44d1e7ca51"><div class="ttname"><a href="sys__selftest_8h.html#af9ecd48548d7a3d98d5dcc44d1e7ca51">enableParity</a></div><div class="ttdeci">void enableParity(void)</div><div class="ttdoc">Enable peripheral RAM parity. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l02949">sys_selftest.c:2949</a></div></div>
<div class="ttc" id="sys__common_8h_html"><div class="ttname"><a href="sys__common_8h.html">sys_common.h</a></div><div class="ttdoc">Common Header File. </div></div>
<div class="ttc" id="sys__core_8h_html_a058f0ace94e7ff9afbd9590568a3da99"><div class="ttname"><a href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a></div><div class="ttdeci">void _coreEnableRamEcc_(void)</div><div class="ttdoc">Enable external ecc error for RAM odd and even bank. </div></div>
<div class="ttc" id="sys__selftest_8h_html_a15b66d583493adf7dc0ce8e3a89f00f5"><div class="ttname"><a href="sys__selftest_8h.html#a15b66d583493adf7dc0ce8e3a89f00f5">disableParity</a></div><div class="ttdeci">void disableParity(void)</div><div class="ttdoc">Disable peripheral RAM parity. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l02972">sys_selftest.c:2972</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0af4dbf763a322a39325c6fe8ef24512f3">PBIST_TripleReadSlow</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00121">sys_selftest.h:121</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_a1ea172c81d7549cd8181de098a91b752"><div class="ttname"><a href="sys__selftest_8h.html#a1ea172c81d7549cd8181de098a91b752">pbistStop</a></div><div class="ttdeci">void pbistStop(void)</div><div class="ttdoc">Routine to stop PBIST test enabled. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00482">sys_selftest.c:482</a></div></div>
<div class="ttc" id="sys__core_8h_html_a1e087d887d4b7158cac63c2b7e3b2c7d"><div class="ttname"><a href="sys__core_8h.html#a1e087d887d4b7158cac63c2b7e3b2c7d">_coreEnableEventBusExport_</a></div><div class="ttdeci">void _coreEnableEventBusExport_(void)</div><div class="ttdoc">Enable event bus export for external monitoring modules. </div></div>
<div class="ttc" id="esm_8h_html"><div class="ttname"><a href="esm_8h.html">esm.h</a></div><div class="ttdoc">Error Signaling Module Driver Header File. </div></div>
<div class="ttc" id="sys__selftest_8h_html_a3184dfe0846903e1111348942160dfe7"><div class="ttname"><a href="sys__selftest_8h.html#a3184dfe0846903e1111348942160dfe7">memoryInit</a></div><div class="ttdeci">void memoryInit(uint32 ram)</div><div class="ttdoc">Memory Initialization Driver. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00184">sys_selftest.c:184</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_a034e78d72a2a9231d27d78256d3d194e"><div class="ttname"><a href="sys__selftest_8h.html#a034e78d72a2a9231d27d78256d3d194e">can1ParityCheck</a></div><div class="ttdeci">void can1ParityCheck(void)</div><div class="ttdoc">Routine to check CAN1 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01633">sys_selftest.c:1633</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_a050e0c2257b541e651eb35d32f10c98d"><div class="ttname"><a href="sys__selftest_8h.html#a050e0c2257b541e651eb35d32f10c98d">mibspi1ParityCheck</a></div><div class="ttdeci">void mibspi1ParityCheck(void)</div><div class="ttdoc">Routine to check MIBSPI1 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01825">sys_selftest.c:1825</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_a08473bcd7b0a42d859fe99011c4707b7"><div class="ttname"><a href="sys__selftest_8h.html#a08473bcd7b0a42d859fe99011c4707b7">het2ParityCheck</a></div><div class="ttdeci">void het2ParityCheck(void)</div><div class="ttdoc">Routine to check HET2 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01411">sys_selftest.c:1411</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_a0b4bb222e016b734e702da6a1ec5ab8a"><div class="ttname"><a href="sys__selftest_8h.html#a0b4bb222e016b734e702da6a1ec5ab8a">can2ParityCheck</a></div><div class="ttdeci">void can2ParityCheck(void)</div><div class="ttdoc">Routine to check CAN2 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01697">sys_selftest.c:1697</a></div></div>
<div class="ttc" id="mibspi_8h_html"><div class="ttname"><a href="mibspi_8h.html">mibspi.h</a></div><div class="ttdoc">MIBSPI Driver Definition File. </div></div>
<div class="ttc" id="reg__mibspi_8h_html_ac68545bfe7877266ef53a0dd49fd8322"><div class="ttname"><a href="reg__mibspi_8h.html#ac68545bfe7877266ef53a0dd49fd8322">mibspiREG3</a></div><div class="ttdeci">#define mibspiREG3</div><div class="ttdoc">MIBSPI3 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__mibspi_8h_source.html#l00147">reg_mibspi.h:147</a></div></div>
<div class="ttc" id="group__ESM_html_ga3ebbcbb33cba761eba56edcf1aeb9961"><div class="ttname"><a href="group__ESM.html#ga3ebbcbb33cba761eba56edcf1aeb9961">esmInit</a></div><div class="ttdeci">void esmInit(void)</div><div class="ttdoc">Initializes Esm Driver. </div><div class="ttdef"><b>Definition:</b> <a href="esm_8c_source.html#l00071">esm.c:71</a></div></div>
<div class="ttc" id="sys__core_8h_html_ace84e011af7f2ca1ec1b090daf07ff80"><div class="ttname"><a href="sys__core_8h.html#ace84e011af7f2ca1ec1b090daf07ff80">_coreInitRegisters_</a></div><div class="ttdeci">void _coreInitRegisters_(void)</div><div class="ttdoc">Initialize Core register. </div></div>
<div class="ttc" id="sys__vim_8h_html"><div class="ttname"><a href="sys__vim_8h.html">sys_vim.h</a></div><div class="ttdoc">Vectored Interrupt Module Header File. </div></div>
<div class="ttc" id="sys__selftest_8h_html_a2675f441b1c7bbadd9877cfd586bf959"><div class="ttname"><a href="sys__selftest_8h.html#a2675f441b1c7bbadd9877cfd586bf959">pbistIsTestCompleted</a></div><div class="ttdeci">boolean pbistIsTestCompleted(void)</div><div class="ttdoc">Checks to see if the PBIST test is completed. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00503">sys_selftest.c:503</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adad16c8dd5c10c57ff43cc705364bbde"><div class="ttname"><a href="sys__selftest_8h.html#adad16c8dd5c10c57ff43cc705364bbde">adc2ParityCheck</a></div><div class="ttdeci">void adc2ParityCheck(void)</div><div class="ttdoc">Routine to check ADC2 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01580">sys_selftest.c:1580</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_add4aed7c0b3711f72c9228a92effa518"><div class="ttname"><a href="sys__selftest_8h.html#add4aed7c0b3711f72c9228a92effa518">dmaParityCheck</a></div><div class="ttdeci">void dmaParityCheck(void)</div><div class="ttdoc">Routine to check DMA control packet RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01244">sys_selftest.c:1244</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_af7297818ebd5ffd62488091aa9633bf9"><div class="ttname"><a href="sys__selftest_8h.html#af7297818ebd5ffd62488091aa9633bf9">vimParityCheck</a></div><div class="ttdeci">void vimParityCheck(void)</div><div class="ttdoc">Routine to check VIM RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01187">sys_selftest.c:1187</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a145f5abb0d1630f7dc3919cab37af13b">PBIST_March13N_DP</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00123">sys_selftest.h:123</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_a0267c576250cc80c1ffafae379fcd937"><div class="ttname"><a href="sys__selftest_8h.html#a0267c576250cc80c1ffafae379fcd937">adc1ParityCheck</a></div><div class="ttdeci">void adc1ParityCheck(void)</div><div class="ttdoc">Routine to check ADC1 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01526">sys_selftest.c:1526</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573"><div class="ttname"><a href="sys__selftest_8h.html#adfcacf6330b62bf56ff01b0016dc43d0a3cb6e6cbfa091ed9eb5158e68a2bb573">PBIST_TripleReadFast</a></div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8h_source.html#l00122">sys_selftest.h:122</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_a1f3b71a00b6347cb5f7f6eb922c36c9e"><div class="ttname"><a href="sys__selftest_8h.html#a1f3b71a00b6347cb5f7f6eb922c36c9e">errata_PBIST_4</a></div><div class="ttdeci">void errata_PBIST_4(void)</div><div class="ttdoc">Workaround for the Errata PBIST#4. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l02785">sys_selftest.c:2785</a></div></div>
<div class="ttc" id="sys__selftest_8h_html"><div class="ttname"><a href="sys__selftest_8h.html">sys_selftest.h</a></div><div class="ttdoc">System Memory Header File. </div></div>
<div class="ttc" id="sys__selftest_8h_html_a421594cf13d3b5ca42435c5a5604721c"><div class="ttname"><a href="sys__selftest_8h.html#a421594cf13d3b5ca42435c5a5604721c">checkRAMECC</a></div><div class="ttdeci">void checkRAMECC(void)</div><div class="ttdoc">Check TCRAM ECC error detection logic. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l02017">sys_selftest.c:2017</a></div></div>
<div class="ttc" id="hal__stdtypes_8h_html_aa8cecfc5c5c054d2875c03e77b7be15d"><div class="ttname"><a href="hal__stdtypes_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></div><div class="ttdeci">#define TRUE</div><div class="ttdoc">definition for TRUE </div><div class="ttdef"><b>Definition:</b> <a href="hal__stdtypes_8h_source.html#l00175">hal_stdtypes.h:175</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_a8ce4f5d8f1e282ddab7f65f5c5840e0a"><div class="ttname"><a href="sys__selftest_8h.html#a8ce4f5d8f1e282ddab7f65f5c5840e0a">mibspi5ParityCheck</a></div><div class="ttdeci">void mibspi5ParityCheck(void)</div><div class="ttdoc">Routine to check MIBSPI5 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01953">sys_selftest.c:1953</a></div></div>
<div class="ttc" id="sys__core_8h_html_acb52868522528dab172c3c1e3286fbc3"><div class="ttname"><a href="sys__core_8h.html#acb52868522528dab172c3c1e3286fbc3">_coreEnableIrqVicOffset_</a></div><div class="ttdeci">void _coreEnableIrqVicOffset_(void)</div><div class="ttdoc">Enable Irq offset propagation via Vic controller. </div></div>
<div class="ttc" id="system_8h_html"><div class="ttname"><a href="system_8h.html">system.h</a></div><div class="ttdoc">System Driver Header File. </div></div>
<div class="ttc" id="sys__selftest_8h_html_a5f69665c7b7abb003cfb4a314ce1e943"><div class="ttname"><a href="sys__selftest_8h.html#a5f69665c7b7abb003cfb4a314ce1e943">htu1ParityCheck</a></div><div class="ttdeci">void htu1ParityCheck(void)</div><div class="ttdoc">Routine to check HTU1 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01355">sys_selftest.c:1355</a></div></div>
<div class="ttc" id="reg__esm_8h_html_a7c2e779f2973e0c2c9496a4796df10f1"><div class="ttname"><a href="reg__esm_8h.html#a7c2e779f2973e0c2c9496a4796df10f1">esmREG</a></div><div class="ttdeci">#define esmREG</div><div class="ttdoc">Esm Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__esm_8h_source.html#l00100">reg_esm.h:100</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_aba201eb114d129fe574af9dd61e6df05"><div class="ttname"><a href="sys__selftest_8h.html#aba201eb114d129fe574af9dd61e6df05">can3ParityCheck</a></div><div class="ttdeci">void can3ParityCheck(void)</div><div class="ttdoc">Routine to check CAN3 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01761">sys_selftest.c:1761</a></div></div>
<div class="ttc" id="group__VIM_html_ga894b6f212b72787bfa97f1ac62877167"><div class="ttname"><a href="group__VIM.html#ga894b6f212b72787bfa97f1ac62877167">vimInit</a></div><div class="ttdeci">void vimInit(void)</div><div class="ttdoc">Initializes VIM module. </div><div class="ttdef"><b>Definition:</b> <a href="sys__vim_8c_source.html#l00210">sys_vim.c:210</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_ae4c80f3599811e410da64821448b860b"><div class="ttname"><a href="sys__selftest_8h.html#ae4c80f3599811e410da64821448b860b">mibspi3ParityCheck</a></div><div class="ttdeci">void mibspi3ParityCheck(void)</div><div class="ttdoc">Routine to check MIBSPI3 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01889">sys_selftest.c:1889</a></div></div>
<div class="ttc" id="sys__core_8h_html_a4061392dca6693f25e76131c6081c99a"><div class="ttname"><a href="sys__core_8h.html#a4061392dca6693f25e76131c6081c99a">_errata_CORTEXR4_57_</a></div><div class="ttdeci">void _errata_CORTEXR4_57_(void)</div><div class="ttdoc">Work Around for Errata CORTEX-R4#57. </div></div>
<div class="ttc" id="sys__core_8h_html_a6677e111798acb3b452b56c197e5b881"><div class="ttname"><a href="sys__core_8h.html#a6677e111798acb3b452b56c197e5b881">_errata_CORTEXR4_66_</a></div><div class="ttdeci">void _errata_CORTEXR4_66_(void)</div><div class="ttdoc">Work Around for Errata CORTEX-R4#66. </div></div>
<div class="ttc" id="sys__selftest_8h_html_ac9b7e2d9da2b5166a9ea002d431e54ef"><div class="ttname"><a href="sys__selftest_8h.html#ac9b7e2d9da2b5166a9ea002d431e54ef">pbistSelfCheck</a></div><div class="ttdeci">void pbistSelfCheck(void)</div><div class="ttdoc">PBIST self test Driver. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00312">sys_selftest.c:312</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_aaf183a3ffe2ce7257d5fbceb4cca69f0"><div class="ttname"><a href="sys__selftest_8h.html#aaf183a3ffe2ce7257d5fbceb4cca69f0">htu2ParityCheck</a></div><div class="ttdeci">void htu2ParityCheck(void)</div><div class="ttdoc">Routine to check HTU2 RAM parity error detection and signaling mechanism. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l01471">sys_selftest.c:1471</a></div></div>
<div class="ttc" id="sys__selftest_8h_html_a975a794505ddcaf5d1c68e7a229fc8ae"><div class="ttname"><a href="sys__selftest_8h.html#a975a794505ddcaf5d1c68e7a229fc8ae">pbistIsTestPassed</a></div><div class="ttdeci">boolean pbistIsTestPassed(void)</div><div class="ttdoc">Checks to see if the PBIST test is completed successfully. </div><div class="ttdef"><b>Definition:</b> <a href="sys__selftest_8c_source.html#l00522">sys_selftest.c:522</a></div></div>
<div class="ttc" id="reg__mibspi_8h_html_a59785fe30b9ecba3095b820f844910df"><div class="ttname"><a href="reg__mibspi_8h.html#a59785fe30b9ecba3095b820f844910df">mibspiREG1</a></div><div class="ttdeci">#define mibspiREG1</div><div class="ttdoc">MIBSPI1 Register Frame Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="reg__mibspi_8h_source.html#l00131">reg_mibspi.h:131</a></div></div>
<div class="ttc" id="sys__core_8h_html_a0d1ff5263e206536a363a3aa822629dc"><div class="ttname"><a href="sys__core_8h.html#a0d1ff5263e206536a363a3aa822629dc">_coreInitStackPointer_</a></div><div class="ttdeci">void _coreInitStackPointer_(void)</div><div class="ttdoc">Initialize Core stack pointer. </div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_3430a47058fd6ee03bd31270d620505a.html">generated_launchpad</a></li><li class="navelem"><a class="el" href="dir_cf7ff37112c06dfa0ffdf1a2913bc7eb.html">source</a></li><li class="navelem"><a class="el" href="sys__startup_8c.html">sys_startup.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
