Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 20 16:28:40 2023
| Host         : lwj running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: SW (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a0/Q_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a0/Q_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a0/Q_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a0/Q_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a1/Q_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a1/Q_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a1/Q_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a1/Q_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a2/Q_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a2/Q_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a2/Q_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a2/Q_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_100ms/clk_100ms_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_1s/clk_1s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.256        0.000                      0                  290        0.111        0.000                      0                  290        4.600        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.256        0.000                      0                  290        0.111        0.000                      0                  290        4.600        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.352ns (14.800%)  route 2.026ns (85.200%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 14.141 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.502     4.517    clk_div_100ms/clk
    SLICE_X7Y84          FDRE                                         r  clk_div_100ms/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.223     4.740 r  clk_div_100ms/cnt_reg[15]/Q
                         net (fo=2, routed)           0.554     5.294    clk_div_100ms/cnt_reg[15]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.043     5.337 r  clk_div_100ms/cnt[0]_i_6__0/O
                         net (fo=2, routed)           0.390     5.727    clk_div_100ms/cnt[0]_i_6__0_n_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.770 f  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.357     6.127    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.170 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.725     6.896    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y81          FDRE                                         r  clk_div_100ms/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.366    14.141    clk_div_100ms/clk
    SLICE_X7Y81          FDRE                                         r  clk_div_100ms/cnt_reg[0]/C
                         clock pessimism              0.350    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X7Y81          FDRE (Setup_fdre_C_R)       -0.304    14.152    clk_div_100ms/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.352ns (14.800%)  route 2.026ns (85.200%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 14.141 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.502     4.517    clk_div_100ms/clk
    SLICE_X7Y84          FDRE                                         r  clk_div_100ms/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.223     4.740 r  clk_div_100ms/cnt_reg[15]/Q
                         net (fo=2, routed)           0.554     5.294    clk_div_100ms/cnt_reg[15]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.043     5.337 r  clk_div_100ms/cnt[0]_i_6__0/O
                         net (fo=2, routed)           0.390     5.727    clk_div_100ms/cnt[0]_i_6__0_n_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.770 f  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.357     6.127    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.170 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.725     6.896    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y81          FDRE                                         r  clk_div_100ms/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.366    14.141    clk_div_100ms/clk
    SLICE_X7Y81          FDRE                                         r  clk_div_100ms/cnt_reg[1]/C
                         clock pessimism              0.350    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X7Y81          FDRE (Setup_fdre_C_R)       -0.304    14.152    clk_div_100ms/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.352ns (14.800%)  route 2.026ns (85.200%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 14.141 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.502     4.517    clk_div_100ms/clk
    SLICE_X7Y84          FDRE                                         r  clk_div_100ms/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.223     4.740 r  clk_div_100ms/cnt_reg[15]/Q
                         net (fo=2, routed)           0.554     5.294    clk_div_100ms/cnt_reg[15]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.043     5.337 r  clk_div_100ms/cnt[0]_i_6__0/O
                         net (fo=2, routed)           0.390     5.727    clk_div_100ms/cnt[0]_i_6__0_n_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.770 f  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.357     6.127    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.170 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.725     6.896    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y81          FDRE                                         r  clk_div_100ms/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.366    14.141    clk_div_100ms/clk
    SLICE_X7Y81          FDRE                                         r  clk_div_100ms/cnt_reg[2]/C
                         clock pessimism              0.350    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X7Y81          FDRE (Setup_fdre_C_R)       -0.304    14.152    clk_div_100ms/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.352ns (14.800%)  route 2.026ns (85.200%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 14.141 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.502     4.517    clk_div_100ms/clk
    SLICE_X7Y84          FDRE                                         r  clk_div_100ms/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.223     4.740 r  clk_div_100ms/cnt_reg[15]/Q
                         net (fo=2, routed)           0.554     5.294    clk_div_100ms/cnt_reg[15]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.043     5.337 r  clk_div_100ms/cnt[0]_i_6__0/O
                         net (fo=2, routed)           0.390     5.727    clk_div_100ms/cnt[0]_i_6__0_n_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.770 f  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.357     6.127    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.170 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.725     6.896    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y81          FDRE                                         r  clk_div_100ms/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.366    14.141    clk_div_100ms/clk
    SLICE_X7Y81          FDRE                                         r  clk_div_100ms/cnt_reg[3]/C
                         clock pessimism              0.350    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X7Y81          FDRE (Setup_fdre_C_R)       -0.304    14.152    clk_div_100ms/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.352ns (15.245%)  route 1.957ns (84.755%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.502     4.517    clk_div_100ms/clk
    SLICE_X7Y84          FDRE                                         r  clk_div_100ms/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.223     4.740 r  clk_div_100ms/cnt_reg[15]/Q
                         net (fo=2, routed)           0.554     5.294    clk_div_100ms/cnt_reg[15]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.043     5.337 r  clk_div_100ms/cnt[0]_i_6__0/O
                         net (fo=2, routed)           0.390     5.727    clk_div_100ms/cnt[0]_i_6__0_n_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.770 f  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.357     6.127    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.170 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.656     6.826    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y82          FDRE                                         r  clk_div_100ms/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.367    14.142    clk_div_100ms/clk
    SLICE_X7Y82          FDRE                                         r  clk_div_100ms/cnt_reg[4]/C
                         clock pessimism              0.350    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.304    14.153    clk_div_100ms/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.352ns (15.245%)  route 1.957ns (84.755%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.502     4.517    clk_div_100ms/clk
    SLICE_X7Y84          FDRE                                         r  clk_div_100ms/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.223     4.740 r  clk_div_100ms/cnt_reg[15]/Q
                         net (fo=2, routed)           0.554     5.294    clk_div_100ms/cnt_reg[15]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.043     5.337 r  clk_div_100ms/cnt[0]_i_6__0/O
                         net (fo=2, routed)           0.390     5.727    clk_div_100ms/cnt[0]_i_6__0_n_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.770 f  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.357     6.127    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.170 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.656     6.826    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y82          FDRE                                         r  clk_div_100ms/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.367    14.142    clk_div_100ms/clk
    SLICE_X7Y82          FDRE                                         r  clk_div_100ms/cnt_reg[5]/C
                         clock pessimism              0.350    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.304    14.153    clk_div_100ms/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.352ns (15.245%)  route 1.957ns (84.755%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.502     4.517    clk_div_100ms/clk
    SLICE_X7Y84          FDRE                                         r  clk_div_100ms/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.223     4.740 r  clk_div_100ms/cnt_reg[15]/Q
                         net (fo=2, routed)           0.554     5.294    clk_div_100ms/cnt_reg[15]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.043     5.337 r  clk_div_100ms/cnt[0]_i_6__0/O
                         net (fo=2, routed)           0.390     5.727    clk_div_100ms/cnt[0]_i_6__0_n_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.770 f  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.357     6.127    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.170 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.656     6.826    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y82          FDRE                                         r  clk_div_100ms/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.367    14.142    clk_div_100ms/clk
    SLICE_X7Y82          FDRE                                         r  clk_div_100ms/cnt_reg[6]/C
                         clock pessimism              0.350    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.304    14.153    clk_div_100ms/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.352ns (15.245%)  route 1.957ns (84.755%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.502     4.517    clk_div_100ms/clk
    SLICE_X7Y84          FDRE                                         r  clk_div_100ms/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.223     4.740 r  clk_div_100ms/cnt_reg[15]/Q
                         net (fo=2, routed)           0.554     5.294    clk_div_100ms/cnt_reg[15]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.043     5.337 r  clk_div_100ms/cnt[0]_i_6__0/O
                         net (fo=2, routed)           0.390     5.727    clk_div_100ms/cnt[0]_i_6__0_n_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.770 f  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.357     6.127    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.170 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.656     6.826    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y82          FDRE                                         r  clk_div_100ms/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.367    14.142    clk_div_100ms/clk
    SLICE_X7Y82          FDRE                                         r  clk_div_100ms/cnt_reg[7]/C
                         clock pessimism              0.350    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.304    14.153    clk_div_100ms/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.352ns (15.402%)  route 1.933ns (84.598%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 14.143 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.502     4.517    clk_div_100ms/clk
    SLICE_X7Y84          FDRE                                         r  clk_div_100ms/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.223     4.740 r  clk_div_100ms/cnt_reg[15]/Q
                         net (fo=2, routed)           0.554     5.294    clk_div_100ms/cnt_reg[15]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.043     5.337 r  clk_div_100ms/cnt[0]_i_6__0/O
                         net (fo=2, routed)           0.390     5.727    clk_div_100ms/cnt[0]_i_6__0_n_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.770 f  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.357     6.127    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.170 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.632     6.803    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y83          FDRE                                         r  clk_div_100ms/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.368    14.143    clk_div_100ms/clk
    SLICE_X7Y83          FDRE                                         r  clk_div_100ms/cnt_reg[10]/C
                         clock pessimism              0.350    14.493    
                         clock uncertainty           -0.035    14.458    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.304    14.154    clk_div_100ms/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 clk_div_100ms/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_100ms/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.352ns (15.402%)  route 1.933ns (84.598%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 14.143 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.502     4.517    clk_div_100ms/clk
    SLICE_X7Y84          FDRE                                         r  clk_div_100ms/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.223     4.740 r  clk_div_100ms/cnt_reg[15]/Q
                         net (fo=2, routed)           0.554     5.294    clk_div_100ms/cnt_reg[15]
    SLICE_X6Y84          LUT3 (Prop_lut3_I0_O)        0.043     5.337 r  clk_div_100ms/cnt[0]_i_6__0/O
                         net (fo=2, routed)           0.390     5.727    clk_div_100ms/cnt[0]_i_6__0_n_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.043     5.770 f  clk_div_100ms/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.357     6.127    clk_div_100ms/cnt[0]_i_3__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.170 r  clk_div_100ms/cnt[0]_i_1__0/O
                         net (fo=23, routed)          0.632     6.803    clk_div_100ms/cnt[0]_i_1__0_n_0
    SLICE_X7Y83          FDRE                                         r  clk_div_100ms/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.368    14.143    clk_div_100ms/clk
    SLICE_X7Y83          FDRE                                         r  clk_div_100ms/cnt_reg[11]/C
                         clock pessimism              0.350    14.493    
                         clock uncertainty           -0.035    14.458    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.304    14.154    clk_div_100ms/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  7.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SSeg/M2/buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/M2/buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.663     1.909    SSeg/M2/clk
    SLICE_X3Y88          FDRE                                         r  SSeg/M2/buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  SSeg/M2/buffer_reg[12]/Q
                         net (fo=1, routed)           0.081     2.089    SSeg/M2/in10[11]
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.028     2.117 r  SSeg/M2/buffer[11]_i_1/O
                         net (fo=1, routed)           0.000     2.117    SSeg/M2/buffer[11]
    SLICE_X2Y88          FDRE                                         r  SSeg/M2/buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.883     2.368    SSeg/M2/clk
    SLICE_X2Y88          FDRE                                         r  SSeg/M2/buffer_reg[11]/C
                         clock pessimism             -0.448     1.920    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.087     2.007    SSeg/M2/buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SSeg/M2/buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/M2/buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.480%)  route 0.095ns (42.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.663     1.909    SSeg/M2/clk
    SLICE_X3Y89          FDRE                                         r  SSeg/M2/buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100     2.009 r  SSeg/M2/buffer_reg[25]/Q
                         net (fo=1, routed)           0.095     2.103    SSeg/M2/in10[24]
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.028     2.131 r  SSeg/M2/buffer[24]_i_1/O
                         net (fo=1, routed)           0.000     2.131    SSeg/M2/buffer[24]
    SLICE_X2Y90          FDRE                                         r  SSeg/M2/buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.884     2.369    SSeg/M2/clk
    SLICE_X2Y90          FDRE                                         r  SSeg/M2/buffer_reg[24]/C
                         clock pessimism             -0.445     1.924    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.087     2.011    SSeg/M2/buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 SSeg/M2/buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/M2/buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.684%)  route 0.094ns (42.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.664     1.910    SSeg/M2/clk
    SLICE_X0Y90          FDRE                                         r  SSeg/M2/buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.100     2.010 r  SSeg/M2/buffer_reg[17]/Q
                         net (fo=1, routed)           0.094     2.104    SSeg/M2/in10[16]
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.028     2.132 r  SSeg/M2/buffer[16]_i_1/O
                         net (fo=1, routed)           0.000     2.132    SSeg/M2/buffer[16]
    SLICE_X3Y90          FDRE                                         r  SSeg/M2/buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.884     2.369    SSeg/M2/clk
    SLICE_X3Y90          FDRE                                         r  SSeg/M2/buffer_reg[16]/C
                         clock pessimism             -0.445     1.924    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.061     1.985    SSeg/M2/buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SSeg/M2/buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/M2/buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.146ns (57.950%)  route 0.106ns (42.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.663     1.909    SSeg/M2/clk
    SLICE_X2Y88          FDRE                                         r  SSeg/M2/buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.118     2.027 r  SSeg/M2/buffer_reg[11]/Q
                         net (fo=1, routed)           0.106     2.133    SSeg/M2/in10[10]
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.028     2.161 r  SSeg/M2/buffer[10]_i_1/O
                         net (fo=1, routed)           0.000     2.161    SSeg/M2/buffer[10]
    SLICE_X2Y88          FDRE                                         r  SSeg/M2/buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.883     2.368    SSeg/M2/clk
    SLICE_X2Y88          FDRE                                         r  SSeg/M2/buffer_reg[10]/C
                         clock pessimism             -0.459     1.909    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.087     1.996    SSeg/M2/buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SSeg/M2/buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/M2/buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.146ns (59.950%)  route 0.098ns (40.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.663     1.909    SSeg/M2/clk
    SLICE_X2Y88          FDRE                                         r  SSeg/M2/buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.118     2.027 r  SSeg/M2/buffer_reg[8]/Q
                         net (fo=1, routed)           0.098     2.124    SSeg/M2/in10[7]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.028     2.152 r  SSeg/M2/buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     2.152    SSeg/M2/buffer[7]
    SLICE_X0Y88          FDRE                                         r  SSeg/M2/buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.883     2.368    SSeg/M2/clk
    SLICE_X0Y88          FDRE                                         r  SSeg/M2/buffer_reg[7]/C
                         clock pessimism             -0.445     1.923    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.061     1.984    SSeg/M2/buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SSeg/M2/buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/M2/buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.950%)  route 0.105ns (45.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.662     1.908    SSeg/M2/clk
    SLICE_X7Y88          FDRE                                         r  SSeg/M2/buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.100     2.008 r  SSeg/M2/buffer_reg[29]/Q
                         net (fo=1, routed)           0.105     2.113    SSeg/M2/in10[28]
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.028     2.141 r  SSeg/M2/buffer[28]_i_1/O
                         net (fo=1, routed)           0.000     2.141    SSeg/M2/buffer[28]
    SLICE_X7Y88          FDRE                                         r  SSeg/M2/buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.882     2.367    SSeg/M2/clk
    SLICE_X7Y88          FDRE                                         r  SSeg/M2/buffer_reg[28]/C
                         clock pessimism             -0.459     1.908    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.060     1.968    SSeg/M2/buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SSeg/M2/buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/M2/buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.015%)  route 0.124ns (45.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.662     1.908    SSeg/M2/clk
    SLICE_X6Y89          FDRE                                         r  SSeg/M2/buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.118     2.026 r  SSeg/M2/buffer_reg[27]/Q
                         net (fo=1, routed)           0.124     2.150    SSeg/M2/in10[26]
    SLICE_X3Y89          LUT4 (Prop_lut4_I1_O)        0.028     2.178 r  SSeg/M2/buffer[26]_i_1/O
                         net (fo=1, routed)           0.000     2.178    SSeg/M2/buffer[26]
    SLICE_X3Y89          FDRE                                         r  SSeg/M2/buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.883     2.368    SSeg/M2/clk
    SLICE_X3Y89          FDRE                                         r  SSeg/M2/buffer_reg[26]/C
                         clock pessimism             -0.427     1.941    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.060     2.001    SSeg/M2/buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SSeg/M2/buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/M2/buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.936%)  route 0.123ns (49.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.664     1.910    SSeg/M2/clk
    SLICE_X3Y90          FDRE                                         r  SSeg/M2/buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100     2.010 r  SSeg/M2/buffer_reg[13]/Q
                         net (fo=1, routed)           0.123     2.133    SSeg/M2/in10[12]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.028     2.161 r  SSeg/M2/buffer[12]_i_1/O
                         net (fo=1, routed)           0.000     2.161    SSeg/M2/buffer[12]
    SLICE_X3Y88          FDRE                                         r  SSeg/M2/buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.883     2.368    SSeg/M2/clk
    SLICE_X3Y88          FDRE                                         r  SSeg/M2/buffer_reg[12]/C
                         clock pessimism             -0.445     1.923    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.060     1.983    SSeg/M2/buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SSeg/M2/buffer_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/M2/buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.171ns (65.695%)  route 0.089ns (34.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.662     1.908    SSeg/M2/clk
    SLICE_X2Y87          FDRE                                         r  SSeg/M2/buffer_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.107     2.015 r  SSeg/M2/buffer_reg[63]/Q
                         net (fo=1, routed)           0.089     2.104    SSeg/M2/in10[62]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.064     2.168 r  SSeg/M2/buffer[62]_i_1/O
                         net (fo=1, routed)           0.000     2.168    SSeg/M2/buffer[62]
    SLICE_X3Y88          FDRE                                         r  SSeg/M2/buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.883     2.368    SSeg/M2/clk
    SLICE_X3Y88          FDRE                                         r  SSeg/M2/buffer_reg[62]/C
                         clock pessimism             -0.445     1.923    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.061     1.984    SSeg/M2/buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SSeg/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/M2/start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.468%)  route 0.147ns (59.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.660     1.906    SSeg/M2/clk
    SLICE_X0Y83          FDRE                                         r  SSeg/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.100     2.006 r  SSeg/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.147     2.153    SSeg/M2/start[0]
    SLICE_X3Y85          FDRE                                         r  SSeg/M2/start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.880     2.365    SSeg/M2/clk
    SLICE_X3Y85          FDRE                                         r  SSeg/M2/start_reg[1]/C
                         clock pessimism             -0.445     1.920    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.047     1.967    SSeg/M2/start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X0Y85    SSeg/M2/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X2Y87    SSeg/M2/buffer_reg[63]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X2Y85    SSeg/M2/shift_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X3Y85    SSeg/M2/start_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X2Y84    SSeg/M2/shift_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X0Y84    SSeg/M2/EN_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X0Y85    SSeg/M2/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y89    SSeg/M2/buffer_reg[25]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y89    SSeg/M2/buffer_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y85    SSeg/M2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y87    SSeg/M2/buffer_reg[63]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X2Y85    SSeg/M2/shift_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y85    SSeg/M2/start_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y87    SSeg/M2/buffer_reg[63]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X2Y84    SSeg/M2/shift_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y85    SSeg/M2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X2Y85    SSeg/M2/shift_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y85    SSeg/M2/start_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X2Y84    SSeg/M2/shift_count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y84    SSeg/M2/EN_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y85    SSeg/M2/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y85    SSeg/M2/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y89    SSeg/M2/buffer_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y89    SSeg/M2/buffer_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X6Y89    SSeg/M2/buffer_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y88    SSeg/M2/buffer_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y88    SSeg/M2/buffer_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y89    SSeg/M2/buffer_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X7Y88    SSeg/M2/buffer_reg[30]/C



