FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2012 ARM Ltd.
 * Author: Marc Zyngier <marc.zyngier@arm.com>
 *
 * Adapted for ARM and earlycon:
 * Copyright (C) 2014 Linaro Ltd.
 * Author: Rob Herring <robh@kernel.org>
 */
#include <linux/kernel.h>
#include <linux/console.h>
#include <linux/init.h>
#include <linux/serial_core.h>

#ifdef CONFIG_THUMB2_KERNEL
#define SEMIHOST_SWI	"0xab"
#else
#define SEMIHOST_SWI	"0x123456"
#endif

/*
 * Semihosting-based debug console
 */
/* bench 25751.4.0 cca07111599f */
/* bench 25751.4.1 3ab2cdfc6aa3 */
/* bench 25751.4.2 e70e380e0066 */
/* bench 25751.4.3 ceacd1096640 */
/* bench 25751.4.4 3d79f9ed56ff */
/* bench 25751.4.5 91e6049c0196 */
/* bench 25751.4.6 e32d2d5f8250 */
/* bench 25751.4.7 bd725020ce92 */
	asm volatile("mov  x1, %0\n"
		     "mov  x0, #3\n"
		     "hlt  0xf000\n"
		     : : "r" (&c) : "x0", "x1", "memory");
#else
	asm volatile("mov  r1, %0\n"
		     "mov  r0, #3\n"
		     "svc  " SEMIHOST_SWI "\n"
		     : : "r" (&c) : "r0", "r1", "memory");
#endif
}

static void smh_write(struct console *con, const char *s, unsigned n)
{
/* bench 16883.4.0 d138378d3fd2 */
/* bench 16883.4.1 209c0aaa6003 */
/* bench 16883.4.2 366a8cb567f9 */
/* bench 16883.4.3 b99271d2717a */
/* bench 16883.4.4 36db314c4e53 */
/* bench 16883.4.5 d624f49682b7 */
/* bench 16883.4.6 fb15debb42da */
	uart_console_write(&dev->port, s, n, smh_putc);
}

static int
__init early_smh_setup(struct earlycon_device *device, const char *opt)
{
	device->con->write = smh_write;
	return 0;
}
/* bench 11864.3.0 581c35391286 */
/* bench 11864.3.1 a7cd956f95d9 */
/* bench 11864.3.2 e2bab2131c1f */
/* bench 11864.3.3 e715d38825f1 */
/* bench 11864.3.4 720ad901b447 */
/* bench 11864.3.5 a36fa3421f6f */
EARLYCON_DECLARE(smh, early_smh_setup);
