synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jun 30 13:54:14 2017


Command Line:  synthesis -f Motorcontrollerfinal_controller_lattice.synproj -gui -msgset C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 1.
The -t option is TQFP144.
The -d option is LCMXO2-4000ZE.
Using package TQFP144.
Using performance grade 1.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000ZE

### Package : TQFP144

### Speed   : 1

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = SPI_loopback_Top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/controller (searchpath added)
-p C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype (searchpath added)
VHDL library = work
VHDL design file = C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/Clockdivider.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/COMMUTATION.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/HallInput.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/PWM_GEN.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/SPI loopbacktest v2.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/ToplevelFinal.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/PID.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/speed_avg.vhd
NGD file = Motorcontrollerfinal_controller.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/gebruiker/workspace/lattice/Motorcontroller-prototype/controller". VHDL-1504
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/clockdivider.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/clockdivider.vhd(20): analyzing entity clkdiv. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/clockdivider.vhd(34): analyzing architecture clkdiv. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/commutation.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/commutation.vhd(28): analyzing entity commutation. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/commutation.vhd(51): analyzing architecture commutation. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/hallinput.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/hallinput.vhd(22): analyzing entity hall. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/hallinput.vhd(41): analyzing architecture hall. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/pwm_gen.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/pwm_gen.vhd(25): analyzing entity pwmgenerator. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/pwm_gen.vhd(36): analyzing architecture pwmgenerator. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/spi loopbacktest v2.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/spi loopbacktest v2.vhd(21): analyzing entity spi. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/spi loopbacktest v2.vhd(54): analyzing architecture spi. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/toplevelfinal.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/toplevelfinal.vhd(24): analyzing entity spi_loopback_top. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/toplevelfinal.vhd(80): analyzing architecture arch. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/pid.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/pid.vhd(9): analyzing entity pid. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/pid.vhd(47): analyzing architecture pid. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/speed_avg.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/speed_avg.vhd(15): analyzing entity avg_speed. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/speed_avg.vhd(28): analyzing architecture avg_speed. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/toplevelfinal.vhd(24): executing SPI_loopback_Top(arch)

WARNING - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/toplevelfinal.vhd(78): replacing existing netlist SPI_loopback_Top(arch). VHDL-1205
Top module name (VHDL): SPI_loopback_Top
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = SPI_loopback_Top.



Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_29s_25s.v. VERI-1482
WARNING - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/pid.vhd(229): input port a[28] is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/gebruiker/workspace/lattice/motorcontroller-prototype/speed_avg.vhd(66): Register \AVG_SPEED_M1/speed_avg_i0_i20 is stuck at Zero. VDB-5013
Duplicate register/latch removal. \PID_I/subOut_i22 is a one-to-one match with \PID_I/subOut_i24.
Duplicate register/latch removal. \PID_I/subOut_i23 is a one-to-one match with \PID_I/subOut_i22.
GSR instance connected to net rst.
Duplicate register/latch removal. \SPI_I/recv_buffer__i95 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i95.
Duplicate register/latch removal. \SPI_I/recv_buffer__i94 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i94.
Duplicate register/latch removal. \SPI_I/recv_buffer__i93 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i93.
Duplicate register/latch removal. \SPI_I/recv_buffer__i92 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i92.
Duplicate register/latch removal. \SPI_I/recv_buffer__i91 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i91.
Duplicate register/latch removal. \SPI_I/recv_buffer__i90 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i90.
Duplicate register/latch removal. \SPI_I/recv_buffer__i89 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i89.
Duplicate register/latch removal. \SPI_I/recv_buffer__i88 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i88.
Duplicate register/latch removal. \SPI_I/recv_buffer__i87 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i87.
Duplicate register/latch removal. \SPI_I/recv_buffer__i86 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i86.
Duplicate register/latch removal. \SPI_I/recv_buffer__i85 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i85.
Duplicate register/latch removal. \SPI_I/recv_buffer__i84 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i84.
Duplicate register/latch removal. \SPI_I/recv_buffer__i83 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i83.
Duplicate register/latch removal. \SPI_I/recv_buffer__i82 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i82.
Duplicate register/latch removal. \SPI_I/recv_buffer__i81 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i81.
Duplicate register/latch removal. \SPI_I/recv_buffer__i80 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i80.
Duplicate register/latch removal. \SPI_I/recv_buffer__i79 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i79.
Duplicate register/latch removal. \SPI_I/recv_buffer__i78 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i78.
Duplicate register/latch removal. \SPI_I/recv_buffer__i77 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i77.
Duplicate register/latch removal. \SPI_I/recv_buffer__i76 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i76.
Duplicate register/latch removal. \SPI_I/recv_buffer__i75 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i75.
Duplicate register/latch removal. \SPI_I/recv_buffer__i74 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i74.
Duplicate register/latch removal. \SPI_I/recv_buffer__i73 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i73.
Duplicate register/latch removal. \SPI_I/recv_buffer__i72 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i72.
Duplicate register/latch removal. \SPI_I/recv_buffer__i71 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i71.
Duplicate register/latch removal. \SPI_I/recv_buffer__i70 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i70.
Duplicate register/latch removal. \SPI_I/recv_buffer__i69 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i69.
Duplicate register/latch removal. \SPI_I/recv_buffer__i68 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i68.
Duplicate register/latch removal. \SPI_I/recv_buffer__i67 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i67.
Duplicate register/latch removal. \SPI_I/recv_buffer__i66 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i66.
Duplicate register/latch removal. \SPI_I/recv_buffer__i65 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i65.
Duplicate register/latch removal. \SPI_I/recv_buffer__i64 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i64.
Duplicate register/latch removal. \SPI_I/recv_buffer__i63 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i63.
Duplicate register/latch removal. \SPI_I/recv_buffer__i62 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i62.
Duplicate register/latch removal. \SPI_I/recv_buffer__i61 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i61.
Duplicate register/latch removal. \SPI_I/recv_buffer__i60 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i60.
Duplicate register/latch removal. \SPI_I/recv_buffer__i59 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i59.
Duplicate register/latch removal. \SPI_I/recv_buffer__i58 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i58.
Duplicate register/latch removal. \SPI_I/recv_buffer__i57 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i57.
Duplicate register/latch removal. \SPI_I/recv_buffer__i56 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i56.
Duplicate register/latch removal. \SPI_I/recv_buffer__i55 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i55.
Duplicate register/latch removal. \SPI_I/recv_buffer__i54 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i54.
Duplicate register/latch removal. \SPI_I/recv_buffer__i53 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i53.
Duplicate register/latch removal. \SPI_I/recv_buffer__i52 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i52.
Duplicate register/latch removal. \SPI_I/recv_buffer__i51 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i51.
Duplicate register/latch removal. \SPI_I/recv_buffer__i50 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i50.
Duplicate register/latch removal. \SPI_I/recv_buffer__i49 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i49.
Duplicate register/latch removal. \SPI_I/recv_buffer__i48 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i48.
Duplicate register/latch removal. \SPI_I/recv_buffer__i47 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i47.
Duplicate register/latch removal. \SPI_I/recv_buffer__i46 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i46.
Duplicate register/latch removal. \SPI_I/recv_buffer__i45 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i45.
Duplicate register/latch removal. \SPI_I/recv_buffer__i44 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i44.
Duplicate register/latch removal. \SPI_I/recv_buffer__i43 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i43.
Duplicate register/latch removal. \SPI_I/recv_buffer__i42 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i42.
Duplicate register/latch removal. \SPI_I/recv_buffer__i41 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i41.
Duplicate register/latch removal. \SPI_I/recv_buffer__i40 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i40.
Duplicate register/latch removal. \SPI_I/recv_buffer__i39 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i39.
Duplicate register/latch removal. \SPI_I/recv_buffer__i38 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i38.
Duplicate register/latch removal. \SPI_I/recv_buffer__i37 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i37.
Duplicate register/latch removal. \SPI_I/recv_buffer__i36 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i36.
Duplicate register/latch removal. \SPI_I/recv_buffer__i35 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i35.
Duplicate register/latch removal. \SPI_I/recv_buffer__i34 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i34.
Duplicate register/latch removal. \SPI_I/recv_buffer__i33 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i33.
Duplicate register/latch removal. \SPI_I/recv_buffer__i32 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i32.
Duplicate register/latch removal. \SPI_I/recv_buffer__i31 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i31.
Duplicate register/latch removal. \SPI_I/recv_buffer__i30 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i30.
Duplicate register/latch removal. \SPI_I/recv_buffer__i29 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i29.
Duplicate register/latch removal. \SPI_I/recv_buffer__i28 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i28.
Duplicate register/latch removal. \SPI_I/recv_buffer__i27 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i27.
Duplicate register/latch removal. \SPI_I/recv_buffer__i26 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i26.
Duplicate register/latch removal. \SPI_I/recv_buffer__i25 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i25.
Duplicate register/latch removal. \SPI_I/recv_buffer__i24 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i24.
Duplicate register/latch removal. \SPI_I/recv_buffer__i23 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i23.
Duplicate register/latch removal. \SPI_I/recv_buffer__i22 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i22.
Duplicate register/latch removal. \SPI_I/recv_buffer__i21 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i21.
Duplicate register/latch removal. \SPI_I/recv_buffer__i20 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i20.
Duplicate register/latch removal. \SPI_I/recv_buffer__i19 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i19.
Duplicate register/latch removal. \SPI_I/recv_buffer__i18 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i18.
Duplicate register/latch removal. \SPI_I/recv_buffer__i17 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i17.
Duplicate register/latch removal. \SPI_I/recv_buffer__i16 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i16.
Duplicate register/latch removal. \SPI_I/recv_buffer__i15 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i15.
Duplicate register/latch removal. \SPI_I/recv_buffer__i14 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i14.
Duplicate register/latch removal. \SPI_I/recv_buffer__i13 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i13.
Duplicate register/latch removal. \SPI_I/recv_buffer__i12 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i12.
Duplicate register/latch removal. \SPI_I/recv_buffer__i11 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i11.
Duplicate register/latch removal. \SPI_I/recv_buffer__i10 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i10.
Duplicate register/latch removal. \SPI_I/recv_buffer__i9 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i9.
Duplicate register/latch removal. \SPI_I/recv_buffer__i8 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i8.
Duplicate register/latch removal. \SPI_I/recv_buffer__i7 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i7.
Duplicate register/latch removal. \SPI_I/recv_buffer__i6 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i6.
Duplicate register/latch removal. \SPI_I/recv_buffer__i5 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i5.
Duplicate register/latch removal. \SPI_I/recv_buffer__i4 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i4.
Duplicate register/latch removal. \SPI_I/recv_buffer__i3 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i3.
Duplicate register/latch removal. \SPI_I/recv_buffer__i2 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i2.
Duplicate register/latch removal. \SPI_I/recv_buffer__i1 is a one-to-one match with \SPI_I/recv_buffer_rep_5__i1.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in SPI_loopback_Top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Motorcontrollerfinal_controller.ngd.

################### Begin Area Report (SPI_loopback_Top)######################
Number of register bits => 1390 of 4665 (29 % )
AND2 => 12
CCU2D => 464
FADD2B => 117
FD1P3AX => 816
FD1P3IX => 252
FD1P3JX => 20
FD1S3AX => 105
FD1S3AY => 14
FD1S3IX => 179
FD1S3JX => 4
GSR => 1
IB => 15
INV => 1
L6MUX21 => 29
LUT4 => 1149
MULT2 => 102
ND2 => 5
OB => 32
OBZ => 1
OSCH => 1
PFUMX => 123
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_N_875, loads : 480
  Net : clkout_c, loads : 447
  Net : clk_1mhz, loads : 416
  Net : pwm_clk, loads : 48
Clock Enable Nets
Number of Clock Enables: 37
Top 10 highest fanout Clock Enables:
  Net : SPI_I/clkout_c_enable_348, loads : 180
  Net : SPI_I/clkout_c_enable_60, loads : 50
  Net : PID_I/clk_N_875_enable_391, loads : 48
  Net : SPI_I/clkout_c_enable_107, loads : 46
  Net : PID_I/clk_N_875_enable_392, loads : 31
  Net : PID_I/clk_N_875_enable_303, loads : 31
  Net : PID_I/clk_N_875_enable_387, loads : 31
  Net : PID_I/clk_N_875_enable_359, loads : 31
  Net : HALL_I_M4/stable_counting, loads : 30
  Net : HALL_I_M2/stable_counting, loads : 30
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : SPI_I/clkout_c_enable_348, loads : 180
  Net : SPI_I/CSlatched, loads : 106
  Net : SPI_I/n22207, loads : 98
  Net : SPI_I/n22208, loads : 96
  Net : SPI_I/n21480, loads : 95
  Net : PID_I/multIn2_9, loads : 87
  Net : PID_I/n22216, loads : 66
  Net : HALL_I_M1/stable_counting, loads : 60
  Net : HALL_I_M3/stable_counting, loads : 60
  Net : clkout_c_enable_362, loads : 59
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets pwm_clk]                 |    1.000 MHz|   63.359 MHz|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \CLKDIV_I/pi_clk]        |    1.000 MHz|   12.536 MHz|    22  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clkout_c]                |    1.000 MHz|   41.946 MHz|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_1mhz]                |    1.000 MHz|   36.928 MHz|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 123.238  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 9.078  secs
--------------------------------------------------------------
