library verilog;
use verilog.vl_types.all;
entity ctrl is
    port(
        rst             : in     vl_logic;
        id_stall        : in     vl_logic;
        ex_stall        : in     vl_logic;
        stall           : out    vl_logic_vector(5 downto 0)
    );
end ctrl;
