#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Mar 11 09:16:09 2017
# Process ID: 4388
# Current directory: /home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1
# Command line: vivado -log two_by_two_arb_zedboard_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source two_by_two_arb_zedboard_wrapper.tcl -notrace
# Log file: /home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/two_by_two_arb_zedboard_wrapper.vdi
# Journal file: /home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source two_by_two_arb_zedboard_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_processing_system7_0_0/two_by_two_arb_zedboard_processing_system7_0_0.dcp' for cell 'two_by_two_arb_zedboard_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_rst_ps7_0_50M_0/two_by_two_arb_zedboard_rst_ps7_0_50M_0.dcp' for cell 'two_by_two_arb_zedboard_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_two_by_two_arb_0_0/two_by_two_arb_zedboard_two_by_two_arb_0_0.dcp' for cell 'two_by_two_arb_zedboard_i/two_by_two_arb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_auto_pc_0/two_by_two_arb_zedboard_auto_pc_0.dcp' for cell 'two_by_two_arb_zedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_processing_system7_0_0/two_by_two_arb_zedboard_processing_system7_0_0.xdc] for cell 'two_by_two_arb_zedboard_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_processing_system7_0_0/two_by_two_arb_zedboard_processing_system7_0_0.xdc] for cell 'two_by_two_arb_zedboard_i/processing_system7_0/inst'
Parsing XDC File [/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_rst_ps7_0_50M_0/two_by_two_arb_zedboard_rst_ps7_0_50M_0_board.xdc] for cell 'two_by_two_arb_zedboard_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_rst_ps7_0_50M_0/two_by_two_arb_zedboard_rst_ps7_0_50M_0_board.xdc] for cell 'two_by_two_arb_zedboard_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_rst_ps7_0_50M_0/two_by_two_arb_zedboard_rst_ps7_0_50M_0.xdc] for cell 'two_by_two_arb_zedboard_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_rst_ps7_0_50M_0/two_by_two_arb_zedboard_rst_ps7_0_50M_0.xdc] for cell 'two_by_two_arb_zedboard_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_processing_system7_0_0/two_by_two_arb_zedboard_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_rst_ps7_0_50M_0/two_by_two_arb_zedboard_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.srcs/sources_1/bd/two_by_two_arb_zedboard/ip/two_by_two_arb_zedboard_auto_pc_0/two_by_two_arb_zedboard_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1272.410 ; gain = 267.539 ; free physical = 623 ; free virtual = 2922
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1285.414 ; gain = 13.004 ; free physical = 617 ; free virtual = 2916
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1419f2b36

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 192038570

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1689.906 ; gain = 0.000 ; free physical = 229 ; free virtual = 2544

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 202c79db2

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1689.906 ; gain = 0.000 ; free physical = 229 ; free virtual = 2544

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 343 unconnected nets.
INFO: [Opt 31-11] Eliminated 396 unconnected cells.
Phase 3 Sweep | Checksum: 251567776

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1689.906 ; gain = 0.000 ; free physical = 229 ; free virtual = 2544

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 2315676a2

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1689.906 ; gain = 0.000 ; free physical = 229 ; free virtual = 2544

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1689.906 ; gain = 0.000 ; free physical = 229 ; free virtual = 2544
Ending Logic Optimization Task | Checksum: 2315676a2

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1689.906 ; gain = 0.000 ; free physical = 229 ; free virtual = 2544

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2315676a2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1689.906 ; gain = 0.000 ; free physical = 229 ; free virtual = 2544
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1689.906 ; gain = 417.496 ; free physical = 229 ; free virtual = 2544
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1689.906 ; gain = 0.000 ; free physical = 223 ; free virtual = 2543
INFO: [Common 17-1381] The checkpoint '/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/two_by_two_arb_zedboard_wrapper_opt.dcp' has been generated.
INFO: [Coretcl 2-168] The results of DRC are in file /home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/two_by_two_arb_zedboard_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.910 ; gain = 0.000 ; free physical = 224 ; free virtual = 2543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.910 ; gain = 0.000 ; free physical = 224 ; free virtual = 2543

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f329bbd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1708.910 ; gain = 11.000 ; free physical = 222 ; free virtual = 2543

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 188600f93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 209 ; free virtual = 2533

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 188600f93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 209 ; free virtual = 2533
Phase 1 Placer Initialization | Checksum: 188600f93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 209 ; free virtual = 2533

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bf459629

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 203 ; free virtual = 2529

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bf459629

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 203 ; free virtual = 2529

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 210d206cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 203 ; free virtual = 2529

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 273e83c68

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 203 ; free virtual = 2529

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 273e83c68

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 202 ; free virtual = 2529

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2a9a653f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 202 ; free virtual = 2529

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 202d575ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 201 ; free virtual = 2529

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25df32b81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 201 ; free virtual = 2529

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 25df32b81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 201 ; free virtual = 2529
Phase 3 Detail Placement | Checksum: 25df32b81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 201 ; free virtual = 2529

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.695. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22cb46981

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 201 ; free virtual = 2528
Phase 4.1 Post Commit Optimization | Checksum: 22cb46981

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 200 ; free virtual = 2527

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22cb46981

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 199 ; free virtual = 2527

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22cb46981

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 199 ; free virtual = 2527

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21bd6cc54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 199 ; free virtual = 2527
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21bd6cc54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 199 ; free virtual = 2527
Ending Placer Task | Checksum: 186478403

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 199 ; free virtual = 2527
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1716.543 ; gain = 18.633 ; free physical = 199 ; free virtual = 2527
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1716.543 ; gain = 0.000 ; free physical = 192 ; free virtual = 2527
INFO: [Common 17-1381] The checkpoint '/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/two_by_two_arb_zedboard_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1716.543 ; gain = 0.000 ; free physical = 191 ; free virtual = 2520
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1716.543 ; gain = 0.000 ; free physical = 191 ; free virtual = 2520
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1716.543 ; gain = 0.000 ; free physical = 191 ; free virtual = 2520
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: be5cf724 ConstDB: 0 ShapeSum: c7ea8cdf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d8f3a94d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1834.215 ; gain = 117.672 ; free physical = 105 ; free virtual = 2402

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d8f3a94d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1834.215 ; gain = 117.672 ; free physical = 104 ; free virtual = 2402

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d8f3a94d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1834.215 ; gain = 117.672 ; free physical = 104 ; free virtual = 2398

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d8f3a94d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1834.215 ; gain = 117.672 ; free physical = 104 ; free virtual = 2398
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 234bf3ded

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 99 ; free virtual = 2372
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.626 | TNS=0.000  | WHS=-0.189 | THS=-20.586|

Phase 2 Router Initialization | Checksum: 1bdc742ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 99 ; free virtual = 2371

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11da1f76c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d5fdc025

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.656 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c7956dd9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a85b541d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.656 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17cf2873e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371
Phase 4 Rip-up And Reroute | Checksum: 17cf2873e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17cf2873e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17cf2873e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371
Phase 5 Delay and Skew Optimization | Checksum: 17cf2873e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f7783ecd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.656 | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11aa18dc0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371
Phase 6 Post Hold Fix | Checksum: 11aa18dc0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.230558 %
  Global Horizontal Routing Utilization  = 0.207404 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b71a23cb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b71a23cb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1822ae36b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.656 | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1822ae36b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.215 ; gain = 139.672 ; free physical = 98 ; free virtual = 2371

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1868.363 ; gain = 151.820 ; free physical = 103 ; free virtual = 2371
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1868.363 ; gain = 0.000 ; free physical = 103 ; free virtual = 2371
INFO: [Common 17-1381] The checkpoint '/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/two_by_two_arb_zedboard_wrapper_routed.dcp' has been generated.
INFO: [Coretcl 2-168] The results of DRC are in file /home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/two_by_two_arb_zedboard_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/two_by_two_arb_zedboard_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file two_by_two_arb_zedboard_wrapper_power_routed.rpt -pb two_by_two_arb_zedboard_wrapper_power_summary_routed.pb -rpx two_by_two_arb_zedboard_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sat Mar 11 09:17:09 2017...
#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Mar 11 09:17:43 2017
# Process ID: 5038
# Current directory: /home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1
# Command line: vivado -log two_by_two_arb_zedboard_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source two_by_two_arb_zedboard_wrapper.tcl -notrace
# Log file: /home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/two_by_two_arb_zedboard_wrapper.vdi
# Journal file: /home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source two_by_two_arb_zedboard_wrapper.tcl -notrace
Command: open_checkpoint two_by_two_arb_zedboard_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1002.863 ; gain = 0.000 ; free physical = 200 ; free virtual = 2461
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/.Xil/Vivado-5038-ubuntu/dcp/two_by_two_arb_zedboard_wrapper_early.xdc]
Finished Parsing XDC File [/home/aaron/Project/P35_matrix/Vivado/Integrated/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard/two_by_two_integrated_zedboard.runs/impl_1/.Xil/Vivado-5038-ubuntu/dcp/two_by_two_arb_zedboard_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1263.879 ; gain = 2.000 ; free physical = 105 ; free virtual = 2220
Restored from archive | CPU: 0.180000 secs | Memory: 1.431068 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1263.879 ; gain = 2.000 ; free physical = 105 ; free virtual = 2220
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1263.879 ; gain = 261.016 ; free physical = 112 ; free virtual = 2219
Command: write_bitstream -force -no_partial_bitfile two_by_two_arb_zedboard_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./two_by_two_arb_zedboard_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1662.688 ; gain = 398.809 ; free physical = 130 ; free virtual = 1836
INFO: [Common 17-206] Exiting Vivado at Sat Mar 11 09:18:20 2017...
