* W:\Desktop\project(working) -updated\project(working) -updated\project(working) -updated\project\shift_register.asc
XXNOR VOUT N001 RESET VDD N002 VSS xnor_reset
XX1 C1 C2 PHI1 PHI2 VDD VSS mainclock
XFF1 N002 PHI1 PHI2 N003 VDD VSS dflipflop
XFF2 N003 PHI1 PHI2 N001 VDD VSS dflipflop
XFF3 N001 PHI1 PHI2 N004 VDD VSS dflipflop
XFF4 N004 PHI1 PHI2 N005 VDD VSS dflipflop
XFF5 N005 PHI1 PHI2 VOUT VDD VSS dflipflop

* block symbol definitions
.subckt xnor_reset A B RESET VDD VOUT VSS
XX1 A B VDD N001 VSS na_nd
XX2 N001 B VDD N003 VSS na_nd
XX3 A N001 VDD N002 VSS na_nd
XX4 N002 N003 VDD N004 VSS na_nd
XX5 N004 RESET VDD VOUT VSS n_or
.ends xnor_reset

.subckt mainclock C1 C2 PHI1 PHI2 VDD VSS
XPhaseclock N001 PHI1 PHI2 VDD VSS phaseclock
Xmasterclock C1 C2 N001 VDD VSS masterclock_generator
.ends mainclock

.subckt dflipflop D PHI1 PHI2 Q VDD VSS
M1 N003 N001 VSS VSS NMOS l=4.8u w=4.8u
M2 VDD N001 N003 VDD PMOS l=4.8u w=9.6u
M3 Q N002 VSS VSS NMOS l=4.8u w=4.8u
M4 VDD N002 Q VDD PMOS l=4.8u w=9.6u
M5 D PHI1 N001 VSS NMOS l=19.2u w=9.6u
M6 N003 PHI2 N002 VSS NMOS l=19.2u w=9.6u
.ends dflipflop

.subckt na_nd A B VDD VOUT VSS
M1 VDD A VOUT VDD PMOS l=4.8u w=9.6u
M2 VDD B VOUT VDD PMOS l=4.8u w=9.6u
M3 VOUT A N001 VSS NMOS l=4.8u w=4.8u
M4 VSS B N001 VSS NMOS l=4.8u w=4.8u
.ends na_nd

.subckt n_or A B VDD VOUT VSS
M1 VDD A N001 VDD PMOS l=4.8u w=38.4u
M2 N001 B VOUT VDD PMOS l=4.8u w=38.4u
M3 VOUT A VSS VSS NMOS l=4.8u w=4.8u
M4 VSS B VOUT VSS NMOS l=4.8u w=4.8u
.ends n_or

.subckt phaseclock PHI PHI1 PHI2 VDD VSS
XX1 PHI N001 VDD N002 VSS na_nd
XX2 N002 N003 VDD N001 VSS na_nd
XX3 VDD N002 VSS PHI1 inverter
XX4 VDD N001 VSS PHI2 inverter
XX5 VDD PHI VSS N003 inverter
.ends phaseclock

.subckt masterclock_generator C1 C2 PHI VDD VSS
XX1 VDD C1 VSS N001 inverter
XX2 VDD N001 VSS C2 inverter
XX3 VDD C2 VSS N002 inverter
XX4 VDD N002 VSS PHI inverter
M1 C1 VDD N002 VSS NMOS l=96u w=4.8u
.ends masterclock_generator

.subckt inverter VDD VIN VSS VOUT
M1 VDD VIN VOUT VDD PMOS l=4.8u w=9.6u
M2 VOUT VIN VSS VSS NMOS l=4.8u w=4.8u
.ends inverter

.model NMOS NMOS
.model PMOS PMOS
*.lib C:\Program Files (x86)\LTC\LTspiceIV\lib\cmp\standard.mos
.backanno
.end
