# VHDL-Project
This is the code of the project for the course of Reti Logiche (Logical Networks) at Politecnico di Milano
