<stg><name>_wt_kernel_385</name>


<trans_list>

<trans id="159" from="1" to="2">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="35">
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="139">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="3" to="4">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="4" to="5">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="5" to="6">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="6" to="7">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="7" to="8">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="8" to="9">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="9" to="10">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="10" to="11">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="11" to="12">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="12" to="13">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="13" to="14">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="14" to="15">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="15" to="16">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="16" to="17">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="17" to="18">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="18" to="19">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="19" to="20">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="20" to="21">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="21" to="22">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="22" to="23">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="23" to="24">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="24" to="25">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="25" to="26">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="26" to="27">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="27" to="28">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="28" to="29">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="29" to="30">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="30" to="31">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="31" to="32">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="32" to="33">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="33" to="34">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="34" to="2">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_i_V_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
entry:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i:0  %indvar_flatten = phi i6 [ 0, %entry ], [ %indvar_flatten_next, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.i:1  %p_02_i = phi i3 [ 0, %entry ], [ %tmp_i_mid2_v, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="p_02_i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.i:2  %p_i = phi i3 [ 0, %entry ], [ %kw_V, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i:3  %exitcond_flatten = icmp eq i6 %indvar_flatten, -28

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i:4  %indvar_flatten_next = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_flatten, label %_wt_kernel_385.exit, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:0  %kh_V = add i3 %p_02_i, 1

]]></Node>
<StgValue><ssdm name="kh_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:2  %exitcond19_i = icmp eq i3 %p_i, -2

]]></Node>
<StgValue><ssdm name="exitcond19_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.i:3  %p_i_mid2 = select i1 %exitcond19_i, i3 0, i3 %p_i

]]></Node>
<StgValue><ssdm name="p_i_mid2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.i:4  %tmp_i_mid2_v = select i1 %exitcond19_i, i3 %kh_V, i3 %p_02_i

]]></Node>
<StgValue><ssdm name="tmp_i_mid2_v"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:47  %tmp_V = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:49  %tmp_V_57 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_57"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:51  %tmp_V_58 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_58"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:53  %tmp_V_59 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_59"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:55  %tmp_V_60 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_60"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:57  %tmp_V_61 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_61"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="54" st_id="9" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:59  %tmp_V_62 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_62"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:61  %tmp_V_63 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_63"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:63  %tmp_V_64 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_64"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="57" st_id="12" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:65  %tmp_V_65 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_65"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="58" st_id="13" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:67  %tmp_V_66 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_66"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="59" st_id="14" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:69  %tmp_V_67 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_67"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="60" st_id="15" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:71  %tmp_V_68 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_68"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="61" st_id="16" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:73  %tmp_V_69 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_69"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="62" st_id="17" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:75  %tmp_V_70 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_70"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="63" st_id="18" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:77  %tmp_V_71 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_71"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="64" st_id="19" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:79  %tmp_V_72 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_72"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="65" st_id="20" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:81  %tmp_V_73 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_73"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="66" st_id="21" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:83  %tmp_V_74 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_74"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="67" st_id="22" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:85  %tmp_V_75 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_75"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="68" st_id="23" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:87  %tmp_V_76 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_76"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="69" st_id="24" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:89  %tmp_V_77 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_77"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="70" st_id="25" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:91  %tmp_V_78 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_78"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="71" st_id="26" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:93  %tmp_V_79 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_79"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="72" st_id="27" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:95  %tmp_V_80 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_80"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="73" st_id="28" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:97  %tmp_V_81 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_81"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="74" st_id="29" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:99  %tmp_V_82 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_82"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="75" st_id="30" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:101  %tmp_V_83 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_83"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="76" st_id="31" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:103  %tmp_V_84 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_84"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="77" st_id="32" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:105  %tmp_V_85 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_85"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="78" st_id="33" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:107  %tmp_V_86 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_86"/></StgValue>
</operation>

<operation id="79" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:112  %kw_V = add i3 %p_i_mid2, 1

]]></Node>
<StgValue><ssdm name="kw_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="80" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader.i:1  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="81" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader.i:5  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_i_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="82" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader.i:6  %p_shl_cast = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="83" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader.preheader.i:7  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_i_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="84" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader.i:8  %p_shl1_cast = zext i4 %tmp_s to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="85" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.i:9  %tmp_208 = sub i7 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="86" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.i:10  %tmp_2333_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_2333_i"/></StgValue>
</operation>

<operation id="87" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader.i:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader.i:12  %tmp_i_cast = zext i3 %p_i_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="89" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.i:13  %tmp_209 = add i7 %tmp_208, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="90" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
.preheader.preheader.i:14  %tmp_295_cast = sext i7 %tmp_209 to i32

]]></Node>
<StgValue><ssdm name="tmp_295_cast"/></StgValue>
</operation>

<operation id="91" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:15  %layer3_kernel_V_0_ad = getelementptr [36 x i18]* %layer3_kernel_V_0, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_0_ad"/></StgValue>
</operation>

<operation id="92" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:16  %layer3_kernel_V_1_ad = getelementptr [36 x i18]* %layer3_kernel_V_1, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_1_ad"/></StgValue>
</operation>

<operation id="93" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:17  %layer3_kernel_V_10_a = getelementptr [36 x i18]* %layer3_kernel_V_10, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_10_a"/></StgValue>
</operation>

<operation id="94" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:18  %layer3_kernel_V_11_a = getelementptr [36 x i18]* %layer3_kernel_V_11, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_11_a"/></StgValue>
</operation>

<operation id="95" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:19  %layer3_kernel_V_12_a = getelementptr [36 x i18]* %layer3_kernel_V_12, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_12_a"/></StgValue>
</operation>

<operation id="96" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:20  %layer3_kernel_V_13_a = getelementptr [36 x i18]* %layer3_kernel_V_13, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_13_a"/></StgValue>
</operation>

<operation id="97" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:21  %layer3_kernel_V_14_a = getelementptr [36 x i18]* %layer3_kernel_V_14, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_14_a"/></StgValue>
</operation>

<operation id="98" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:22  %layer3_kernel_V_15_a = getelementptr [36 x i18]* %layer3_kernel_V_15, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_15_a"/></StgValue>
</operation>

<operation id="99" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:23  %layer3_kernel_V_16_a = getelementptr [36 x i18]* %layer3_kernel_V_16, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_16_a"/></StgValue>
</operation>

<operation id="100" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:24  %layer3_kernel_V_17_a = getelementptr [36 x i18]* %layer3_kernel_V_17, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_17_a"/></StgValue>
</operation>

<operation id="101" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:25  %layer3_kernel_V_18_a = getelementptr [36 x i18]* %layer3_kernel_V_18, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_18_a"/></StgValue>
</operation>

<operation id="102" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:26  %layer3_kernel_V_19_a = getelementptr [36 x i18]* %layer3_kernel_V_19, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_19_a"/></StgValue>
</operation>

<operation id="103" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:27  %layer3_kernel_V_2_ad = getelementptr [36 x i18]* %layer3_kernel_V_2, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_2_ad"/></StgValue>
</operation>

<operation id="104" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:28  %layer3_kernel_V_20_a = getelementptr [36 x i18]* %layer3_kernel_V_20, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_20_a"/></StgValue>
</operation>

<operation id="105" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:29  %layer3_kernel_V_21_a = getelementptr [36 x i18]* %layer3_kernel_V_21, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_21_a"/></StgValue>
</operation>

<operation id="106" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:30  %layer3_kernel_V_22_a = getelementptr [36 x i18]* %layer3_kernel_V_22, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_22_a"/></StgValue>
</operation>

<operation id="107" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:31  %layer3_kernel_V_23_a = getelementptr [36 x i18]* %layer3_kernel_V_23, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_23_a"/></StgValue>
</operation>

<operation id="108" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:32  %layer3_kernel_V_24_a = getelementptr [36 x i18]* %layer3_kernel_V_24, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_24_a"/></StgValue>
</operation>

<operation id="109" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:33  %layer3_kernel_V_25_a = getelementptr [36 x i18]* %layer3_kernel_V_25, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_25_a"/></StgValue>
</operation>

<operation id="110" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:34  %layer3_kernel_V_26_a = getelementptr [36 x i18]* %layer3_kernel_V_26, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_26_a"/></StgValue>
</operation>

<operation id="111" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:35  %layer3_kernel_V_27_a = getelementptr [36 x i18]* %layer3_kernel_V_27, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_27_a"/></StgValue>
</operation>

<operation id="112" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:36  %layer3_kernel_V_28_a = getelementptr [36 x i18]* %layer3_kernel_V_28, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_28_a"/></StgValue>
</operation>

<operation id="113" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:37  %layer3_kernel_V_29_a = getelementptr [36 x i18]* %layer3_kernel_V_29, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_29_a"/></StgValue>
</operation>

<operation id="114" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:38  %layer3_kernel_V_3_ad = getelementptr [36 x i18]* %layer3_kernel_V_3, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_3_ad"/></StgValue>
</operation>

<operation id="115" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:39  %layer3_kernel_V_30_a = getelementptr [36 x i18]* %layer3_kernel_V_30, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_30_a"/></StgValue>
</operation>

<operation id="116" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:40  %layer3_kernel_V_31_a = getelementptr [36 x i18]* %layer3_kernel_V_31, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_31_a"/></StgValue>
</operation>

<operation id="117" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:41  %layer3_kernel_V_4_ad = getelementptr [36 x i18]* %layer3_kernel_V_4, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_4_ad"/></StgValue>
</operation>

<operation id="118" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:42  %layer3_kernel_V_5_ad = getelementptr [36 x i18]* %layer3_kernel_V_5, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_5_ad"/></StgValue>
</operation>

<operation id="119" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:43  %layer3_kernel_V_6_ad = getelementptr [36 x i18]* %layer3_kernel_V_6, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_6_ad"/></StgValue>
</operation>

<operation id="120" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:44  %layer3_kernel_V_7_ad = getelementptr [36 x i18]* %layer3_kernel_V_7, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_7_ad"/></StgValue>
</operation>

<operation id="121" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:45  %layer3_kernel_V_8_ad = getelementptr [36 x i18]* %layer3_kernel_V_8, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_8_ad"/></StgValue>
</operation>

<operation id="122" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:46  %layer3_kernel_V_9_ad = getelementptr [36 x i18]* %layer3_kernel_V_9, i32 0, i32 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_9_ad"/></StgValue>
</operation>

<operation id="123" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:48  store i18 %tmp_V, i18* %layer3_kernel_V_0_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:50  store i18 %tmp_V_57, i18* %layer3_kernel_V_1_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:52  store i18 %tmp_V_58, i18* %layer3_kernel_V_2_ad, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:54  store i18 %tmp_V_59, i18* %layer3_kernel_V_3_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:56  store i18 %tmp_V_60, i18* %layer3_kernel_V_4_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:58  store i18 %tmp_V_61, i18* %layer3_kernel_V_5_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:60  store i18 %tmp_V_62, i18* %layer3_kernel_V_6_ad, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:62  store i18 %tmp_V_63, i18* %layer3_kernel_V_7_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:64  store i18 %tmp_V_64, i18* %layer3_kernel_V_8_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:66  store i18 %tmp_V_65, i18* %layer3_kernel_V_9_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:68  store i18 %tmp_V_66, i18* %layer3_kernel_V_10_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:70  store i18 %tmp_V_67, i18* %layer3_kernel_V_11_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:72  store i18 %tmp_V_68, i18* %layer3_kernel_V_12_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:74  store i18 %tmp_V_69, i18* %layer3_kernel_V_13_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:76  store i18 %tmp_V_70, i18* %layer3_kernel_V_14_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:78  store i18 %tmp_V_71, i18* %layer3_kernel_V_15_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:80  store i18 %tmp_V_72, i18* %layer3_kernel_V_16_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:82  store i18 %tmp_V_73, i18* %layer3_kernel_V_17_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:84  store i18 %tmp_V_74, i18* %layer3_kernel_V_18_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:86  store i18 %tmp_V_75, i18* %layer3_kernel_V_19_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:88  store i18 %tmp_V_76, i18* %layer3_kernel_V_20_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:90  store i18 %tmp_V_77, i18* %layer3_kernel_V_21_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:92  store i18 %tmp_V_78, i18* %layer3_kernel_V_22_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:94  store i18 %tmp_V_79, i18* %layer3_kernel_V_23_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:96  store i18 %tmp_V_80, i18* %layer3_kernel_V_24_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:98  store i18 %tmp_V_81, i18* %layer3_kernel_V_25_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:100  store i18 %tmp_V_82, i18* %layer3_kernel_V_26_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:102  store i18 %tmp_V_83, i18* %layer3_kernel_V_27_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:104  store i18 %tmp_V_84, i18* %layer3_kernel_V_28_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:106  store i18 %tmp_V_85, i18* %layer3_kernel_V_29_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:108  store i18 %tmp_V_86, i18* %layer3_kernel_V_30_a, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="34" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.i:109  %tmp_V_87 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

]]></Node>
<StgValue><ssdm name="tmp_V_87"/></StgValue>
</operation>

<operation id="155" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
.preheader.preheader.i:110  store i18 %tmp_V_87, i18* %layer3_kernel_V_31_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:111  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_2333_i)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="157" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:113  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="158" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0">
<![CDATA[
_wt_kernel_385.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
