# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../hdmi_out_test.srcs/sources_1/ip/clk_wiz_hdmi" \
"hdmi_controller_tb_time_impl.v" \

# Do not sort compile order
nosort
