#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 23 17:33:41 2021
# Process ID: 6032
# Current directory: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11200 C:\comp3211\New lab folder\for final checking\project_final.xpr\project_3\project_3.xpr
# Log file: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/vivado.log
# Journal file: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.574 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'scp_test'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
Generating merged BMM file for the design top 'scp_test'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'scp_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj scp_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/EX_MEM_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EX_MEM_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/ID_EX_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ID_EX_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/IF_ID_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IF_ID_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/new folder/component/RLS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RLS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/project_4/project_4.srcs/sources_1/new/Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regn_c'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/new folder/component/XOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XOR_component'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/adder_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_4b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/new/compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compare'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/new folder/component/flip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flip'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/new folder/component/lab1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/new folder/component/lab1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parity_bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/new/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_D0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/new/mux_2to1_D1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_D1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/new/mux_2to1_D2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_D2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/new/mux_2to1_D3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_D3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/new/mux_3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_3to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/new/mux_4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/new folder/component/parity.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parity'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/single_cycle_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'single_cycle_core'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/scp_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scp_test'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto ba93f50a1b4b4227bd625a5498771125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot scp_test_behav xil_defaultlib.scp_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba93f50a1b4b4227bd625a5498771125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot scp_test_behav xil_defaultlib.scp_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_4b [adder_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID_REG [if_id_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D0 [mux_2to1_d0_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D1 [mux_2to1_d1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D2 [mux_2to1_d2_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D3 [mux_2to1_d3_default]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=17)\]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=16)\]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX_REG [id_ex_reg_default]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1 [mux_4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.parity_bit [parity_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.parity [parity_default]
Compiling architecture behavioral of entity xil_defaultlib.flip [flip_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_component [xor_component_default]
Compiling architecture behavioral of entity xil_defaultlib.lab1_1 [lab1_1_default]
Compiling architecture behavioral of entity xil_defaultlib.RLS [rls_default]
Compiling architecture behavioral of entity xil_defaultlib.compare [compare_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_3to1 [mux_3to1_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM_REG [ex_mem_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavior of entity xil_defaultlib.scp_test
Built simulation snapshot scp_test_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/comp3211/New -notrace
couldn't read file "C:/comp3211/New": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 23 17:39:21 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scp_test_behav -key {Behavioral:sim_1:Functional:scp_test} -tclbatch {scp_test.tcl} -view {{C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sim_1/imports/project_3/scp_test_behav2.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sim_1/imports/project_3/scp_test_behav2.wcfg}
source scp_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: File project_test1_st0_gene.txt could not be opened.
Time: 0 ps  Iteration: 0  Process: /scp_test/line__108
  File: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/scp_test.vhd

HDL Line: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/scp_test.vhd:118
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.574 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scp_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'scp_test'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
Generating merged BMM file for the design top 'scp_test'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'scp_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj scp_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/scp_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scp_test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto ba93f50a1b4b4227bd625a5498771125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot scp_test_behav xil_defaultlib.scp_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba93f50a1b4b4227bd625a5498771125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot scp_test_behav xil_defaultlib.scp_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_4b [adder_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID_REG [if_id_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D0 [mux_2to1_d0_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D1 [mux_2to1_d1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D2 [mux_2to1_d2_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D3 [mux_2to1_d3_default]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=17)\]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=16)\]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX_REG [id_ex_reg_default]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1 [mux_4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.parity_bit [parity_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.parity [parity_default]
Compiling architecture behavioral of entity xil_defaultlib.flip [flip_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_component [xor_component_default]
Compiling architecture behavioral of entity xil_defaultlib.lab1_1 [lab1_1_default]
Compiling architecture behavioral of entity xil_defaultlib.RLS [rls_default]
Compiling architecture behavioral of entity xil_defaultlib.compare [compare_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_3to1 [mux_3to1_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM_REG [ex_mem_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavior of entity xil_defaultlib.scp_test
Built simulation snapshot scp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scp_test_behav -key {Behavioral:sim_1:Functional:scp_test} -tclbatch {scp_test.tcl} -view {{C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sim_1/imports/project_3/scp_test_behav2.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sim_1/imports/project_3/scp_test_behav2.wcfg}
source scp_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 31 out of bound 0 to 30
Time: 325 ns  Iteration: 1  Process: /scp_test/uut/insn_mem/mem_process
  File: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/instruction_memory.vhd

HDL Line: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/instruction_memory.vhd:120
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.574 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scp_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'scp_test'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
Generating merged BMM file for the design top 'scp_test'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'scp_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj scp_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/scp_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scp_test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto ba93f50a1b4b4227bd625a5498771125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot scp_test_behav xil_defaultlib.scp_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba93f50a1b4b4227bd625a5498771125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot scp_test_behav xil_defaultlib.scp_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_4b [adder_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID_REG [if_id_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D0 [mux_2to1_d0_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D1 [mux_2to1_d1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D2 [mux_2to1_d2_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D3 [mux_2to1_d3_default]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=17)\]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=16)\]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX_REG [id_ex_reg_default]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1 [mux_4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.parity_bit [parity_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.parity [parity_default]
Compiling architecture behavioral of entity xil_defaultlib.flip [flip_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_component [xor_component_default]
Compiling architecture behavioral of entity xil_defaultlib.lab1_1 [lab1_1_default]
Compiling architecture behavioral of entity xil_defaultlib.RLS [rls_default]
Compiling architecture behavioral of entity xil_defaultlib.compare [compare_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_3to1 [mux_3to1_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM_REG [ex_mem_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavior of entity xil_defaultlib.scp_test
Built simulation snapshot scp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scp_test_behav -key {Behavioral:sim_1:Functional:scp_test} -tclbatch {scp_test.tcl} -view {{C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sim_1/imports/project_3/scp_test_behav2.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sim_1/imports/project_3/scp_test_behav2.wcfg}
source scp_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 31 out of bound 0 to 30
Time: 325 ns  Iteration: 1  Process: /scp_test/uut/insn_mem/mem_process
  File: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/instruction_memory.vhd

HDL Line: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/instruction_memory.vhd:120
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.574 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scp_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'scp_test'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
Generating merged BMM file for the design top 'scp_test'...
WARNING: [Memdata 28-79] No processor module instance paths found in the source hierarchy. Please make sure that the source hierarchy is correctly established for the current 'top' module and the processor modules are part of this hierarchy.
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'scp_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj scp_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/scp_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scp_test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto ba93f50a1b4b4227bd625a5498771125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot scp_test_behav xil_defaultlib.scp_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba93f50a1b4b4227bd625a5498771125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot scp_test_behav xil_defaultlib.scp_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.adder_4b [adder_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID_REG [if_id_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D0 [mux_2to1_d0_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D1 [mux_2to1_d1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D2 [mux_2to1_d2_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1_D3 [mux_2to1_d3_default]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=17)\]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=16)\]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX_REG [id_ex_reg_default]
Compiling architecture behavior of entity xil_defaultlib.regn_c [\regn_c(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1 [mux_4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.parity_bit [parity_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.parity [parity_default]
Compiling architecture behavioral of entity xil_defaultlib.flip [flip_default]
Compiling architecture behavioral of entity xil_defaultlib.XOR_component [xor_component_default]
Compiling architecture behavioral of entity xil_defaultlib.lab1_1 [lab1_1_default]
Compiling architecture behavioral of entity xil_defaultlib.RLS [rls_default]
Compiling architecture behavioral of entity xil_defaultlib.compare [compare_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_3to1 [mux_3to1_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_MEM_REG [ex_mem_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture structural of entity xil_defaultlib.single_cycle_core [single_cycle_core_default]
Compiling architecture behavior of entity xil_defaultlib.scp_test
Built simulation snapshot scp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scp_test_behav -key {Behavioral:sim_1:Functional:scp_test} -tclbatch {scp_test.tcl} -view {{C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sim_1/imports/project_3/scp_test_behav2.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sim_1/imports/project_3/scp_test_behav2.wcfg}
source scp_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 31 out of bound 0 to 30
Time: 325 ns  Iteration: 1  Process: /scp_test/uut/insn_mem/mem_process
  File: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/instruction_memory.vhd

HDL Line: C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.srcs/sources_1/imports/project/lab3/instruction_memory.vhd:120
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.574 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scp_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.574 ; gain = 0.000
archive_project {C:/comp3211/project submission/3211_final_project_for_submission.xpr.zip} -temp_dir {C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/.Xil/Vivado-6032-LAPTOP-F20T0L8V} -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/.Xil/Vivado-6032-LAPTOP-F20T0L8V' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/project_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/comp3211/New lab folder/for final checking/project_final.xpr/project_3/.Xil/Vivado-6032-LAPTOP-F20T0L8V/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
