{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687245744654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687245744671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 15:22:24 2023 " "Processing started: Tue Jun 20 15:22:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687245744671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687245744671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HFMSG_fpga_proj -c HFMSG_fpga_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off HFMSG_fpga_proj -c HFMSG_fpga_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687245744690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1687245745877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/dds_top.v 1 1 " "Found 1 design units, including 1 entities, in source file top/dds_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_TOP " "Found entity 1: DDS_TOP" {  } { { "TOP/DDS_TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mult_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mult_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dac " "Found entity 1: mult_dac" {  } { { "src/mult_dac.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/mult_dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modu_ampl_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modu_ampl_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 modu_ampl_ctrl " "Found entity 1: modu_ampl_ctrl" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/freq_ctrl_modu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/freq_ctrl_modu.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_ctrl_modu " "Found entity 1: freq_ctrl_modu" {  } { { "src/freq_ctrl_modu.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/freq_ctrl_modu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/freq_ctrl_carrier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/freq_ctrl_carrier.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_ctrl_carrier " "Found entity 1: freq_ctrl_carrier" {  } { { "src/freq_ctrl_carrier.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/freq_ctrl_carrier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/div_120.v 1 1 " "Found 1 design units, including 1 entities, in source file src/div_120.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_120 " "Found entity 1: div_120" {  } { { "src/div_120.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/div_120.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/car_ampl_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/car_ampl_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 car_ampl_ctrl " "Found entity 1: car_ampl_ctrl" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/acc_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/acc_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc_32bit " "Found entity 1: acc_32bit" {  } { { "src/acc_32bit.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/acc_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip " "Found entity 1: pll_ip" {  } { { "ipcore/pll_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/pll_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sin_rom_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sin_rom_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom_ip " "Found entity 1: sin_rom_ip" {  } { { "ipcore/sin_rom_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/sin_rom_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/mul_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/mul_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_ip " "Found entity 1: mul_ip" {  } { { "ipcore/mul_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/mul_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/testdac.v 1 1 " "Found 1 design units, including 1 entities, in source file test/testdac.v" { { "Info" "ISGN_ENTITY_NAME" "1 testdac " "Found entity 1: testdac" {  } { { "test/testdac.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/test/testdac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/div_10.v 1 1 " "Found 1 design units, including 1 entities, in source file src/div_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_10 " "Found entity 1: div_10" {  } { { "src/div_10.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/div_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245746382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245746382 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_120M2 DDS_TOP.v(63) " "Verilog HDL Implicit Net warning at DDS_TOP.v(63): created implicit net for \"clk_120M2\"" {  } { { "TOP/DDS_TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245746383 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result DDS_TOP.v(144) " "Verilog HDL Implicit Net warning at DDS_TOP.v(144): created implicit net for \"result\"" {  } { { "TOP/DDS_TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245746383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_TOP " "Elaborating entity \"DDS_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687245749710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip pll_ip:U_pll " "Elaborating entity \"pll_ip\" for hierarchy \"pll_ip:U_pll\"" {  } { { "TOP/DDS_TOP.v" "U_pll" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245749810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_ip:U_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_ip:U_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll_ip.v" "altpll_component" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/pll_ip.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_ip:U_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_ip:U_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/pll_ip.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245750275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_ip:U_pll\|altpll:altpll_component " "Instantiated megafunction \"pll_ip:U_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 12 " "Parameter \"clk2_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750292 ""}  } { { "ipcore/pll_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/pll_ip.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687245750292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip_altpll " "Found entity 1: pll_ip_altpll" {  } { { "db/pll_ip_altpll.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/pll_ip_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245750625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245750625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip_altpll pll_ip:U_pll\|altpll:altpll_component\|pll_ip_altpll:auto_generated " "Elaborating entity \"pll_ip_altpll\" for hierarchy \"pll_ip:U_pll\|altpll:altpll_component\|pll_ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_120 div_120:u_div_120 " "Elaborating entity \"div_120\" for hierarchy \"div_120:u_div_120\"" {  } { { "TOP/DDS_TOP.v" "u_div_120" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750676 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_div div_120.v(10) " "Inferred latch for \"clk_div\" at div_120.v(10)" {  } { { "src/div_120.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/div_120.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687245750699 "|DDS_TOP|div_120:u_div_120"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_ctrl_modu freq_ctrl_modu:U1_freq_ctrl_modu " "Elaborating entity \"freq_ctrl_modu\" for hierarchy \"freq_ctrl_modu:U1_freq_ctrl_modu\"" {  } { { "TOP/DDS_TOP.v" "U1_freq_ctrl_modu" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_ctrl_carrier freq_ctrl_carrier:U2_freq_ctrl_carrier " "Elaborating entity \"freq_ctrl_carrier\" for hierarchy \"freq_ctrl_carrier:U2_freq_ctrl_carrier\"" {  } { { "TOP/DDS_TOP.v" "U2_freq_ctrl_carrier" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc_32bit acc_32bit:U1_acc_32bit_carrier " "Elaborating entity \"acc_32bit\" for hierarchy \"acc_32bit:U1_acc_32bit_carrier\"" {  } { { "TOP/DDS_TOP.v" "U1_acc_32bit_carrier" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_rom_ip sin_rom_ip:U1_sin_rom_carrier " "Elaborating entity \"sin_rom_ip\" for hierarchy \"sin_rom_ip:U1_sin_rom_carrier\"" {  } { { "TOP/DDS_TOP.v" "U1_sin_rom_carrier" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\"" {  } { { "ipcore/sin_rom_ip.v" "altsyncram_component" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/sin_rom_ip.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\"" {  } { { "ipcore/sin_rom_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/sin_rom_ip.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ipcore/sin_rom.mif " "Parameter \"init_file\" = \"../ipcore/sin_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=sin " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=sin\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750875 ""}  } { { "ipcore/sin_rom_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/sin_rom_ip.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687245750875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5qe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5qe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5qe1 " "Found entity 1: altsyncram_5qe1" {  } { { "db/altsyncram_5qe1.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/altsyncram_5qe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245750933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245750933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5qe1 sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated " "Elaborating entity \"altsyncram_5qe1\" for hierarchy \"sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245750934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jeg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jeg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jeg2 " "Found entity 1: altsyncram_jeg2" {  } { { "db/altsyncram_jeg2.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/altsyncram_jeg2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245751009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245751009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jeg2 sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\|altsyncram_jeg2:altsyncram1 " "Elaborating entity \"altsyncram_jeg2\" for hierarchy \"sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\|altsyncram_jeg2:altsyncram1\"" {  } { { "db/altsyncram_5qe1.tdf" "altsyncram1" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/altsyncram_5qe1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245751009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5qe1.tdf" "mgl_prim2" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/altsyncram_5qe1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5qe1.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/altsyncram_5qe1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245752578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000 " "Parameter \"CVALUE\" = \"000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1936289280 " "Parameter \"NODE_NAME\" = \"1936289280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 12 " "Parameter \"WIDTH_WORD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752578 ""}  } { { "db/altsyncram_5qe1.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/altsyncram_5qe1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687245752578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sin_rom_ip:U1_sin_rom_carrier\|altsyncram:altsyncram_component\|altsyncram_5qe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "g:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_ampl_ctrl car_ampl_ctrl:u0_car_ampl_ctrl " "Elaborating entity \"car_ampl_ctrl\" for hierarchy \"car_ampl_ctrl:u0_car_ampl_ctrl\"" {  } { { "TOP/DDS_TOP.v" "u0_car_ampl_ctrl" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modu_ampl_ctrl modu_ampl_ctrl:u0_modu_ampl_ctrl " "Elaborating entity \"modu_ampl_ctrl\" for hierarchy \"modu_ampl_ctrl:u0_modu_ampl_ctrl\"" {  } { { "TOP/DDS_TOP.v" "u0_modu_ampl_ctrl" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_dac mult_dac:U0_AM " "Elaborating entity \"mult_dac\" for hierarchy \"mult_dac:U0_AM\"" {  } { { "TOP/DDS_TOP.v" "U0_AM" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245752671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u024 " "Found entity 1: altsyncram_u024" {  } { { "db/altsyncram_u024.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/altsyncram_u024.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245753510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245753510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245754127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245754127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245754227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245754227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bgi " "Found entity 1: cntr_bgi" {  } { { "db/cntr_bgi.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cntr_bgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245754454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245754454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245754536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245754536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245754699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245754699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245754887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245754887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245754947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245754947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245755120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245755120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245755180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245755180 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245755276 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mult_dac:U0_AM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult_dac:U0_AM\|Mult0\"" {  } { { "src/mult_dac.v" "Mult0" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/mult_dac.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245757331 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mult_dac:U0_AM\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mult_dac:U0_AM\|Mult1\"" {  } { { "src/mult_dac.v" "Mult1" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/mult_dac.v" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245757331 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1687245757331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult_dac:U0_AM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mult_dac:U0_AM\|lpm_mult:Mult0\"" {  } { { "src/mult_dac.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/mult_dac.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245757767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult_dac:U0_AM\|lpm_mult:Mult0 " "Instantiated megafunction \"mult_dac:U0_AM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757767 ""}  } { { "src/mult_dac.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/mult_dac.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687245757767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/mult_16t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245757824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245757824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult_dac:U0_AM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"mult_dac:U0_AM\|lpm_mult:Mult1\"" {  } { { "src/mult_dac.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/mult_dac.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245757850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult_dac:U0_AM\|lpm_mult:Mult1 " "Instantiated megafunction \"mult_dac:U0_AM\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687245757850 ""}  } { { "src/mult_dac.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/mult_dac.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687245757850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/mult_v5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687245757900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687245757900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1687245758491 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/freq_ctrl_carrier.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/freq_ctrl_carrier.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1687245758666 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1687245758666 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[11\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[11\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[11\]~1 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[11\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[11\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[11\]~1\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[0\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[0\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[0\]~1 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[0\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[0\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[0\]~1\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[1\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[1\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[1\]~5 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[1\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[1\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[1\]~5\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[2\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[2\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[2\]~9 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[2\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[2\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[2\]~9\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[3\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[3\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[3\]~13 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[3\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[3\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[3\]~13\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[4\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[4\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[4\]~17 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[4\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[4\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[4\]~17\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[5\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[5\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[5\]~21 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[5\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[5\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[5\]~21\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[6\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[6\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[6\]~25 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[6\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[6\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[6\]~25\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[7\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[7\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[7\]~29 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[7\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[7\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[7\]~29\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[8\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[8\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[8\]~33 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[8\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[8\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[8\]~33\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[9\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[9\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[9\]~37 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[9\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[9\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[9\]~37\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[10\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[10\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[10\]~41 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[10\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[10\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[10\]~41\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[11\] modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[11\]~_emulated modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[11\]~45 " "Register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[11\]\" is converted into an equivalent circuit using register \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[11\]~_emulated\" and latch \"modu_ampl_ctrl:u0_modu_ampl_ctrl\|dac_modu_ampl_reg\[11\]~45\"" {  } { { "src/modu_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/modu_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|modu_ampl_ctrl:u0_modu_ampl_ctrl|dac_modu_ampl_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[0\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[0\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[0\]~5 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[0\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[0\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[0\]~5\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[1\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[1\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[1\]~9 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[1\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[1\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[1\]~9\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[2\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[2\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[2\]~13 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[2\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[2\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[2\]~13\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[3\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[3\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[3\]~17 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[3\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[3\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[3\]~17\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[4\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[4\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[4\]~21 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[4\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[4\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[4\]~21\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[5\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[5\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[5\]~25 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[5\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[5\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[5\]~25\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[6\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[6\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[6\]~29 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[6\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[6\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[6\]~29\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[7\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[7\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[7\]~33 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[7\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[7\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[7\]~33\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[8\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[8\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[8\]~37 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[8\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[8\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[8\]~37\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[9\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[9\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[9\]~41 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[9\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[9\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[9\]~41\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[10\] car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[10\]~_emulated car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[10\]~45 " "Register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[10\]\" is converted into an equivalent circuit using register \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[10\]~_emulated\" and latch \"car_ampl_ctrl:u0_car_ampl_ctrl\|dac_car_ampl_reg\[10\]~45\"" {  } { { "src/car_ampl_ctrl.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/src/car_ampl_ctrl.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1687245758669 "|DDS_TOP|car_ampl_ctrl:u0_car_ampl_ctrl|dac_car_ampl_reg[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1687245758669 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245759131 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 25 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 25 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1687245760936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687245761057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687245761057 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_ip:U_pll\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_ip:U_pll\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_ip_altpll.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/db/pll_ip_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_ip.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/ipcore/pll_ip.v" 115 0 0 } } { "TOP/DDS_TOP.v" "" { Text "C:/Users/24811/Desktop/Summer_2023_fpga/HFMSG_fpga/TOP/DDS_TOP.v" 64 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1687245762158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1444 " "Implemented 1444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687245762694 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687245762694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1382 " "Implemented 1382 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687245762694 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1687245762694 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1687245762694 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1687245762694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687245762694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687245762866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 15:22:42 2023 " "Processing ended: Tue Jun 20 15:22:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687245762866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687245762866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687245762866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687245762866 ""}
