# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab4.srcs/sources_1/new/m2_1.v"
verilog xil_defaultlib  "../../../Lab4.srcs/sources_1/new/m4_1x4.v"
verilog xil_defaultlib  "../../../Lab4.srcs/sources_1/new/CountUD4L.v"
verilog xil_defaultlib  "../../../Lab4.srcs/sim_1/imports/new/Counter4Test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
