-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Direct_FIR_DSP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_r_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_TVALID : IN STD_LOGIC;
    input_r_TREADY : OUT STD_LOGIC;
    output_r_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC );
end;


architecture behav of Direct_FIR_DSP is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Direct_FIR_DSP_Direct_FIR_DSP,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.474000,HLS_SYN_LAT=794,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=174,HLS_SYN_LUT=330,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv9_187 : STD_LOGIC_VECTOR (8 downto 0) := "110000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal H_filter_FIR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal H_filter_FIR_ce0 : STD_LOGIC;
    signal H_filter_FIR_we0 : STD_LOGIC;
    signal H_filter_FIR_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal H_filter_FIR_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal H_filter_FIR_ce1 : STD_LOGIC;
    signal H_filter_FIR_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal output_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_start : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_done : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_idle : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_ready : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_FIR_accu32_out : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_FIR_accu32_out_ap_vld : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_H_filter_FIR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_H_filter_FIR_ce0 : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_start : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_done : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_idle : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_ready : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_ce0 : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_we0 : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_ce1 : STD_LOGIC;
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal FIR_accu32_loc_fu_48 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_start_reg : STD_LOGIC := '0';
    signal H_filter_FIR_we0_out : STD_LOGIC;
    signal H_filter_FIR_we0_local : STD_LOGIC;
    signal H_filter_FIR_ce0_local : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal regslice_both_output_r_U_apdone_blk : STD_LOGIC;
    signal ap_block_state5 : BOOLEAN;
    signal regslice_both_input_r_U_apdone_blk : STD_LOGIC;
    signal input_r_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal input_r_TVALID_int_regslice : STD_LOGIC;
    signal input_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_input_r_U_ack_in : STD_LOGIC;
    signal output_r_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal output_r_TVALID_int_regslice : STD_LOGIC;
    signal output_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_r_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Direct_FIR_DSP_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        FIR_accu32_out : OUT STD_LOGIC_VECTOR (30 downto 0);
        FIR_accu32_out_ap_vld : OUT STD_LOGIC;
        H_filter_FIR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        H_filter_FIR_ce0 : OUT STD_LOGIC;
        H_filter_FIR_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Direct_FIR_DSP_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_filter_FIR_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        H_filter_FIR_ce0 : OUT STD_LOGIC;
        H_filter_FIR_we0 : OUT STD_LOGIC;
        H_filter_FIR_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        H_filter_FIR_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        H_filter_FIR_ce1 : OUT STD_LOGIC;
        H_filter_FIR_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Direct_FIR_DSP_H_filter_FIR_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Direct_FIR_DSP_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    H_filter_FIR_U : component Direct_FIR_DSP_H_filter_FIR_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => H_filter_FIR_address0,
        ce0 => H_filter_FIR_ce0,
        we0 => H_filter_FIR_we0,
        d0 => H_filter_FIR_d0,
        q0 => H_filter_FIR_q0,
        address1 => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_address1,
        ce1 => H_filter_FIR_ce1,
        q1 => H_filter_FIR_q1);

    grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72 : component Direct_FIR_DSP_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_start,
        ap_done => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_done,
        ap_idle => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_idle,
        ap_ready => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_ready,
        FIR_accu32_out => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_FIR_accu32_out,
        FIR_accu32_out_ap_vld => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_FIR_accu32_out_ap_vld,
        H_filter_FIR_address0 => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_H_filter_FIR_address0,
        H_filter_FIR_ce0 => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_H_filter_FIR_ce0,
        H_filter_FIR_q0 => H_filter_FIR_q0);

    grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81 : component Direct_FIR_DSP_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_start,
        ap_done => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_done,
        ap_idle => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_idle,
        ap_ready => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_ready,
        H_filter_FIR_address0 => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_address0,
        H_filter_FIR_ce0 => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_ce0,
        H_filter_FIR_we0 => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_we0,
        H_filter_FIR_d0 => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_d0,
        H_filter_FIR_address1 => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_address1,
        H_filter_FIR_ce1 => grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_ce1,
        H_filter_FIR_q1 => H_filter_FIR_q1);

    regslice_both_input_r_U : component Direct_FIR_DSP_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => input_r_TDATA,
        vld_in => input_r_TVALID,
        ack_in => regslice_both_input_r_U_ack_in,
        data_out => input_r_TDATA_int_regslice,
        vld_out => input_r_TVALID_int_regslice,
        ack_out => input_r_TREADY_int_regslice,
        apdone_blk => regslice_both_input_r_U_apdone_blk);

    regslice_both_output_r_U : component Direct_FIR_DSP_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TDATA_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => output_r_TREADY_int_regslice,
        data_out => output_r_TDATA,
        vld_out => regslice_both_output_r_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_r_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_ready = ap_const_logic_1)) then 
                    grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then 
                    grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_ready = ap_const_logic_1)) then 
                    grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_FIR_accu32_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                FIR_accu32_loc_fu_48 <= grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_FIR_accu32_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_done, grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_done, ap_CS_fsm_state3, ap_block_state5, input_r_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_done = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;

    H_filter_FIR_address0_assign_proc : process(ap_CS_fsm_state5, grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_H_filter_FIR_address0, grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_address0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            H_filter_FIR_address0 <= grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            H_filter_FIR_address0 <= grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_H_filter_FIR_address0;
        else 
            H_filter_FIR_address0 <= ap_const_lv9_187;
        end if; 
    end process;


    H_filter_FIR_ce0_assign_proc : process(ap_CS_fsm_state5, grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_H_filter_FIR_ce0, grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_ce0, ap_CS_fsm_state3, H_filter_FIR_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            H_filter_FIR_ce0 <= grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            H_filter_FIR_ce0 <= grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_H_filter_FIR_ce0;
        else 
            H_filter_FIR_ce0 <= H_filter_FIR_ce0_local;
        end if; 
    end process;


    H_filter_FIR_ce0_local_assign_proc : process(ap_CS_fsm_state1, input_r_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then 
            H_filter_FIR_ce0_local <= ap_const_logic_1;
        else 
            H_filter_FIR_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    H_filter_FIR_ce1_assign_proc : process(ap_CS_fsm_state5, grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            H_filter_FIR_ce1 <= grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_ce1;
        else 
            H_filter_FIR_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    H_filter_FIR_d0_assign_proc : process(ap_CS_fsm_state5, grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_d0, input_r_TDATA_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            H_filter_FIR_d0 <= grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_d0;
        else 
            H_filter_FIR_d0 <= input_r_TDATA_int_regslice;
        end if; 
    end process;


    H_filter_FIR_we0_assign_proc : process(ap_CS_fsm_state5, grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_we0, H_filter_FIR_we0_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            H_filter_FIR_we0 <= grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_H_filter_FIR_we0;
        else 
            H_filter_FIR_we0 <= (ap_const_logic_0 or H_filter_FIR_we0_out);
        end if; 
    end process;


    H_filter_FIR_we0_local_assign_proc : process(ap_CS_fsm_state1, input_r_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then 
            H_filter_FIR_we0_local <= ap_const_logic_1;
        else 
            H_filter_FIR_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    H_filter_FIR_we0_out <= H_filter_FIR_we0_local;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(input_r_TVALID_int_regslice)
    begin
        if ((input_r_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_done)
    begin
        if ((grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_done, ap_block_state5)
    begin
        if (((grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_done = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state5))) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state5_assign_proc : process(regslice_both_output_r_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
                ap_block_state5 <= ((output_r_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_output_r_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_start <= grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_fu_72_ap_start_reg;
    grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_start <= grp_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2_fu_81_ap_start_reg;

    input_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, input_r_TVALID_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_r_TDATA_blk_n <= input_r_TVALID_int_regslice;
        else 
            input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    input_r_TREADY <= regslice_both_input_r_U_ack_in;

    input_r_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state1, input_r_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (input_r_TVALID_int_regslice = ap_const_logic_1))) then 
            input_r_TREADY_int_regslice <= ap_const_logic_1;
        else 
            input_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    output_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            output_r_TDATA_blk_n <= output_r_TREADY_int_regslice;
        else 
            output_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_r_TDATA_int_regslice <= FIR_accu32_loc_fu_48(30 downto 15);
    output_r_TVALID <= regslice_both_output_r_U_vld_out;

    output_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state4, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (output_r_TREADY_int_regslice = ap_const_logic_1))) then 
            output_r_TVALID_int_regslice <= ap_const_logic_1;
        else 
            output_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
