#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55728db51a10 .scope module, "tb" "tb" 2 3;
 .timescale -9 -10;
v0x55728db74e50_0 .net "P2", 0 0, L_0x55728db19690;  1 drivers
v0x55728db74ef0_0 .net "Pulse", 0 0, L_0x55728db19e20;  1 drivers
o0x7f562990ad38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55728db75000_0 .net "RS232_Rx", 0 0, o0x7f562990ad38;  0 drivers
o0x7f562990ad68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55728db750a0_0 .net "RS232_Tx", 0 0, o0x7f562990ad68;  0 drivers
v0x55728db75170_0 .net "Sync", 0 0, L_0x55728db19f40;  1 drivers
v0x55728db752b0_0 .var "clk", 0 0;
v0x55728db753a0_0 .var "clk_pll", 0 0;
v0x55728db75490_0 .var "resetn", 0 0;
S_0x55728db51b90 .scope module, "test" "pulse_gen" 2 10, 3 2 0, S_0x55728db51a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "RS232_Rx"
    .port_info 3 /INPUT 1 "resetn"
    .port_info 4 /OUTPUT 1 "RS232_Tx"
    .port_info 5 /OUTPUT 1 "Pulse"
    .port_info 6 /OUTPUT 1 "Sync"
    .port_info 7 /OUTPUT 1 "P2"
P_0x55728db51d10 .param/l "att_off_val" 0 3 77, C4<0000000>;
P_0x55728db51d50 .param/l "att_on_val" 0 3 76, C4<1111111>;
P_0x55728db51d90 .param/l "stblock" 0 3 84, +C4<00000000000000000000000000110010>;
P_0x55728db51dd0 .param/l "stblockoff" 0 3 85, +C4<00000000000000000000000001100100>;
P_0x55728db51e10 .param/l "stcpmg" 0 3 83, +C4<00000000000000000000000000000001>;
P_0x55728db51e50 .param/l "stdelay" 0 3 81, +C4<00000000000000000000000011001000>;
P_0x55728db51e90 .param/l "stnut" 0 3 88, +C4<00000000000000000000000000000001>;
P_0x55728db51ed0 .param/l "stnutdel" 0 3 87, +C4<00000000000000000000000001100100>;
P_0x55728db51f10 .param/l "stnutwid" 0 3 86, +C4<00000000000000000000000001100100>;
P_0x55728db51f50 .param/l "stp1width" 0 3 79, +C4<00000000000000000000000000011110>;
P_0x55728db51f90 .param/l "stp2width" 0 3 80, +C4<00000000000000000000000000111100>;
P_0x55728db51fd0 .param/l "stperiod" 0 3 78, +C4<00000000000000000000000000000001>;
P_0x55728db52010 .param/l "stpump" 0 3 82, +C4<00000000000000000000000000000001>;
v0x55728db43e40_0 .net "P2", 0 0, L_0x55728db19690;  alias, 1 drivers
v0x55728db73e70_0 .net "Pulse", 0 0, L_0x55728db19e20;  alias, 1 drivers
v0x55728db73f40_0 .net "RS232_Rx", 0 0, o0x7f562990ad38;  alias, 0 drivers
v0x55728db74010_0 .net "RS232_Tx", 0 0, o0x7f562990ad68;  alias, 0 drivers
v0x55728db740b0_0 .net "Sync", 0 0, L_0x55728db19f40;  alias, 1 drivers
v0x55728db74150_0 .var "block", 0 0;
v0x55728db74220_0 .net "clk", 0 0, v0x55728db752b0_0;  1 drivers
v0x55728db742f0_0 .net "clk_pll", 0 0, v0x55728db753a0_0;  1 drivers
v0x55728db743c0_0 .var "cpmg", 7 0;
v0x55728db74490_0 .var "delay", 15 0;
v0x55728db74560_0 .var "nut_del", 15 0;
v0x55728db74630_0 .var "nut_wid", 7 0;
v0x55728db74700_0 .var "nutation", 0 0;
v0x55728db747d0_0 .var "p1width", 15 0;
v0x55728db748a0_0 .var "p2width", 15 0;
v0x55728db74970_0 .var "period", 23 0;
v0x55728db74a40_0 .var "pulse_block", 7 0;
v0x55728db74b10_0 .var "pulse_block_off", 15 0;
v0x55728db74be0_0 .var "pump", 0 0;
v0x55728db74cb0_0 .net "resetn", 0 0, v0x55728db75490_0;  1 drivers
v0x55728db74d80_0 .var "rx_done", 0 0;
S_0x55728db52130 .scope module, "pulses" "pulses" 3 49, 4 1 0, S_0x55728db51b90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "pu"
    .port_info 4 /INPUT 24 "per"
    .port_info 5 /INPUT 16 "p1wid"
    .port_info 6 /INPUT 16 "del"
    .port_info 7 /INPUT 16 "p2wid"
    .port_info 8 /INPUT 8 "nut_w"
    .port_info 9 /INPUT 16 "nut_d"
    .port_info 10 /INPUT 1 "nut"
    .port_info 11 /INPUT 8 "cp"
    .port_info 12 /INPUT 8 "p_bl"
    .port_info 13 /INPUT 16 "p_bl_off"
    .port_info 14 /INPUT 1 "bl"
    .port_info 15 /INPUT 1 "rxd"
    .port_info 16 /OUTPUT 1 "sync_on"
    .port_info 17 /OUTPUT 1 "pulse_on"
    .port_info 18 /OUTPUT 1 "inhib"
P_0x55728db522b0 .param/l "stblock" 0 4 67, +C4<00000000000000000000000001100100>;
P_0x55728db522f0 .param/l "stcpmg" 0 4 69, +C4<00000000000000000000000000000011>;
P_0x55728db52330 .param/l "stdelay" 0 4 66, +C4<00000000000000000000000011001000>;
P_0x55728db52370 .param/l "stp1width" 0 4 64, +C4<00000000000000000000000000011110>;
P_0x55728db523b0 .param/l "stp2width" 0 4 65, +C4<00000000000000000000000000011110>;
P_0x55728db523f0 .param/l "stperiod" 0 4 63, +C4<00000000000000000000000000000001>;
P_0x55728db52430 .param/l "stpump" 0 4 68, +C4<00000000000000000000000000000001>;
L_0x55728db19f40 .functor BUFZ 1, v0x55728db73810_0, C4<0>, C4<0>, C4<0>;
L_0x55728db19e20 .functor BUFZ 1, v0x55728db73050_0, C4<0>, C4<0>, C4<0>;
L_0x55728db19690 .functor BUFZ 1, v0x55728db71df0_0, C4<0>, C4<0>, C4<0>;
v0x55728db233c0_0 .net "bl", 0 0, v0x55728db74150_0;  1 drivers
v0x55728db711b0_0 .var "block", 0 0;
v0x55728db71270_0 .var "block_off", 15 0;
v0x55728db71360_0 .var "cblock_delay", 31 0;
v0x55728db71440_0 .var "cblock_on", 31 0;
v0x55728db71570_0 .var "ccount", 7 0;
v0x55728db71650_0 .var "cdelay", 31 0;
v0x55728db71730_0 .net "clk", 0 0, v0x55728db752b0_0;  alias, 1 drivers
v0x55728db717f0_0 .net "clk_pll", 0 0, v0x55728db753a0_0;  alias, 1 drivers
v0x55728db718b0_0 .var "counter", 31 0;
v0x55728db71990_0 .net "cp", 7 0, v0x55728db743c0_0;  1 drivers
v0x55728db71a70_0 .var "cpmg", 7 0;
v0x55728db71b50_0 .var "cpulse", 31 0;
v0x55728db71c30_0 .net "del", 15 0, v0x55728db74490_0;  1 drivers
v0x55728db71d10_0 .var "delay", 15 0;
v0x55728db71df0_0 .var "inh", 0 0;
v0x55728db71eb0_0 .net "inhib", 0 0, L_0x55728db19690;  alias, 1 drivers
v0x55728db71f70_0 .net "nut", 0 0, v0x55728db74700_0;  1 drivers
v0x55728db72030_0 .net "nut_d", 15 0, v0x55728db74560_0;  1 drivers
v0x55728db72110_0 .var "nut_pulse", 0 0;
v0x55728db721d0_0 .net "nut_w", 7 0, v0x55728db74630_0;  1 drivers
v0x55728db722b0_0 .var "nutation", 0 0;
v0x55728db72370_0 .var "nutation_pulse", 0 0;
v0x55728db72430_0 .var "nutation_pulse_delay", 15 0;
v0x55728db72510_0 .var "nutation_pulse_start", 23 0;
v0x55728db725f0_0 .var "nutation_pulse_stop", 23 0;
v0x55728db726d0_0 .var "nutation_pulse_width", 7 0;
v0x55728db727b0_0 .net "p1wid", 15 0, v0x55728db747d0_0;  1 drivers
v0x55728db72890_0 .var "p1width", 15 0;
v0x55728db72970_0 .var "p2start", 15 0;
v0x55728db72a50_0 .net "p2wid", 15 0, v0x55728db748a0_0;  1 drivers
v0x55728db72b30_0 .var "p2width", 15 0;
v0x55728db72c10_0 .net "p_bl", 7 0, v0x55728db74a40_0;  1 drivers
v0x55728db72cf0_0 .net "p_bl_off", 15 0, v0x55728db74b10_0;  1 drivers
v0x55728db72dd0_0 .net "per", 23 0, v0x55728db74970_0;  1 drivers
v0x55728db72eb0_0 .var "period", 23 0;
v0x55728db72f90_0 .net "pu", 0 0, v0x55728db74be0_0;  1 drivers
v0x55728db73050_0 .var "pulse", 0 0;
v0x55728db73110_0 .var "pulse_block", 7 0;
v0x55728db731f0_0 .var "pulse_block_off", 15 0;
v0x55728db732d0_0 .net "pulse_on", 0 0, L_0x55728db19e20;  alias, 1 drivers
v0x55728db73390_0 .var "pulses", 0 0;
v0x55728db73450_0 .var "pump", 0 0;
v0x55728db73510_0 .var "rec", 0 0;
v0x55728db735d0_0 .net "reset", 0 0, v0x55728db75490_0;  alias, 1 drivers
v0x55728db73690_0 .var "rx_done", 0 0;
v0x55728db73750_0 .net "rxd", 0 0, v0x55728db74d80_0;  1 drivers
v0x55728db73810_0 .var "sync", 0 0;
v0x55728db738d0_0 .var "sync_down", 15 0;
v0x55728db739b0_0 .net "sync_on", 0 0, L_0x55728db19f40;  alias, 1 drivers
v0x55728db73a70_0 .var "xfer_bits", 1 0;
E_0x55728db17b30 .event posedge, v0x55728db717f0_0;
E_0x55728db17450 .event posedge, v0x55728db71730_0;
    .scope S_0x55728db52130;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55728db718b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55728db52130;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728db73510_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55728db52130;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728db73450_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55728db52130;
T_3 ;
    %pushi/vec4 65536, 0, 24;
    %store/vec4 v0x55728db72eb0_0, 0, 24;
    %end;
    .thread T_3;
    .scope S_0x55728db52130;
T_4 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x55728db72890_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x55728db52130;
T_5 ;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x55728db71d10_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_0x55728db52130;
T_6 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x55728db72b30_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x55728db52130;
T_7 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x55728db73110_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x55728db52130;
T_8 ;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x55728db731f0_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x55728db52130;
T_9 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x55728db71a70_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x55728db52130;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728db711b0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55728db52130;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728db73690_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x55728db52130;
T_12 ;
    %pushi/vec4 230, 0, 16;
    %store/vec4 v0x55728db72970_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x55728db52130;
T_13 ;
    %pushi/vec4 260, 0, 16;
    %store/vec4 v0x55728db738d0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x55728db52130;
T_14 ;
    %pushi/vec4 410, 0, 16;
    %store/vec4 v0x55728db71270_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x55728db52130;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728db722b0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55728db52130;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728db72370_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55728db52130;
T_17 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x55728db726d0_0, 0, 8;
    %end;
    .thread T_17;
    .scope S_0x55728db52130;
T_18 ;
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x55728db72430_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x55728db52130;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55728db71570_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x55728db52130;
T_20 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55728db73a70_0, 0, 2;
    %end;
    .thread T_20;
    .scope S_0x55728db52130;
T_21 ;
    %wait E_0x55728db17450;
    %load/vec4 v0x55728db73a70_0;
    %load/vec4 v0x55728db73750_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 2;
    %assign/vec4 v0x55728db73a70_0, 0;
    %assign/vec4 v0x55728db73690_0, 0;
    %load/vec4 v0x55728db73690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55728db72f90_0;
    %assign/vec4 v0x55728db73450_0, 0;
    %load/vec4 v0x55728db72dd0_0;
    %assign/vec4 v0x55728db72eb0_0, 0;
    %load/vec4 v0x55728db727b0_0;
    %assign/vec4 v0x55728db72890_0, 0;
    %load/vec4 v0x55728db72a50_0;
    %assign/vec4 v0x55728db72b30_0, 0;
    %load/vec4 v0x55728db71c30_0;
    %assign/vec4 v0x55728db71d10_0, 0;
    %load/vec4 v0x55728db72030_0;
    %assign/vec4 v0x55728db72430_0, 0;
    %load/vec4 v0x55728db721d0_0;
    %assign/vec4 v0x55728db726d0_0, 0;
    %load/vec4 v0x55728db71f70_0;
    %assign/vec4 v0x55728db722b0_0, 0;
    %load/vec4 v0x55728db72c10_0;
    %assign/vec4 v0x55728db73110_0, 0;
    %load/vec4 v0x55728db72cf0_0;
    %assign/vec4 v0x55728db731f0_0, 0;
    %load/vec4 v0x55728db71990_0;
    %assign/vec4 v0x55728db71a70_0, 0;
    %load/vec4 v0x55728db233c0_0;
    %assign/vec4 v0x55728db711b0_0, 0;
T_21.0 ;
    %load/vec4 v0x55728db72890_0;
    %load/vec4 v0x55728db71d10_0;
    %add;
    %assign/vec4 v0x55728db72970_0, 0;
    %load/vec4 v0x55728db72890_0;
    %load/vec4 v0x55728db71d10_0;
    %add;
    %load/vec4 v0x55728db72b30_0;
    %add;
    %assign/vec4 v0x55728db738d0_0, 0;
    %load/vec4 v0x55728db72890_0;
    %load/vec4 v0x55728db71d10_0;
    %add;
    %load/vec4 v0x55728db72b30_0;
    %add;
    %load/vec4 v0x55728db71d10_0;
    %add;
    %load/vec4 v0x55728db73110_0;
    %pad/u 16;
    %sub;
    %assign/vec4 v0x55728db71270_0, 0;
    %load/vec4 v0x55728db735d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55728db718b0_0, 0;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55728db52130;
T_22 ;
    %wait E_0x55728db17b30;
    %load/vec4 v0x55728db735d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x55728db722b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x55728db72dd0_0;
    %load/vec4 v0x55728db72430_0;
    %pad/u 24;
    %sub;
    %load/vec4 v0x55728db726d0_0;
    %pad/u 24;
    %sub;
    %assign/vec4 v0x55728db72510_0, 0;
    %load/vec4 v0x55728db72dd0_0;
    %load/vec4 v0x55728db72430_0;
    %pad/u 24;
    %sub;
    %assign/vec4 v0x55728db725f0_0, 0;
    %load/vec4 v0x55728db718b0_0;
    %load/vec4 v0x55728db72510_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %load/vec4 v0x55728db718b0_0;
    %load/vec4 v0x55728db725f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_22.6, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.7, 9;
T_22.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.7, 9;
 ; End of false expr.
    %blend;
T_22.7;
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %pad/s 1;
    %assign/vec4 v0x55728db72110_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55728db72110_0, 0;
T_22.3 ;
    %load/vec4 v0x55728db71a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %load/vec4 v0x55728db718b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %load/vec4 v0x55728db72890_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %load/vec4 v0x55728db71650_0;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %load/vec4 v0x55728db71b50_0;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %load/vec4 v0x55728db71360_0;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %load/vec4 v0x55728db71440_0;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %jmp T_22.18;
T_22.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55728db73810_0, 0;
    %load/vec4 v0x55728db73450_0;
    %assign/vec4 v0x55728db73390_0, 0;
    %load/vec4 v0x55728db711b0_0;
    %assign/vec4 v0x55728db71df0_0, 0;
    %load/vec4 v0x55728db72890_0;
    %pad/u 32;
    %load/vec4 v0x55728db71d10_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55728db71650_0, 0;
    %load/vec4 v0x55728db72890_0;
    %pad/u 32;
    %load/vec4 v0x55728db71d10_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55728db72b30_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55728db71b50_0, 0;
    %load/vec4 v0x55728db72890_0;
    %pad/u 32;
    %load/vec4 v0x55728db71d10_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55728db72b30_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55728db73110_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55728db71360_0, 0;
    %load/vec4 v0x55728db72890_0;
    %pad/u 32;
    %load/vec4 v0x55728db71d10_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55728db72b30_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55728db73110_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55728db731f0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55728db71440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55728db71570_0, 0;
    %jmp T_22.18;
T_22.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55728db73390_0, 0;
    %jmp T_22.18;
T_22.14 ;
    %load/vec4 v0x55728db71570_0;
    %load/vec4 v0x55728db71a70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.20, 8;
T_22.19 ; End of true expr.
    %load/vec4 v0x55728db73390_0;
    %pad/u 2;
    %jmp/0 T_22.20, 8;
 ; End of false expr.
    %blend;
T_22.20;
    %pad/u 1;
    %assign/vec4 v0x55728db73390_0, 0;
    %jmp T_22.18;
T_22.15 ;
    %load/vec4 v0x55728db71570_0;
    %load/vec4 v0x55728db71a70_0;
    %cmp/u;
    %jmp/0xz  T_22.21, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55728db73390_0, 0;
    %load/vec4 v0x55728db71b50_0;
    %load/vec4 v0x55728db71d10_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55728db71d10_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55728db71650_0, 0;
    %load/vec4 v0x55728db71b50_0;
    %load/vec4 v0x55728db71d10_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55728db71d10_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55728db72b30_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55728db71b50_0, 0;
T_22.21 ;
    %load/vec4 v0x55728db71570_0;
    %load/vec4 v0x55728db71a70_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_22.23, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.24, 8;
T_22.23 ; End of true expr.
    %load/vec4 v0x55728db73810_0;
    %jmp/0 T_22.24, 8;
 ; End of false expr.
    %blend;
T_22.24;
    %assign/vec4 v0x55728db73810_0, 0;
    %jmp T_22.18;
T_22.16 ;
    %load/vec4 v0x55728db71570_0;
    %load/vec4 v0x55728db71a70_0;
    %cmp/u;
    %jmp/0xz  T_22.25, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55728db71df0_0, 0;
T_22.25 ;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x55728db71570_0;
    %load/vec4 v0x55728db71a70_0;
    %cmp/u;
    %jmp/0xz  T_22.27, 5;
    %load/vec4 v0x55728db711b0_0;
    %assign/vec4 v0x55728db71df0_0, 0;
    %load/vec4 v0x55728db71b50_0;
    %load/vec4 v0x55728db73110_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55728db71360_0, 0;
    %load/vec4 v0x55728db71b50_0;
    %load/vec4 v0x55728db73110_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55728db731f0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55728db71440_0, 0;
    %load/vec4 v0x55728db71570_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55728db71570_0, 0;
T_22.27 ;
    %jmp T_22.18;
T_22.18 ;
    %pop/vec4 1;
    %jmp T_22.11;
T_22.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55728db73050_0, 0;
    %jmp T_22.11;
T_22.9 ;
    %load/vec4 v0x55728db718b0_0;
    %load/vec4 v0x55728db72890_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.29, 8;
    %load/vec4 v0x55728db73450_0;
    %pad/u 2;
    %jmp/1 T_22.30, 8;
T_22.29 ; End of true expr.
    %load/vec4 v0x55728db718b0_0;
    %load/vec4 v0x55728db72970_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_22.31, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.32, 9;
T_22.31 ; End of true expr.
    %load/vec4 v0x55728db718b0_0;
    %load/vec4 v0x55728db738d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_22.33, 10;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.34, 10;
T_22.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.34, 10;
 ; End of false expr.
    %blend;
T_22.34;
    %jmp/0 T_22.32, 9;
 ; End of false expr.
    %blend;
T_22.32;
    %jmp/0 T_22.30, 8;
 ; End of false expr.
    %blend;
T_22.30;
    %pad/u 1;
    %assign/vec4 v0x55728db73390_0, 0;
    %load/vec4 v0x55728db718b0_0;
    %load/vec4 v0x55728db71270_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.35, 8;
    %load/vec4 v0x55728db711b0_0;
    %jmp/1 T_22.36, 8;
T_22.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.36, 8;
 ; End of false expr.
    %blend;
T_22.36;
    %assign/vec4 v0x55728db71df0_0, 0;
    %load/vec4 v0x55728db718b0_0;
    %load/vec4 v0x55728db738d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.38, 8;
T_22.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.38, 8;
 ; End of false expr.
    %blend;
T_22.38;
    %pad/s 1;
    %assign/vec4 v0x55728db73810_0, 0;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
    %load/vec4 v0x55728db718b0_0;
    %load/vec4 v0x55728db72eb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.39, 8;
    %load/vec4 v0x55728db718b0_0;
    %addi 1, 0, 32;
    %jmp/1 T_22.40, 8;
T_22.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.40, 8;
 ; End of false expr.
    %blend;
T_22.40;
    %assign/vec4 v0x55728db718b0_0, 0;
    %load/vec4 v0x55728db73390_0;
    %load/vec4 v0x55728db72110_0;
    %or;
    %assign/vec4 v0x55728db73050_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55728db51b90;
T_23 ;
    %wait E_0x55728db17450;
    %load/vec4 v0x55728db74cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728db74be0_0, 0, 1;
    %pushi/vec4 65536, 0, 24;
    %store/vec4 v0x55728db74970_0, 0, 24;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x55728db747d0_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x55728db74490_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x55728db748a0_0, 0, 16;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x55728db74a40_0, 0, 8;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x55728db74b10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728db74150_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55728db743c0_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x55728db74630_0, 0, 8;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x55728db74560_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728db74700_0, 0, 1;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55728db51a10;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728db75490_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x55728db51a10;
T_25 ;
    %vpi_call 2 36 "$dumpfile", "Sim/pulse_gen_sim_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55728db51b90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728db752b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728db753a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728db75490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55728db75490_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x55728db51a10;
T_26 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55728db75490_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x55728db51a10;
T_27 ;
    %delay 30000000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x55728db51a10;
T_28 ;
    %delay 25, 0;
    %load/vec4 v0x55728db753a0_0;
    %inv;
    %assign/vec4 v0x55728db753a0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55728db51a10;
T_29 ;
    %delay 100, 0;
    %load/vec4 v0x55728db752b0_0;
    %inv;
    %assign/vec4 v0x55728db752b0_0, 0;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Sim/pulse_gen_sim_tb.v";
    "Sim/pulse_gen_sim.v";
    "pulses.v";
