

================================================================
== Vitis HLS Report for 'Loop_realfft_be_rev_real_hi_proc5'
================================================================
* Date:           Fri Oct 15 15:55:02 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020_be
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.803 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_rev_real_hi  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     61|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      16|     96|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln117_fu_82_p2                |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln117_fu_88_p2               |      icmp|   0|  0|  11|           9|          10|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          24|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_reg_71                 |   9|          2|    9|         18|
    |real_spectrum_hi_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  61|         13|   13|         29|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_reg_71                 |  9|   0|    9|          0|
    |icmp_ln117_reg_114       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 16|   0|   16|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|real_spectrum_hi_buf_M_real_V_address0  |  out|    8|   ap_memory|      real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_ce0       |  out|    1|   ap_memory|      real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_q0        |   in|   16|   ap_memory|      real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_imag_V_address0  |  out|    8|   ap_memory|      real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_ce0       |  out|    1|   ap_memory|      real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_q0        |   in|   16|   ap_memory|      real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_din                    |  out|   32|     ap_fifo|                   real_spectrum_hi|       pointer|
|real_spectrum_hi_full_n                 |   in|    1|     ap_fifo|                   real_spectrum_hi|       pointer|
|real_spectrum_hi_write                  |  out|    1|     ap_fifo|                   real_spectrum_hi|       pointer|
+----------------------------------------+-----+-----+------------+-----------------------------------+--------------+

