============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 01:50:32 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 57 feed throughs used by 31 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  7.161379s wall, 7.062500s user + 0.187500s system = 7.250000s CPU (101.2%)

RUN-1004 : used memory is 573 MB, reserved memory is 547 MB, peak memory is 612 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.309297s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (102.6%)

RUN-1004 : used memory is 604 MB, reserved memory is 576 MB, peak memory is 612 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.767910s wall, 1.750000s user + 0.046875s system = 1.796875s CPU (101.6%)

RUN-1004 : used memory is 579 MB, reserved memory is 553 MB, peak memory is 612 MB
GUI-5005 WARNING: Unknown file icon ...
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/syn_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: syntax error near 'endmodule' in RTL/vga_display.v(57)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in RTL/vga_display.v(57)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: syntax error near 'endmodule' in RTL/vga_display.v(57)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in RTL/vga_display.v(57)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: procedural assignment to a non-register 'lcd_data' is not permitted in RTL/vga_display.v(36)
HDL-5007 WARNING: assignment to input 'lcd_data' in RTL/vga_display.v(36)
HDL-8007 ERROR: procedural assignment to a non-register 'lcd_data' is not permitted in RTL/vga_display.v(38)
HDL-5007 WARNING: assignment to input 'lcd_data' in RTL/vga_display.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'lcd_data' is not permitted in RTL/vga_display.v(40)
HDL-5007 WARNING: assignment to input 'lcd_data' in RTL/vga_display.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'lcd_data' is not permitted in RTL/vga_display.v(42)
HDL-5007 WARNING: assignment to input 'lcd_data' in RTL/vga_display.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/vga_display.v(13)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: procedural assignment to a non-register 'display_data' is not permitted in RTL/vga_display.v(36)
HDL-8007 ERROR: procedural assignment to a non-register 'display_data' is not permitted in RTL/vga_display.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'display_data' is not permitted in RTL/vga_display.v(40)
HDL-8007 ERROR: procedural assignment to a non-register 'display_data' is not permitted in RTL/vga_display.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/vga_display.v(13)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: syntax error near '<=' in RTL/vga_display.v(36)
HDL-8007 ERROR: syntax error near ';' in RTL/vga_display.v(36)
HDL-5007 WARNING: empty statement in sequential block in RTL/vga_display.v(35)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/vga_display.v(13)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: syntax error near 'end' in RTL/vga_display.v(48)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in RTL/vga_display.v(48)
HDL-5007 WARNING: 'disp_en' is not declared in RTL/vga_display.v(43)
HDL-8007 ERROR: procedural assignment to a non-register 'lcd_data' is not permitted in RTL/vga_display.v(44)
HDL-5007 WARNING: assignment to input 'lcd_data' in RTL/vga_display.v(44)
HDL-5007 WARNING: 'dina' is not declared in RTL/vga_display.v(44)
HDL-8007 ERROR: procedural assignment to a non-register 'lcd_data' is not permitted in RTL/vga_display.v(46)
HDL-5007 WARNING: assignment to input 'lcd_data' in RTL/vga_display.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/vga_display.v(13)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: syntax error near 'end' in RTL/vga_display.v(48)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in RTL/vga_display.v(48)
HDL-5007 WARNING: 'dina' is not declared in RTL/vga_display.v(44)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/vga_display.v(13)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-5007 WARNING: 'dina' is not declared in RTL/vga_display.v(44)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-8007 ERROR: syntax error near '.' in RTL/test_camera.v(198)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'lcd_en', assumed default net type 'wire' in RTL/test_camera.v(203)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: syntax error near 'input' in RTL/vga_display.v(26)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in RTL/vga_display.v(26)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-5007 WARNING: 'dina' is not declared in RTL/vga_display.v(44)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: procedural assignment to a non-register 'lcd_data' is not permitted in RTL/vga_display.v(46)
HDL-5007 WARNING: assignment to input 'lcd_data' in RTL/vga_display.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/vga_display.v(13)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: procedural assignment to a non-register 'lcd_data' is not permitted in RTL/vga_display.v(46)
HDL-5007 WARNING: assignment to input 'lcd_data' in RTL/vga_display.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/vga_display.v(13)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: procedural assignment to a non-register 'lcd_data' is not permitted in RTL/vga_display.v(47)
HDL-5007 WARNING: assignment to input 'lcd_data' in RTL/vga_display.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/vga_display.v(14)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'lcd_en', assumed default net type 'wire' in RTL/test_camera.v(203)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: syntax error near 'input' in RTL/vga_display.v(28)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in RTL/vga_display.v(28)
HDL-1007 : Verilog file 'RTL/vga_display.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'lcd_en', assumed default net type 'wire' in RTL/test_camera.v(203)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'lcd_en', assumed default net type 'wire' in RTL/test_camera.v(203)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'lcd_en', assumed default net type 'wire' in RTL/test_camera.v(203)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'lcd_en', assumed default net type 'wire' in RTL/test_camera.v(203)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'lcd_en', assumed default net type 'wire' in RTL/test_camera.v(204)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'lcd_en', assumed default net type 'wire' in RTL/test_camera.v(204)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
