Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  4 16:47:58 2024
| Host         : chenhz_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-20  Warning           Non-clocked latch               127         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (387)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (387)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.259       -0.679                      7                14024        0.078        0.000                      0                14024        1.100        0.000                       0                 10378  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           2.439        0.000                      0                   48        0.143        0.000                      0                   48        4.232        0.000                       0                   191  
  clkout2          34.811        0.000                      0                  290        0.078        0.000                      0                  290       19.358        0.000                       0                   161  
  clkout3          41.933        0.000                      0                12721        0.114        0.000                      0                12721       49.232        0.000                       0                 10022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.446        0.000                      0                  254        0.260        0.000                      0                  254  
clkout3       clkout0            -0.259       -0.679                      7                  714        0.779        0.000                      0                  714  
clkout0       clkout2             6.232        0.000                      0                   12        0.115        0.000                      0                   12  
clkout3       clkout2            16.356        0.000                      0                  128        0.132        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 95.858        0.000                      0                   32        0.996        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_18_20/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.281ns  (logic 0.887ns (38.880%)  route 1.394ns (61.120%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns = ( 3.028 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.622     3.028    vga/MEMBUF_reg_0_63_18_20/WCLK
    SLICE_X46Y86         RAMD64E                                      r  vga/MEMBUF_reg_0_63_18_20/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.728 r  vga/MEMBUF_reg_0_63_18_20/RAMC/O
                         net (fo=1, routed)           0.746     4.474    vga/MEMBUF_reg_0_63_18_20_n_3
    SLICE_X47Y93         LUT3 (Prop_lut3_I2_O)        0.051     4.525 r  vga/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=1, routed)           0.371     4.897    vga/U12/MEMDATA[19]
    SLICE_X51Y93         LUT5 (Prop_lut5_I4_O)        0.136     5.033 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.277     5.309    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.599     7.926    
                         clock uncertainty           -0.066     7.860    
    SLICE_X50Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.749    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_3_5/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.187ns  (logic 0.786ns (35.941%)  route 1.401ns (64.059%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns = ( 2.969 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.563     2.969    vga/MEMBUF_reg_128_191_3_5/WCLK
    SLICE_X52Y87         RAMD64E                                      r  vga/MEMBUF_reg_128_191_3_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.669 r  vga/MEMBUF_reg_128_191_3_5/RAMC/O
                         net (fo=1, routed)           0.613     4.282    vga/MEMBUF_reg_128_191_3_5_n_3
    SLICE_X55Y86         LUT3 (Prop_lut3_I0_O)        0.043     4.325 r  vga/data_buf_reg_0_3_0_5_i_22/O
                         net (fo=1, routed)           0.433     4.757    vga/U12/MEMDATA[5]
    SLICE_X55Y85         LUT5 (Prop_lut5_I4_O)        0.043     4.800 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.356     5.156    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X54Y87         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.427     8.521    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X54Y87         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.599     7.923    
                         clock uncertainty           -0.066     7.857    
    SLICE_X54Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.710    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_24_26/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.123ns  (logic 0.881ns (41.497%)  route 1.242ns (58.503%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 3.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.626     3.032    vga/MEMBUF_reg_128_191_24_26/WCLK
    SLICE_X46Y93         RAMD64E                                      r  vga/MEMBUF_reg_128_191_24_26/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.732 r  vga/MEMBUF_reg_128_191_24_26/RAMC/O
                         net (fo=1, routed)           0.770     4.502    vga/MEMBUF_reg_128_191_24_26_n_3
    SLICE_X52Y93         LUT3 (Prop_lut3_I0_O)        0.047     4.549 r  vga/data_buf_reg_0_3_24_29_i_18/O
                         net (fo=1, routed)           0.181     4.730    vga/U12/MEMDATA[25]
    SLICE_X53Y94         LUT5 (Prop_lut5_I4_O)        0.134     4.864 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.291     5.155    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.599     7.926    
                         clock uncertainty           -0.066     7.860    
    SLICE_X50Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.749    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_6_8/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.217ns  (logic 0.883ns (39.832%)  route 1.334ns (60.168%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.034ns = ( 2.966 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.560     2.966    vga/MEMBUF_reg_0_63_6_8/WCLK
    SLICE_X52Y85         RAMD64E                                      r  vga/MEMBUF_reg_0_63_6_8/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.662 r  vga/MEMBUF_reg_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.532     4.194    vga/MEMBUF_reg_0_63_6_8_n_1
    SLICE_X55Y86         LUT3 (Prop_lut3_I2_O)        0.051     4.245 r  vga/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.426     4.670    vga/U12/MEMDATA[6]
    SLICE_X53Y84         LUT5 (Prop_lut5_I4_O)        0.136     4.806 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.376     5.183    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X52Y88         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.428     8.522    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y88         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.579     7.944    
                         clock uncertainty           -0.066     7.878    
    SLICE_X52Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.782    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_21_23/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.063ns  (logic 0.786ns (38.096%)  route 1.277ns (61.904%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.967ns = ( 3.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.627     3.033    vga/MEMBUF_reg_0_63_21_23/WCLK
    SLICE_X46Y94         RAMD64E                                      r  vga/MEMBUF_reg_0_63_21_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.733 r  vga/MEMBUF_reg_0_63_21_23/RAMC/O
                         net (fo=1, routed)           0.345     4.078    vga/MEMBUF_reg_0_63_21_23_n_3
    SLICE_X47Y94         LUT3 (Prop_lut3_I2_O)        0.043     4.121 r  vga/data_buf_reg_0_3_18_23_i_20/O
                         net (fo=1, routed)           0.554     4.675    vga/U12/MEMDATA[22]
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.043     4.718 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.378     5.096    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.599     7.926    
                         clock uncertainty           -0.066     7.860    
    SLICE_X50Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.713    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_30_31/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.025ns  (logic 0.782ns (38.623%)  route 1.243ns (61.377%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.969ns = ( 3.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.625     3.031    vga/MEMBUF_reg_0_63_30_31/WCLK
    SLICE_X46Y91         RAMD64E                                      r  vga/MEMBUF_reg_0_63_30_31/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.727 r  vga/MEMBUF_reg_0_63_30_31/RAMA/O
                         net (fo=1, routed)           0.266     3.993    vga/MEMBUF_reg_0_63_30_31_n_1
    SLICE_X47Y91         LUT3 (Prop_lut3_I2_O)        0.043     4.036 r  vga/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.693     4.729    vga/U12/MEMDATA[29]
    SLICE_X55Y92         LUT5 (Prop_lut5_I4_O)        0.043     4.772 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.284     5.055    vga/data_buf_reg_0_3_30_31/D
    SLICE_X54Y91         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.429     8.523    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X54Y91         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism             -0.599     7.925    
                         clock uncertainty           -0.066     7.859    
    SLICE_X54Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.712    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_18_20/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.023ns  (logic 0.893ns (44.139%)  route 1.130ns (55.861%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.970ns = ( 3.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.624     3.030    vga/MEMBUF_reg_128_191_18_20/WCLK
    SLICE_X46Y89         RAMD64E                                      r  vga/MEMBUF_reg_128_191_18_20/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.736 r  vga/MEMBUF_reg_128_191_18_20/RAMB/O
                         net (fo=1, routed)           0.429     4.165    vga/MEMBUF_reg_128_191_18_20_n_2
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.051     4.216 r  vga/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.512     4.727    vga/U12/MEMDATA[18]
    SLICE_X51Y91         LUT5 (Prop_lut5_I4_O)        0.136     4.863 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.190     5.053    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.599     7.926    
                         clock uncertainty           -0.066     7.860    
    SLICE_X50Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.720    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_15_17/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.020ns  (logic 0.782ns (38.709%)  route 1.238ns (61.291%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns = ( 3.029 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.623     3.029    vga/MEMBUF_reg_128_191_15_17/WCLK
    SLICE_X46Y88         RAMD64E                                      r  vga/MEMBUF_reg_128_191_15_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.725 r  vga/MEMBUF_reg_128_191_15_17/RAMA/O
                         net (fo=1, routed)           0.261     3.986    vga/MEMBUF_reg_128_191_15_17_n_1
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.043     4.029 r  vga/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=1, routed)           0.704     4.732    vga/U12/MEMDATA[14]
    SLICE_X53Y91         LUT5 (Prop_lut5_I4_O)        0.043     4.775 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.274     5.049    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X52Y90         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y90         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.599     7.926    
                         clock uncertainty           -0.066     7.860    
    SLICE_X52Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.725    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_6_8/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.064ns  (logic 0.888ns (43.019%)  route 1.176ns (56.981%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.035ns = ( 2.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.559     2.965    vga/MEMBUF_reg_128_191_6_8/WCLK
    SLICE_X54Y85         RAMD64E                                      r  vga/MEMBUF_reg_128_191_6_8/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.671 r  vga/MEMBUF_reg_128_191_6_8/RAMB/O
                         net (fo=1, routed)           0.449     4.119    vga/MEMBUF_reg_128_191_6_8_n_2
    SLICE_X53Y85         LUT3 (Prop_lut3_I0_O)        0.050     4.169 r  vga/data_buf_reg_0_3_6_11_i_9/O
                         net (fo=1, routed)           0.353     4.522    vga/U12/MEMDATA[7]
    SLICE_X54Y86         LUT5 (Prop_lut5_I4_O)        0.132     4.654 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.375     5.029    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X52Y88         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.428     8.522    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y88         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.599     7.924    
                         clock uncertainty           -0.066     7.858    
    SLICE_X52Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.718    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_24_26/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.992ns  (logic 0.897ns (45.034%)  route 1.095ns (54.966%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 3.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.626     3.032    vga/MEMBUF_reg_128_191_24_26/WCLK
    SLICE_X46Y93         RAMD64E                                      r  vga/MEMBUF_reg_128_191_24_26/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.738 r  vga/MEMBUF_reg_128_191_24_26/RAMB/O
                         net (fo=1, routed)           0.349     4.087    vga/MEMBUF_reg_128_191_24_26_n_2
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.054     4.141 r  vga/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=1, routed)           0.460     4.601    vga/U12/MEMDATA[24]
    SLICE_X51Y95         LUT5 (Prop_lut5_I4_O)        0.137     4.738 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.285     5.024    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.599     7.926    
                         clock uncertainty           -0.066     7.860    
    SLICE_X50Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.720    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  2.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.100ns (25.741%)  route 0.288ns (74.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.677    -0.516    vga/CLK_OUT1
    SLICE_X31Y72         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.288    -0.127    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.948    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.453    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.270    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.100ns (25.640%)  route 0.290ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.679    -0.514    vga/CLK_OUT1
    SLICE_X31Y70         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.414 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.290    -0.124    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.948    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.453    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.270    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.100ns (24.738%)  route 0.304ns (75.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.679    -0.514    vga/CLK_OUT1
    SLICE_X31Y70         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.414 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.304    -0.109    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.948    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.453    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.270    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.406%)  route 0.310ns (75.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.678    -0.515    vga/CLK_OUT1
    SLICE_X32Y70         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.310    -0.105    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.948    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.453    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.270    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.100ns (23.977%)  route 0.317ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.679    -0.514    vga/CLK_OUT1
    SLICE_X30Y70         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.414 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.317    -0.096    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.948    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.453    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.270    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.100ns (22.778%)  route 0.339ns (77.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.678    -0.515    vga/CLK_OUT1
    SLICE_X32Y70         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.339    -0.076    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.948    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.453    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.270    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.100ns (22.237%)  route 0.350ns (77.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.674    -0.519    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.350    -0.069    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.948    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.453    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.270    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 vga/strdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.184ns (30.561%)  route 0.418ns (69.439%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.673    -0.520    vga/CLK_OUT1
    SLICE_X37Y77         FDRE                                         r  vga/strdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.100    -0.420 r  vga/strdata_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.332    vga/U12/strdata[15]
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.028    -0.304 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.102    -0.202    vga/U12/ascii_code[1]_i_5_n_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I2_O)        0.028    -0.174 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.229     0.055    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.028     0.083 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.083    vga/U12_n_116
    SLICE_X31Y70         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.918    -0.540    vga/CLK_OUT1
    SLICE_X31Y70         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.058    -0.483    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.060    -0.423    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 vga/strdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.184ns (30.620%)  route 0.417ns (69.380%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.673    -0.520    vga/CLK_OUT1
    SLICE_X39Y77         FDRE                                         r  vga/strdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.100    -0.420 r  vga/strdata_reg[18]/Q
                         net (fo=1, routed)           0.133    -0.286    vga/U12/strdata[16]
    SLICE_X36Y76         LUT6 (Prop_lut6_I1_O)        0.028    -0.258 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.125    -0.134    vga/U12/ascii_code[2]_i_5_n_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I2_O)        0.028    -0.106 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.159     0.053    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X35Y75         LUT5 (Prop_lut5_I0_O)        0.028     0.081 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.081    vga/U12_n_115
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.911    -0.547    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.058    -0.490    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.060    -0.430    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 vga/strdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.184ns (26.127%)  route 0.520ns (73.873%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X33Y76         FDRE                                         r  vga/strdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/strdata_reg[27]/Q
                         net (fo=1, routed)           0.181    -0.236    vga/U12/strdata[24]
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.028    -0.208 r  vga/U12/ascii_code[3]_i_8/O
                         net (fo=1, routed)           0.101    -0.107    vga/U12/ascii_code[3]_i_8_n_1
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.028    -0.079 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.238     0.159    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.028     0.187 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.187    vga/U12_n_114
    SLICE_X31Y70         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.918    -0.540    vga/CLK_OUT1
    SLICE_X31Y70         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.058    -0.483    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.061    -0.422    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.608    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y28     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y77     vga/strdata_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X33Y76     vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y76     vga/strdata_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X30Y76     vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X40Y77     vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X36Y77     vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y75     vga/strdata_reg[43]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y85     vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y85     vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y87     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y85     vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X50Y85     vga/MEMBUF_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.811ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.737ns (14.846%)  route 4.227ns (85.154%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.657     0.324    vga/U12/col_addr__0[7]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.137     0.461 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.238     0.699    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.043     0.742 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.535     1.277    vga/U12/p_42_in
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.043     1.320 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.191     1.510    vga/U12/dout643_out
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.043     1.553 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.697     2.251    vga/U12/dout1
    SLICE_X24Y70         LUT5 (Prop_lut5_I4_O)        0.049     2.300 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.693     2.993    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.101    37.804    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.804    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                 34.811    

Slack (MET) :             34.827ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.737ns (14.893%)  route 4.212ns (85.107%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.657     0.324    vga/U12/col_addr__0[7]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.137     0.461 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.238     0.699    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.043     0.742 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.535     1.277    vga/U12/p_42_in
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.043     1.320 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.191     1.510    vga/U12/dout643_out
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.043     1.553 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.697     2.251    vga/U12/dout1
    SLICE_X24Y70         LUT5 (Prop_lut5_I4_O)        0.049     2.300 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.678     2.978    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.101    37.804    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.804    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 34.827    

Slack (MET) :             35.320ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.737ns (16.591%)  route 3.705ns (83.409%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.657     0.324    vga/U12/col_addr__0[7]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.137     0.461 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.238     0.699    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.043     0.742 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.535     1.277    vga/U12/p_42_in
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.043     1.320 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.191     1.510    vga/U12/dout643_out
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.043     1.553 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.536     2.090    vga/U12/dout1
    SLICE_X24Y71         LUT2 (Prop_lut2_I0_O)        0.049     2.139 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.332     2.471    vga/U12/R[3]_i_1_n_1
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.489    38.583    vga/U12/CLK_OUT3
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.985    
                         clock uncertainty           -0.081    37.903    
    SLICE_X24Y71         FDRE (Setup_fdre_C_D)       -0.112    37.791    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.791    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                 35.320    

Slack (MET) :             35.432ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.737ns (17.019%)  route 3.593ns (82.981%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.657     0.324    vga/U12/col_addr__0[7]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.137     0.461 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.238     0.699    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.043     0.742 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.535     1.277    vga/U12/p_42_in
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.043     1.320 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.191     1.510    vga/U12/dout643_out
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.043     1.553 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.536     2.090    vga/U12/dout1
    SLICE_X24Y71         LUT2 (Prop_lut2_I0_O)        0.049     2.139 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220     2.359    vga/U12/R[3]_i_1_n_1
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.489    38.583    vga/U12/CLK_OUT3
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    37.985    
                         clock uncertainty           -0.081    37.903    
    SLICE_X24Y71         FDRE (Setup_fdre_C_D)       -0.112    37.791    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.791    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                 35.432    

Slack (MET) :             35.496ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.363ns (8.441%)  route 3.937ns (91.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X25Y72         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y72         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          0.978    -0.770    vga/U12/PRow[3]
    SLICE_X26Y74         LUT5 (Prop_lut5_I0_O)        0.043    -0.727 r  vga/U12/G[3]_i_6/O
                         net (fo=1, routed)           0.389    -0.338    vga/U12/G[3]_i_6_n_1
    SLICE_X26Y74         LUT6 (Prop_lut6_I4_O)        0.043    -0.295 f  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          1.782     1.487    vga/U12/G[3]_i_3_n_1
    SLICE_X24Y70         LUT4 (Prop_lut4_I2_O)        0.054     1.541 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.788     2.329    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.576    38.010    
                         clock uncertainty           -0.081    37.928    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.103    37.825    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -2.329    
  -------------------------------------------------------------------
                         slack                                 35.496    

Slack (MET) :             35.616ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.363ns (8.683%)  route 3.818ns (91.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X25Y72         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y72         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          0.978    -0.770    vga/U12/PRow[3]
    SLICE_X26Y74         LUT5 (Prop_lut5_I0_O)        0.043    -0.727 r  vga/U12/G[3]_i_6/O
                         net (fo=1, routed)           0.389    -0.338    vga/U12/G[3]_i_6_n_1
    SLICE_X26Y74         LUT6 (Prop_lut6_I4_O)        0.043    -0.295 f  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          1.782     1.487    vga/U12/G[3]_i_3_n_1
    SLICE_X24Y70         LUT4 (Prop_lut4_I2_O)        0.054     1.541 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.669     2.210    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.576    38.010    
                         clock uncertainty           -0.081    37.928    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.103    37.825    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.825    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                 35.616    

Slack (MET) :             35.646ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.731ns (17.140%)  route 3.534ns (82.860%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.657     0.324    vga/U12/col_addr__0[7]
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.137     0.461 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.238     0.699    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.043     0.742 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.535     1.277    vga/U12/p_42_in
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.043     1.320 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.191     1.510    vga/U12/dout643_out
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.043     1.553 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.697     2.251    vga/U12/dout1
    SLICE_X24Y70         LUT5 (Prop_lut5_I4_O)        0.043     2.294 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000     2.294    vga/U12/B[2]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)        0.034    37.939    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.939    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                 35.646    

Slack (MET) :             35.952ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.352ns (8.993%)  route 3.562ns (91.007%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X25Y72         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y72         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          0.978    -0.770    vga/U12/PRow[3]
    SLICE_X26Y74         LUT5 (Prop_lut5_I0_O)        0.043    -0.727 r  vga/U12/G[3]_i_6/O
                         net (fo=1, routed)           0.389    -0.338    vga/U12/G[3]_i_6_n_1
    SLICE_X26Y74         LUT6 (Prop_lut6_I4_O)        0.043    -0.295 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          1.572     1.277    vga/U12/G[3]_i_3_n_1
    SLICE_X24Y71         LUT4 (Prop_lut4_I3_O)        0.043     1.320 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.623     1.943    vga/U12/B[1]_i_1_n_1
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.489    38.583    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.576    38.008    
                         clock uncertainty           -0.081    37.926    
    SLICE_X25Y71         FDRE (Setup_fdre_C_D)       -0.031    37.895    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.895    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 35.952    

Slack (MET) :             36.072ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.352ns (9.254%)  route 3.452ns (90.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X25Y72         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y72         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          0.978    -0.770    vga/U12/PRow[3]
    SLICE_X26Y74         LUT5 (Prop_lut5_I0_O)        0.043    -0.727 r  vga/U12/G[3]_i_6/O
                         net (fo=1, routed)           0.389    -0.338    vga/U12/G[3]_i_6_n_1
    SLICE_X26Y74         LUT6 (Prop_lut6_I4_O)        0.043    -0.295 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          1.572     1.277    vga/U12/G[3]_i_3_n_1
    SLICE_X24Y71         LUT4 (Prop_lut4_I3_O)        0.043     1.320 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.513     1.833    vga/U12/B[1]_i_1_n_1
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.489    38.583    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.576    38.008    
                         clock uncertainty           -0.081    37.926    
    SLICE_X25Y71         FDRE (Setup_fdre_C_D)       -0.022    37.904    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.904    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 36.072    

Slack (MET) :             36.431ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.352ns (10.054%)  route 3.149ns (89.946%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X25Y72         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y72         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          0.978    -0.770    vga/U12/PRow[3]
    SLICE_X26Y74         LUT5 (Prop_lut5_I0_O)        0.043    -0.727 r  vga/U12/G[3]_i_6/O
                         net (fo=1, routed)           0.389    -0.338    vga/U12/G[3]_i_6_n_1
    SLICE_X26Y74         LUT6 (Prop_lut6_I4_O)        0.043    -0.295 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          1.782     1.487    vga/U12/G[3]_i_3_n_1
    SLICE_X24Y70         LUT4 (Prop_lut4_I1_O)        0.043     1.530 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     1.530    vga/U12/B[3]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.576    38.010    
                         clock uncertainty           -0.081    37.928    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)        0.033    37.961    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.961    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                 36.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.054    -0.329    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.463    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.407    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.264ns (65.472%)  route 0.139ns (34.528%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.539    -0.654    BTN_SCAN/CLK_OUT3
    SLICE_X78Y199        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.536 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.397    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X78Y199        LUT2 (Prop_lut2_I0_O)        0.028    -0.369 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.369    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.292 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.291    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.250 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.250    BTN_SCAN/clk_count_reg[12]_i_1_n_8
    SLICE_X78Y200        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.730    -0.728    BTN_SCAN/CLK_OUT3
    SLICE_X78Y200        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.266    -0.463    
    SLICE_X78Y200        FDRE (Hold_fdre_C_D)         0.092    -0.371    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  DISPLAY/P2S_LED/buff_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.308    DISPLAY/P2S_LED/buff[6]
    SLICE_X14Y86         LUT6 (Prop_lut6_I0_O)        0.028    -0.280 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    DISPLAY/P2S_LED/buff[7]_i_1_n_1
    SLICE_X14Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.931    -0.527    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X14Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
                         clock pessimism              0.039    -0.489    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.087    -0.402    DISPLAY/P2S_LED/buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.276ns (66.470%)  route 0.139ns (33.530%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.539    -0.654    BTN_SCAN/CLK_OUT3
    SLICE_X78Y199        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.536 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.397    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X78Y199        LUT2 (Prop_lut2_I0_O)        0.028    -0.369 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.369    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.292 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.291    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.238 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.238    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X78Y200        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.730    -0.728    BTN_SCAN/CLK_OUT3
    SLICE_X78Y200        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.266    -0.463    
    SLICE_X78Y200        FDRE (Hold_fdre_C_D)         0.092    -0.371    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.449%)  route 0.147ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.100    -0.374 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.147    -0.226    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.461    
    SLICE_X2Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.359    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.879%)  route 0.076ns (37.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.718    -0.475    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  DISPLAY/P2S_SEG/data_count_reg[4]/Q
                         net (fo=3, routed)           0.076    -0.299    DISPLAY/P2S_SEG/sel0[4]
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.028    -0.271 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.271    DISPLAY/P2S_SEG/data_count[5]_i_2_n_1
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.039    -0.464    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.060    -0.404    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.283ns (67.026%)  route 0.139ns (32.974%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.539    -0.654    BTN_SCAN/CLK_OUT3
    SLICE_X78Y199        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.536 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.397    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X78Y199        LUT2 (Prop_lut2_I0_O)        0.028    -0.369 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.369    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.292 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.291    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.231 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.231    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X78Y200        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.730    -0.728    BTN_SCAN/CLK_OUT3
    SLICE_X78Y200        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.266    -0.463    
    SLICE_X78Y200        FDRE (Hold_fdre_C_D)         0.092    -0.371    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.285ns (67.182%)  route 0.139ns (32.818%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.539    -0.654    BTN_SCAN/CLK_OUT3
    SLICE_X78Y199        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.536 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.397    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X78Y199        LUT2 (Prop_lut2_I0_O)        0.028    -0.369 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.369    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.292 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.291    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.264 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.264    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X78Y201        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.035    -0.229 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.229    BTN_SCAN/clk_count_reg[16]_i_1_n_3
    SLICE_X78Y201        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.730    -0.728    BTN_SCAN/CLK_OUT3
    SLICE_X78Y201        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.266    -0.463    
    SLICE_X78Y201        FDRE (Hold_fdre_C_D)         0.091    -0.372    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.290ns (67.564%)  route 0.139ns (32.436%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.539    -0.654    BTN_SCAN/CLK_OUT3
    SLICE_X78Y199        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.536 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.397    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X78Y199        LUT2 (Prop_lut2_I0_O)        0.028    -0.369 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.369    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.292 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.291    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.224 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.224    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X78Y200        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.730    -0.728    BTN_SCAN/CLK_OUT3
    SLICE_X78Y200        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.266    -0.463    
    SLICE_X78Y200        FDRE (Hold_fdre_C_D)         0.092    -0.371    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.291ns (67.639%)  route 0.139ns (32.361%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.539    -0.654    BTN_SCAN/CLK_OUT3
    SLICE_X78Y199        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118    -0.536 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.397    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X78Y199        LUT2 (Prop_lut2_I0_O)        0.028    -0.369 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.369    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.292 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.291    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.264 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.264    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X78Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.223 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.223    BTN_SCAN/clk_count_reg[16]_i_1_n_8
    SLICE_X78Y201        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.730    -0.728    BTN_SCAN/CLK_OUT3
    SLICE_X78Y201        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.266    -0.463    
    SLICE_X78Y201        FDRE (Hold_fdre_C_D)         0.092    -0.371    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y88      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y89      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X5Y80      DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y81      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y81      DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       41.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.933ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][12]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.582ns  (logic 1.259ns (16.605%)  route 6.323ns (83.395%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.216ns = ( 100.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.068ns = ( 49.932 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.618    49.932    core/register/debug_clk
    SLICE_X46Y83         FDRE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.263    50.195 r  core/register/register_reg[31][12]/Q
                         net (fo=2, routed)           0.744    50.939    core/register/register_reg[31]_30[12]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.043    50.982 r  core/register/A_EX[12]_i_9/O
                         net (fo=1, routed)           0.000    50.982    core/register/A_EX[12]_i_9_n_1
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.108    51.090 r  core/register/A_EX_reg[12]_i_4/O
                         net (fo=1, routed)           0.461    51.551    core/register/A_EX_reg[12]_i_4_n_1
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.124    51.675 r  core/register/A_EX[12]_i_3/O
                         net (fo=2, routed)           0.850    52.525    core/hazard_unit/rs1_data_reg[12]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.043    52.568 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.241    52.809    core/hazard_unit/A_EX[12]_i_2_n_1
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.043    52.852 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           0.572    53.424    core/hazard_unit/dout_reg[30][12]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.043    53.467 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.467    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.726 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.726    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.836 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.322    54.158    core/reg_IF_ID/CO[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.129    54.287 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.387    54.674    core/ctrl/IR_ID_reg[0]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.043    54.717 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.509    56.226    core/CMU/Branch_ctrl
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.051    56.277 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.237    57.514    core/reg_IF_ID/E[0]
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.430   100.216    core/reg_IF_ID/debug_clk
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
                         clock pessimism             -0.382    99.834    
                         clock uncertainty           -0.095    99.739    
    SLICE_X59Y93         FDRE (Setup_fdre_C_CE)      -0.292    99.447    core/reg_IF_ID/PCurrent_ID_reg[25]
  -------------------------------------------------------------------
                         required time                         99.447    
                         arrival time                         -57.514    
  -------------------------------------------------------------------
                         slack                                 41.933    

Slack (MET) :             41.933ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][12]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.582ns  (logic 1.259ns (16.605%)  route 6.323ns (83.395%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.216ns = ( 100.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.068ns = ( 49.932 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.618    49.932    core/register/debug_clk
    SLICE_X46Y83         FDRE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.263    50.195 r  core/register/register_reg[31][12]/Q
                         net (fo=2, routed)           0.744    50.939    core/register/register_reg[31]_30[12]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.043    50.982 r  core/register/A_EX[12]_i_9/O
                         net (fo=1, routed)           0.000    50.982    core/register/A_EX[12]_i_9_n_1
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.108    51.090 r  core/register/A_EX_reg[12]_i_4/O
                         net (fo=1, routed)           0.461    51.551    core/register/A_EX_reg[12]_i_4_n_1
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.124    51.675 r  core/register/A_EX[12]_i_3/O
                         net (fo=2, routed)           0.850    52.525    core/hazard_unit/rs1_data_reg[12]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.043    52.568 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.241    52.809    core/hazard_unit/A_EX[12]_i_2_n_1
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.043    52.852 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           0.572    53.424    core/hazard_unit/dout_reg[30][12]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.043    53.467 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.467    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.726 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.726    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.836 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.322    54.158    core/reg_IF_ID/CO[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.129    54.287 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.387    54.674    core/ctrl/IR_ID_reg[0]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.043    54.717 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.509    56.226    core/CMU/Branch_ctrl
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.051    56.277 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.237    57.514    core/reg_IF_ID/E[0]
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.430   100.216    core/reg_IF_ID/debug_clk
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism             -0.382    99.834    
                         clock uncertainty           -0.095    99.739    
    SLICE_X59Y93         FDRE (Setup_fdre_C_CE)      -0.292    99.447    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         99.447    
                         arrival time                         -57.514    
  -------------------------------------------------------------------
                         slack                                 41.933    

Slack (MET) :             41.933ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][12]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.582ns  (logic 1.259ns (16.605%)  route 6.323ns (83.395%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.216ns = ( 100.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.068ns = ( 49.932 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.618    49.932    core/register/debug_clk
    SLICE_X46Y83         FDRE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.263    50.195 r  core/register/register_reg[31][12]/Q
                         net (fo=2, routed)           0.744    50.939    core/register/register_reg[31]_30[12]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.043    50.982 r  core/register/A_EX[12]_i_9/O
                         net (fo=1, routed)           0.000    50.982    core/register/A_EX[12]_i_9_n_1
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.108    51.090 r  core/register/A_EX_reg[12]_i_4/O
                         net (fo=1, routed)           0.461    51.551    core/register/A_EX_reg[12]_i_4_n_1
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.124    51.675 r  core/register/A_EX[12]_i_3/O
                         net (fo=2, routed)           0.850    52.525    core/hazard_unit/rs1_data_reg[12]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.043    52.568 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.241    52.809    core/hazard_unit/A_EX[12]_i_2_n_1
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.043    52.852 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           0.572    53.424    core/hazard_unit/dout_reg[30][12]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.043    53.467 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.467    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.726 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.726    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.836 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.322    54.158    core/reg_IF_ID/CO[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.129    54.287 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.387    54.674    core/ctrl/IR_ID_reg[0]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.043    54.717 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.509    56.226    core/CMU/Branch_ctrl
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.051    56.277 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.237    57.514    core/reg_IF_ID/E[0]
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.430   100.216    core/reg_IF_ID/debug_clk
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
                         clock pessimism             -0.382    99.834    
                         clock uncertainty           -0.095    99.739    
    SLICE_X59Y93         FDRE (Setup_fdre_C_CE)      -0.292    99.447    core/reg_IF_ID/PCurrent_ID_reg[27]
  -------------------------------------------------------------------
                         required time                         99.447    
                         arrival time                         -57.514    
  -------------------------------------------------------------------
                         slack                                 41.933    

Slack (MET) :             41.933ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][12]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.582ns  (logic 1.259ns (16.605%)  route 6.323ns (83.395%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.216ns = ( 100.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.068ns = ( 49.932 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.618    49.932    core/register/debug_clk
    SLICE_X46Y83         FDRE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.263    50.195 r  core/register/register_reg[31][12]/Q
                         net (fo=2, routed)           0.744    50.939    core/register/register_reg[31]_30[12]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.043    50.982 r  core/register/A_EX[12]_i_9/O
                         net (fo=1, routed)           0.000    50.982    core/register/A_EX[12]_i_9_n_1
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.108    51.090 r  core/register/A_EX_reg[12]_i_4/O
                         net (fo=1, routed)           0.461    51.551    core/register/A_EX_reg[12]_i_4_n_1
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.124    51.675 r  core/register/A_EX[12]_i_3/O
                         net (fo=2, routed)           0.850    52.525    core/hazard_unit/rs1_data_reg[12]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.043    52.568 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.241    52.809    core/hazard_unit/A_EX[12]_i_2_n_1
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.043    52.852 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           0.572    53.424    core/hazard_unit/dout_reg[30][12]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.043    53.467 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.467    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.726 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.726    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.836 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.322    54.158    core/reg_IF_ID/CO[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.129    54.287 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.387    54.674    core/ctrl/IR_ID_reg[0]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.043    54.717 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.509    56.226    core/CMU/Branch_ctrl
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.051    56.277 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.237    57.514    core/reg_IF_ID/E[0]
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.430   100.216    core/reg_IF_ID/debug_clk
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
                         clock pessimism             -0.382    99.834    
                         clock uncertainty           -0.095    99.739    
    SLICE_X59Y93         FDRE (Setup_fdre_C_CE)      -0.292    99.447    core/reg_IF_ID/PCurrent_ID_reg[28]
  -------------------------------------------------------------------
                         required time                         99.447    
                         arrival time                         -57.514    
  -------------------------------------------------------------------
                         slack                                 41.933    

Slack (MET) :             41.933ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][12]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.582ns  (logic 1.259ns (16.605%)  route 6.323ns (83.395%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.216ns = ( 100.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.068ns = ( 49.932 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.618    49.932    core/register/debug_clk
    SLICE_X46Y83         FDRE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.263    50.195 r  core/register/register_reg[31][12]/Q
                         net (fo=2, routed)           0.744    50.939    core/register/register_reg[31]_30[12]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.043    50.982 r  core/register/A_EX[12]_i_9/O
                         net (fo=1, routed)           0.000    50.982    core/register/A_EX[12]_i_9_n_1
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.108    51.090 r  core/register/A_EX_reg[12]_i_4/O
                         net (fo=1, routed)           0.461    51.551    core/register/A_EX_reg[12]_i_4_n_1
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.124    51.675 r  core/register/A_EX[12]_i_3/O
                         net (fo=2, routed)           0.850    52.525    core/hazard_unit/rs1_data_reg[12]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.043    52.568 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.241    52.809    core/hazard_unit/A_EX[12]_i_2_n_1
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.043    52.852 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           0.572    53.424    core/hazard_unit/dout_reg[30][12]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.043    53.467 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.467    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.726 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.726    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.836 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.322    54.158    core/reg_IF_ID/CO[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.129    54.287 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.387    54.674    core/ctrl/IR_ID_reg[0]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.043    54.717 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.509    56.226    core/CMU/Branch_ctrl
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.051    56.277 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.237    57.514    core/reg_IF_ID/E[0]
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.430   100.216    core/reg_IF_ID/debug_clk
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/C
                         clock pessimism             -0.382    99.834    
                         clock uncertainty           -0.095    99.739    
    SLICE_X59Y93         FDRE (Setup_fdre_C_CE)      -0.292    99.447    core/reg_IF_ID/PCurrent_ID_reg[31]
  -------------------------------------------------------------------
                         required time                         99.447    
                         arrival time                         -57.514    
  -------------------------------------------------------------------
                         slack                                 41.933    

Slack (MET) :             41.938ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][12]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.576ns  (logic 1.259ns (16.619%)  route 6.317ns (83.381%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.214ns = ( 100.214 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.068ns = ( 49.932 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.618    49.932    core/register/debug_clk
    SLICE_X46Y83         FDRE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.263    50.195 r  core/register/register_reg[31][12]/Q
                         net (fo=2, routed)           0.744    50.939    core/register/register_reg[31]_30[12]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.043    50.982 r  core/register/A_EX[12]_i_9/O
                         net (fo=1, routed)           0.000    50.982    core/register/A_EX[12]_i_9_n_1
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.108    51.090 r  core/register/A_EX_reg[12]_i_4/O
                         net (fo=1, routed)           0.461    51.551    core/register/A_EX_reg[12]_i_4_n_1
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.124    51.675 r  core/register/A_EX[12]_i_3/O
                         net (fo=2, routed)           0.850    52.525    core/hazard_unit/rs1_data_reg[12]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.043    52.568 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.241    52.809    core/hazard_unit/A_EX[12]_i_2_n_1
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.043    52.852 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           0.572    53.424    core/hazard_unit/dout_reg[30][12]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.043    53.467 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.467    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.726 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.726    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.836 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.322    54.158    core/reg_IF_ID/CO[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.129    54.287 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.387    54.674    core/ctrl/IR_ID_reg[0]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.043    54.717 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.509    56.226    core/CMU/Branch_ctrl
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.051    56.277 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.231    57.508    core/reg_IF_ID/E[0]
    SLICE_X55Y89         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.428   100.214    core/reg_IF_ID/debug_clk
    SLICE_X55Y89         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/C
                         clock pessimism             -0.382    99.832    
                         clock uncertainty           -0.095    99.737    
    SLICE_X55Y89         FDRE (Setup_fdre_C_CE)      -0.292    99.445    core/reg_IF_ID/PCurrent_ID_reg[13]
  -------------------------------------------------------------------
                         required time                         99.445    
                         arrival time                         -57.508    
  -------------------------------------------------------------------
                         slack                                 41.938    

Slack (MET) :             41.938ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][12]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.576ns  (logic 1.259ns (16.619%)  route 6.317ns (83.381%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.214ns = ( 100.214 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.068ns = ( 49.932 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.618    49.932    core/register/debug_clk
    SLICE_X46Y83         FDRE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.263    50.195 r  core/register/register_reg[31][12]/Q
                         net (fo=2, routed)           0.744    50.939    core/register/register_reg[31]_30[12]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.043    50.982 r  core/register/A_EX[12]_i_9/O
                         net (fo=1, routed)           0.000    50.982    core/register/A_EX[12]_i_9_n_1
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.108    51.090 r  core/register/A_EX_reg[12]_i_4/O
                         net (fo=1, routed)           0.461    51.551    core/register/A_EX_reg[12]_i_4_n_1
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.124    51.675 r  core/register/A_EX[12]_i_3/O
                         net (fo=2, routed)           0.850    52.525    core/hazard_unit/rs1_data_reg[12]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.043    52.568 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.241    52.809    core/hazard_unit/A_EX[12]_i_2_n_1
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.043    52.852 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           0.572    53.424    core/hazard_unit/dout_reg[30][12]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.043    53.467 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.467    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.726 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.726    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.836 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.322    54.158    core/reg_IF_ID/CO[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.129    54.287 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.387    54.674    core/ctrl/IR_ID_reg[0]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.043    54.717 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.509    56.226    core/CMU/Branch_ctrl
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.051    56.277 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.231    57.508    core/reg_IF_ID/E[0]
    SLICE_X55Y89         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.428   100.214    core/reg_IF_ID/debug_clk
    SLICE_X55Y89         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/C
                         clock pessimism             -0.382    99.832    
                         clock uncertainty           -0.095    99.737    
    SLICE_X55Y89         FDRE (Setup_fdre_C_CE)      -0.292    99.445    core/reg_IF_ID/PCurrent_ID_reg[14]
  -------------------------------------------------------------------
                         required time                         99.445    
                         arrival time                         -57.508    
  -------------------------------------------------------------------
                         slack                                 41.938    

Slack (MET) :             41.938ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][12]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.576ns  (logic 1.259ns (16.619%)  route 6.317ns (83.381%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.214ns = ( 100.214 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.068ns = ( 49.932 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.618    49.932    core/register/debug_clk
    SLICE_X46Y83         FDRE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.263    50.195 r  core/register/register_reg[31][12]/Q
                         net (fo=2, routed)           0.744    50.939    core/register/register_reg[31]_30[12]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.043    50.982 r  core/register/A_EX[12]_i_9/O
                         net (fo=1, routed)           0.000    50.982    core/register/A_EX[12]_i_9_n_1
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.108    51.090 r  core/register/A_EX_reg[12]_i_4/O
                         net (fo=1, routed)           0.461    51.551    core/register/A_EX_reg[12]_i_4_n_1
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.124    51.675 r  core/register/A_EX[12]_i_3/O
                         net (fo=2, routed)           0.850    52.525    core/hazard_unit/rs1_data_reg[12]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.043    52.568 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.241    52.809    core/hazard_unit/A_EX[12]_i_2_n_1
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.043    52.852 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           0.572    53.424    core/hazard_unit/dout_reg[30][12]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.043    53.467 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.467    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.726 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.726    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.836 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.322    54.158    core/reg_IF_ID/CO[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.129    54.287 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.387    54.674    core/ctrl/IR_ID_reg[0]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.043    54.717 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.509    56.226    core/CMU/Branch_ctrl
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.051    56.277 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.231    57.508    core/reg_IF_ID/E[0]
    SLICE_X55Y89         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.428   100.214    core/reg_IF_ID/debug_clk
    SLICE_X55Y89         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/C
                         clock pessimism             -0.382    99.832    
                         clock uncertainty           -0.095    99.737    
    SLICE_X55Y89         FDRE (Setup_fdre_C_CE)      -0.292    99.445    core/reg_IF_ID/PCurrent_ID_reg[15]
  -------------------------------------------------------------------
                         required time                         99.445    
                         arrival time                         -57.508    
  -------------------------------------------------------------------
                         slack                                 41.938    

Slack (MET) :             41.998ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][12]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.541ns  (logic 1.259ns (16.696%)  route 6.282ns (83.304%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.216ns = ( 100.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.068ns = ( 49.932 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.618    49.932    core/register/debug_clk
    SLICE_X46Y83         FDRE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.263    50.195 r  core/register/register_reg[31][12]/Q
                         net (fo=2, routed)           0.744    50.939    core/register/register_reg[31]_30[12]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.043    50.982 r  core/register/A_EX[12]_i_9/O
                         net (fo=1, routed)           0.000    50.982    core/register/A_EX[12]_i_9_n_1
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.108    51.090 r  core/register/A_EX_reg[12]_i_4/O
                         net (fo=1, routed)           0.461    51.551    core/register/A_EX_reg[12]_i_4_n_1
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.124    51.675 r  core/register/A_EX[12]_i_3/O
                         net (fo=2, routed)           0.850    52.525    core/hazard_unit/rs1_data_reg[12]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.043    52.568 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.241    52.809    core/hazard_unit/A_EX[12]_i_2_n_1
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.043    52.852 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           0.572    53.424    core/hazard_unit/dout_reg[30][12]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.043    53.467 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.467    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.726 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.726    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.836 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.322    54.158    core/reg_IF_ID/CO[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.129    54.287 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.387    54.674    core/ctrl/IR_ID_reg[0]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.043    54.717 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.509    56.226    core/CMU/Branch_ctrl
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.051    56.277 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.196    57.473    core/reg_IF_ID/E[0]
    SLICE_X58Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.430   100.216    core/reg_IF_ID/debug_clk
    SLICE_X58Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism             -0.382    99.834    
                         clock uncertainty           -0.095    99.739    
    SLICE_X58Y92         FDRE (Setup_fdre_C_CE)      -0.269    99.470    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         99.470    
                         arrival time                         -57.473    
  -------------------------------------------------------------------
                         slack                                 41.998    

Slack (MET) :             41.998ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][12]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.541ns  (logic 1.259ns (16.696%)  route 6.282ns (83.304%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.216ns = ( 100.216 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.068ns = ( 49.932 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.618    49.932    core/register/debug_clk
    SLICE_X46Y83         FDRE                                         r  core/register/register_reg[31][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.263    50.195 r  core/register/register_reg[31][12]/Q
                         net (fo=2, routed)           0.744    50.939    core/register/register_reg[31]_30[12]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.043    50.982 r  core/register/A_EX[12]_i_9/O
                         net (fo=1, routed)           0.000    50.982    core/register/A_EX[12]_i_9_n_1
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.108    51.090 r  core/register/A_EX_reg[12]_i_4/O
                         net (fo=1, routed)           0.461    51.551    core/register/A_EX_reg[12]_i_4_n_1
    SLICE_X44Y81         LUT6 (Prop_lut6_I0_O)        0.124    51.675 r  core/register/A_EX[12]_i_3/O
                         net (fo=2, routed)           0.850    52.525    core/hazard_unit/rs1_data_reg[12]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.043    52.568 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.241    52.809    core/hazard_unit/A_EX[12]_i_2_n_1
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.043    52.852 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           0.572    53.424    core/hazard_unit/dout_reg[30][12]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.043    53.467 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    53.467    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.726 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.726    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    53.836 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.322    54.158    core/reg_IF_ID/CO[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.129    54.287 f  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=11, routed)          0.387    54.674    core/ctrl/IR_ID_reg[0]
    SLICE_X59Y91         LUT5 (Prop_lut5_I0_O)        0.043    54.717 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.509    56.226    core/CMU/Branch_ctrl
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.051    56.277 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.196    57.473    core/reg_IF_ID/E[0]
    SLICE_X58Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.430   100.216    core/reg_IF_ID/debug_clk
    SLICE_X58Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/C
                         clock pessimism             -0.382    99.834    
                         clock uncertainty           -0.095    99.739    
    SLICE_X58Y92         FDRE (Setup_fdre_C_CE)      -0.269    99.470    core/reg_IF_ID/PCurrent_ID_reg[20]
  -------------------------------------------------------------------
                         required time                         99.470    
                         arrival time                         -57.473    
  -------------------------------------------------------------------
                         slack                                 41.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.154%)  route 0.088ns (46.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.527ns
    Source Clock Delay      (SCD):    0.305ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.646     0.305    core/REG_PC/debug_clk
    SLICE_X59Y92         FDCE                                         r  core/REG_PC/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.100     0.405 r  core/REG_PC/Q_reg[18]/Q
                         net (fo=4, routed)           0.088     0.493    core/reg_IF_ID/PCurrent_ID_reg[31]_1[18]
    SLICE_X58Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.527    core/reg_IF_ID/debug_clk
    SLICE_X58Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism             -0.211     0.316    
    SLICE_X58Y92         FDRE (Hold_fdre_C_D)         0.063     0.379    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.972%)  route 0.105ns (45.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.643     0.302    core/reg_ID_EX/debug_clk
    SLICE_X67Y89         FDRE                                         r  core/reg_ID_EX/B_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDRE (Prop_fdre_C_Q)         0.100     0.402 r  core/reg_ID_EX/B_EX_reg[4]/Q
                         net (fo=5, routed)           0.105     0.506    core/mux_forward_EXE/Q[4]
    SLICE_X66Y89         LUT3 (Prop_lut3_I1_O)        0.028     0.534 r  core/mux_forward_EXE/Datao_MEM[4]_i_1/O
                         net (fo=1, routed)           0.000     0.534    core/reg_EXE_MEM/Datao_MEM_reg[31]_1[4]
    SLICE_X66Y89         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.883     0.525    core/reg_EXE_MEM/debug_clk
    SLICE_X66Y89         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[4]/C
                         clock pessimism             -0.212     0.313    
    SLICE_X66Y89         FDRE (Hold_fdre_C_D)         0.087     0.400    core/reg_EXE_MEM/Datao_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    0.305ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.646     0.305    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y89         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.100     0.405 r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/Q
                         net (fo=2, routed)           0.101     0.506    core/reg_MEM_WB/D[14]
    SLICE_X51Y90         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.886     0.528    core/reg_MEM_WB/debug_clk
    SLICE_X51Y90         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[14]/C
                         clock pessimism             -0.208     0.320    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.044     0.364    core/reg_MEM_WB/PCurrent_WB_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/MIO_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/MIO_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.443%)  route 0.091ns (47.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.679     0.338    core/reg_ID_EX/debug_clk
    SLICE_X49Y90         FDRE                                         r  core/reg_ID_EX/MIO_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.100     0.438 r  core/reg_ID_EX/MIO_EX_reg/Q
                         net (fo=1, routed)           0.091     0.528    core/reg_EXE_MEM/MIO_EX
    SLICE_X49Y91         FDRE                                         r  core/reg_EXE_MEM/MIO_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.918     0.560    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y91         FDRE                                         r  core/reg_EXE_MEM/MIO_MEM_reg/C
                         clock pessimism             -0.208     0.352    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.033     0.385    core/reg_EXE_MEM/MIO_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.118ns (64.689%)  route 0.064ns (35.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.640     0.299    core/reg_EXE_MEM/debug_clk
    SLICE_X66Y83         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.118     0.417 r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/Q
                         net (fo=2, routed)           0.064     0.481    core/reg_MEM_WB/D[1]
    SLICE_X66Y83         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.878     0.520    core/reg_MEM_WB/debug_clk
    SLICE_X66Y83         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/C
                         clock pessimism             -0.221     0.299    
    SLICE_X66Y83         FDRE (Hold_fdre_C_D)         0.038     0.337    core/reg_MEM_WB/PCurrent_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    0.306ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.647     0.306    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y90         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.100     0.406 r  core/reg_EXE_MEM/IR_MEM_reg[16]/Q
                         net (fo=2, routed)           0.102     0.508    core/reg_MEM_WB/inst_MEM[16]
    SLICE_X51Y91         FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.886     0.528    core/reg_MEM_WB/debug_clk
    SLICE_X51Y91         FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[16]/C
                         clock pessimism             -0.208     0.320    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.040     0.360    core/reg_MEM_WB/IR_WB_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.825%)  route 0.114ns (53.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.518ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.640     0.299    core/reg_EXE_MEM/debug_clk
    SLICE_X69Y83         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDRE (Prop_fdre_C_Q)         0.100     0.399 r  core/reg_EXE_MEM/ALUO_MEM_reg[4]/Q
                         net (fo=26, routed)          0.114     0.512    core/reg_MEM_WB/ALUO_WB_reg[31]_1[4]
    SLICE_X70Y82         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.876     0.518    core/reg_MEM_WB/debug_clk
    SLICE_X70Y82         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[4]/C
                         clock pessimism             -0.191     0.327    
    SLICE_X70Y82         FDRE (Hold_fdre_C_D)         0.037     0.364    core/reg_MEM_WB/ALUO_WB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    0.306ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.647     0.306    core/REG_PC/debug_clk
    SLICE_X59Y94         FDCE                                         r  core/REG_PC/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.100     0.406 r  core/REG_PC/Q_reg[26]/Q
                         net (fo=4, routed)           0.102     0.508    core/reg_IF_ID/PCurrent_ID_reg[31]_1[26]
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.886     0.528    core/reg_IF_ID/debug_clk
    SLICE_X59Y93         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism             -0.208     0.320    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.038     0.358    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.679     0.338    core/reg_ID_EX/debug_clk
    SLICE_X49Y92         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.100     0.438 r  core/reg_ID_EX/IR_EX_reg[17]/Q
                         net (fo=2, routed)           0.103     0.541    core/reg_EXE_MEM/IR_MEM_reg[31]_0[12]
    SLICE_X49Y91         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.918     0.560    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y91         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[17]/C
                         clock pessimism             -0.208     0.352    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.038     0.390    core/reg_EXE_MEM/IR_MEM_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.527ns
    Source Clock Delay      (SCD):    0.306ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.647     0.306    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y93         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.100     0.406 r  core/reg_EXE_MEM/IR_MEM_reg[30]/Q
                         net (fo=2, routed)           0.102     0.508    core/reg_MEM_WB/inst_MEM[30]
    SLICE_X57Y92         FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.527    core/reg_MEM_WB/debug_clk
    SLICE_X57Y92         FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[30]/C
                         clock pessimism             -0.208     0.319    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.038     0.357    core/reg_MEM_WB/IR_WB_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X2Y20     core/RAM/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X2Y19     core/RAM/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y20     core/RAM/data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y19     core/RAM/data_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y1    FSM_sequential_state_reg[2]_i_1/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    n_0_30978_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y5    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X5Y75      rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X4Y75      rst_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X58Y97     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y98     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 2.010ns (22.066%)  route 7.099ns (77.934%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.677     0.344    vga/U12/col_addr__0[7]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.145     0.489 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.438     0.927    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.143     1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.214     1.283    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.136     1.419 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.419    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.614 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.614    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.725 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.337     2.062    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.418    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.461 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.696    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.043     2.739 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.257     3.995    vga/data_buf_reg_0_3_30_31__0/DPRA0
    SLICE_X54Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     4.041 f  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.628     4.669    vga/U12/ascii_code_reg[6]_i_34_7
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.132     4.801 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     4.801    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X51Y89         MUXF7 (Prop_muxf7_I0_O)      0.120     4.921 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.786     5.707    vga/U12/number__0[3]
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.128     5.835 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.390     6.225    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.136     6.361 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.368     6.729    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X34Y74         LUT6 (Prop_lut6_I2_O)        0.043     6.772 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.323     7.095    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X32Y70         LUT4 (Prop_lut4_I0_O)        0.043     7.138 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     7.138    vga/U12_n_112
    SLICE_X32Y70         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.489     8.583    vga/CLK_OUT1
    SLICE_X32Y70         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.752    
                         clock uncertainty           -0.201     7.550    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.034     7.584    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.109ns (23.359%)  route 6.920ns (76.641%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.677     0.344    vga/U12/col_addr__0[7]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.145     0.489 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.438     0.927    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.143     1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.214     1.283    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.136     1.419 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.419    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.614 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.614    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.725 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.337     2.062    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.418    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.461 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.696    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.043     2.739 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.257     3.995    vga/data_buf_reg_0_3_30_31__0/DPRA0
    SLICE_X54Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     4.041 f  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.628     4.669    vga/U12/ascii_code_reg[6]_i_34_7
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.132     4.801 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     4.801    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X51Y89         MUXF7 (Prop_muxf7_I0_O)      0.120     4.921 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.786     5.707    vga/U12/number__0[3]
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.128     5.835 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.351     6.186    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X36Y75         LUT5 (Prop_lut5_I4_O)        0.142     6.328 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.239     6.566    vga/U12/ascii_code[2]_i_4_n_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.136     6.702 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.312     7.014    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X35Y75         LUT5 (Prop_lut5_I0_O)        0.043     7.057 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     7.057    vga/U12_n_115
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.484     8.578    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.747    
                         clock uncertainty           -0.201     7.545    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.033     7.578    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 2.010ns (22.426%)  route 6.953ns (77.574%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.677     0.344    vga/U12/col_addr__0[7]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.145     0.489 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.438     0.927    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.143     1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.214     1.283    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.136     1.419 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.419    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.614 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.614    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.725 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.337     2.062    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.418    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.461 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.696    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.043     2.739 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.257     3.995    vga/data_buf_reg_0_3_30_31__0/DPRA0
    SLICE_X54Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     4.041 f  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.628     4.669    vga/U12/ascii_code_reg[6]_i_34_7
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.132     4.801 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     4.801    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X51Y89         MUXF7 (Prop_muxf7_I0_O)      0.120     4.921 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.786     5.707    vga/U12/number__0[3]
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.128     5.835 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.351     6.186    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.136     6.322 r  vga/U12/ascii_code[1]_i_4/O
                         net (fo=1, routed)           0.159     6.481    vga/U12/ascii_code[1]_i_4_n_1
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.043     6.524 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.425     6.949    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.043     6.992 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.992    vga/U12_n_116
    SLICE_X31Y70         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X31Y70         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.753    
                         clock uncertainty           -0.201     7.551    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)        0.033     7.584    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 2.010ns (22.457%)  route 6.941ns (77.543%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.677     0.344    vga/U12/col_addr__0[7]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.145     0.489 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.438     0.927    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.143     1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.214     1.283    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.136     1.419 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.419    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.614 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.614    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.725 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.337     2.062    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.418    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.461 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.696    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.043     2.739 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.257     3.995    vga/data_buf_reg_0_3_30_31__0/DPRA0
    SLICE_X54Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     4.041 f  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.628     4.669    vga/U12/ascii_code_reg[6]_i_34_7
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.132     4.801 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     4.801    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X51Y89         MUXF7 (Prop_muxf7_I0_O)      0.120     4.921 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.786     5.707    vga/U12/number__0[3]
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.128     5.835 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.390     6.225    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.136     6.361 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.167     6.527    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.043     6.570 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.366     6.936    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X30Y70         LUT4 (Prop_lut4_I0_O)        0.043     6.979 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.979    vga/U12_n_113
    SLICE_X30Y70         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X30Y70         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.753    
                         clock uncertainty           -0.201     7.551    
    SLICE_X30Y70         FDRE (Setup_fdre_C_D)        0.034     7.585    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.585    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 1.868ns (21.456%)  route 6.838ns (78.544%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.677     0.344    vga/U12/col_addr__0[7]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.145     0.489 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.438     0.927    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.143     1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.214     1.283    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.136     1.419 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.419    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.614 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.614    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.725 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.337     2.062    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.418    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.461 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.696    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.043     2.739 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.257     3.995    vga/data_buf_reg_0_3_30_31__0/DPRA0
    SLICE_X54Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     4.041 r  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.628     4.669    vga/U12/ascii_code_reg[6]_i_34_7
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.132     4.801 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     4.801    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X51Y89         MUXF7 (Prop_muxf7_I0_O)      0.120     4.921 r  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.896     5.817    vga/U12/number__0[3]
    SLICE_X36Y75         LUT4 (Prop_lut4_I1_O)        0.122     5.939 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.255     6.194    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.043     6.237 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.456     6.692    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.043     6.735 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.735    vga/U12_n_114
    SLICE_X31Y70         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X31Y70         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.753    
                         clock uncertainty           -0.201     7.551    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)        0.034     7.585    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.585    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 1.967ns (22.710%)  route 6.694ns (77.290%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.677     0.344    vga/U12/col_addr__0[7]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.145     0.489 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.438     0.927    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.143     1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.214     1.283    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.136     1.419 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.419    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.614 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.614    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.725 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.337     2.062    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.418    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.461 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.696    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.043     2.739 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.257     3.995    vga/data_buf_reg_0_3_30_31__0/DPRA0
    SLICE_X54Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     4.041 f  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.628     4.669    vga/U12/ascii_code_reg[6]_i_34_7
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.132     4.801 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     4.801    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X51Y89         MUXF7 (Prop_muxf7_I0_O)      0.120     4.921 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.786     5.707    vga/U12/number__0[3]
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.128     5.835 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.289     6.124    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.136     6.260 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.387     6.647    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X32Y70         LUT5 (Prop_lut5_I0_O)        0.043     6.690 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.690    vga/U12_n_117
    SLICE_X32Y70         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.489     8.583    vga/CLK_OUT1
    SLICE_X32Y70         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.752    
                         clock uncertainty           -0.201     7.550    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.033     7.583    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 1.967ns (22.725%)  route 6.689ns (77.275%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.677     0.344    vga/U12/col_addr__0[7]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.145     0.489 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.438     0.927    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.143     1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.214     1.283    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.136     1.419 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.419    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.614 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.614    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.725 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.337     2.062    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.418    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.461 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.696    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.043     2.739 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.257     3.995    vga/data_buf_reg_0_3_30_31__0/DPRA0
    SLICE_X54Y91         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     4.041 r  vga/data_buf_reg_0_3_30_31__0/DP/O
                         net (fo=1, routed)           0.628     4.669    vga/U12/ascii_code_reg[6]_i_34_7
    SLICE_X51Y89         LUT6 (Prop_lut6_I0_O)        0.132     4.801 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     4.801    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X51Y89         MUXF7 (Prop_muxf7_I0_O)      0.120     4.921 r  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=3, routed)           0.786     5.707    vga/U12/number__0[3]
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.128     5.835 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.387     6.222    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.136     6.358 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.284     6.641    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X31Y72         LUT6 (Prop_lut6_I0_O)        0.043     6.684 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.684    vga/U12_n_111
    SLICE_X31Y72         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.487     8.581    vga/CLK_OUT1
    SLICE_X31Y72         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.750    
                         clock uncertainty           -0.201     7.548    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)        0.034     7.582    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 1.551ns (23.234%)  route 5.124ns (76.766%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.677     0.344    vga/U12/col_addr__0[7]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.145     0.489 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.438     0.927    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.143     1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.214     1.283    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.136     1.419 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.419    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.614 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.614    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.725 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.337     2.062    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.418    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.461 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.696    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.043     2.739 f  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          0.863     3.601    vga/U12/data_buf_reg_0_3_0_5_i_29_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I3_O)        0.051     3.652 r  vga/U12/strdata[16]_i_3/O
                         net (fo=1, routed)           0.454     4.106    vga/U12/strdata[16]_i_3_n_1
    SLICE_X33Y76         LUT5 (Prop_lut5_I4_O)        0.138     4.244 r  vga/U12/strdata[16]_i_1/O
                         net (fo=1, routed)           0.460     4.704    vga/U12_n_86
    SLICE_X32Y76         FDRE                                         r  vga/strdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.485     8.579    vga/CLK_OUT1
    SLICE_X32Y76         FDRE                                         r  vga/strdata_reg[16]/C
                         clock pessimism             -0.832     7.748    
                         clock uncertainty           -0.201     7.546    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)       -0.031     7.515    vga/strdata_reg[16]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 1.696ns (26.247%)  route 4.766ns (73.753%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.677     0.344    vga/U12/col_addr__0[7]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.145     0.489 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.438     0.927    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.143     1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.214     1.283    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.136     1.419 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.419    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.614 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.614    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.725 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.337     2.062    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.418    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.461 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.237     2.698    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.043     2.741 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         0.706     3.446    vga/number[1]
    SLICE_X40Y76         LUT5 (Prop_lut5_I1_O)        0.055     3.501 r  vga/strdata[9]_i_4/O
                         net (fo=1, routed)           0.362     3.863    vga/U12/strdata_reg[9]
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.143     4.006 r  vga/U12/strdata[9]_i_2/O
                         net (fo=1, routed)           0.348     4.355    vga/U12/strdata[9]_i_2_n_1
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.136     4.491 r  vga/U12/strdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.491    vga/U12_n_103
    SLICE_X38Y76         FDRE                                         r  vga/strdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.480     8.574    vga/CLK_OUT1
    SLICE_X38Y76         FDRE                                         r  vga/strdata_reg[9]/C
                         clock pessimism             -0.832     7.743    
                         clock uncertainty           -0.201     7.541    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.066     7.607    vga/strdata_reg[9]
  -------------------------------------------------------------------
                         required time                          7.607    
                         arrival time                          -4.491    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 1.448ns (22.797%)  route 4.904ns (77.203%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X29Y70         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.748 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.774    -0.974    vga/U12/h_count_reg_n_1_[2]
    SLICE_X34Y70         LUT4 (Prop_lut4_I3_O)        0.051    -0.923 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.441    -0.481    vga/U12/h_count[8]_i_2_n_1
    SLICE_X36Y70         LUT5 (Prop_lut5_I2_O)        0.148    -0.333 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.677     0.344    vga/U12/col_addr__0[7]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.145     0.489 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.438     0.927    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X31Y71         LUT4 (Prop_lut4_I1_O)        0.143     1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.214     1.283    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.136     1.419 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.419    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.614 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.614    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.725 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.337     2.062    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124     2.186 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.232     2.418    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.043     2.461 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.235     2.696    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.043     2.739 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          0.863     3.601    vga/U12/data_buf_reg_0_3_0_5_i_29_0
    SLICE_X38Y76         LUT5 (Prop_lut5_I2_O)        0.043     3.644 r  vga/U12/strdata[10]_i_3/O
                         net (fo=1, routed)           0.244     3.889    vga/U12/strdata[10]_i_3_n_1
    SLICE_X38Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.932 r  vga/U12/strdata[10]_i_1/O
                         net (fo=1, routed)           0.449     4.380    vga/U12_n_79
    SLICE_X37Y75         FDRE                                         r  vga/strdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.481     8.575    vga/CLK_OUT1
    SLICE_X37Y75         FDRE                                         r  vga/strdata_reg[10]/C
                         clock pessimism             -0.832     7.744    
                         clock uncertainty           -0.201     7.542    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)       -0.022     7.520    vga/strdata_reg[10]
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  3.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.157ns (18.565%)  route 0.689ns (81.435%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.678    -0.515    vga/U12/CLK_OUT3
    SLICE_X27Y73         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.256    -0.159    vga/U12/PRow[7]
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.028    -0.131 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.433     0.302    vga/U12/G[3]_i_3_n_1
    SLICE_X30Y76         LUT3 (Prop_lut3_I1_O)        0.029     0.331 r  vga/U12/strdata[32]_i_1/O
                         net (fo=1, routed)           0.000     0.331    vga/U12_n_100
    SLICE_X30Y76         FDRE                                         r  vga/strdata_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.914    -0.544    vga/CLK_OUT1
    SLICE_X30Y76         FDRE                                         r  vga/strdata_reg[32]/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.075     0.071    vga/strdata_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.156ns (18.469%)  route 0.689ns (81.531%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.678    -0.515    vga/U12/CLK_OUT3
    SLICE_X27Y73         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.256    -0.159    vga/U12/PRow[7]
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.028    -0.131 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.433     0.302    vga/U12/G[3]_i_3_n_1
    SLICE_X30Y76         LUT3 (Prop_lut3_I1_O)        0.028     0.330 r  vga/U12/strdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.330    vga/U12_n_96
    SLICE_X30Y76         FDRE                                         r  vga/strdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.914    -0.544    vga/CLK_OUT1
    SLICE_X30Y76         FDRE                                         r  vga/strdata_reg[19]/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.060     0.056    vga/strdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.156ns (18.239%)  route 0.699ns (81.761%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X25Y74         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.279    -0.137    vga/U12/PRow[4]
    SLICE_X26Y73         LUT5 (Prop_lut5_I4_O)        0.028    -0.109 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=396, routed)         0.421     0.312    vga/U12/ADDRC[2]
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.028     0.340 r  vga/U12/strdata[38]_i_1/O
                         net (fo=1, routed)           0.000     0.340    vga/U12_n_27
    SLICE_X34Y76         FDSE                                         r  vga/strdata_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.546    vga/CLK_OUT1
    SLICE_X34Y76         FDSE                                         r  vga/strdata_reg[38]/C
                         clock pessimism              0.339    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X34Y76         FDSE (Hold_fdse_C_D)         0.060     0.054    vga/strdata_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.156ns (18.167%)  route 0.703ns (81.833%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.678    -0.515    vga/U12/CLK_OUT3
    SLICE_X27Y73         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.256    -0.159    vga/U12/PRow[7]
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.028    -0.131 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.447     0.316    vga/U12/G[3]_i_3_n_1
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.028     0.344 r  vga/U12/strdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.344    vga/U12_n_94
    SLICE_X32Y76         FDRE                                         r  vga/strdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.546    vga/CLK_OUT1
    SLICE_X32Y76         FDRE                                         r  vga/strdata_reg[0]/C
                         clock pessimism              0.339    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.061     0.055    vga/strdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.156ns (18.120%)  route 0.705ns (81.880%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.678    -0.515    vga/U12/CLK_OUT3
    SLICE_X27Y73         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.256    -0.159    vga/U12/PRow[7]
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.028    -0.131 f  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.449     0.318    vga/U12/G[3]_i_3_n_1
    SLICE_X32Y76         LUT6 (Prop_lut6_I2_O)        0.028     0.346 r  vga/U12/strdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.346    vga/U12_n_95
    SLICE_X32Y76         FDRE                                         r  vga/strdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.912    -0.546    vga/CLK_OUT1
    SLICE_X32Y76         FDRE                                         r  vga/strdata_reg[8]/C
                         clock pessimism              0.339    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.061     0.055    vga/strdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.100ns (9.765%)  route 0.924ns (90.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.679    -0.514    vga/U12/CLK_OUT3
    SLICE_X34Y69         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.100    -0.414 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          0.924     0.510    vga/FONT_8X16/ADDR[0]
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.948    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.172    
                         clock uncertainty            0.201     0.029    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.212    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.156ns (17.716%)  route 0.725ns (82.284%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.678    -0.515    vga/U12/CLK_OUT3
    SLICE_X27Y73         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.256    -0.159    vga/U12/PRow[7]
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.028    -0.131 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.469     0.338    vga/U12/G[3]_i_3_n_1
    SLICE_X34Y78         LUT6 (Prop_lut6_I4_O)        0.028     0.366 r  vga/U12/strdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    vga/U12_n_84
    SLICE_X34Y78         FDRE                                         r  vga/strdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.915    -0.543    vga/CLK_OUT1
    SLICE_X34Y78         FDRE                                         r  vga/strdata_reg[2]/C
                         clock pessimism              0.339    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)         0.060     0.057    vga/strdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.128ns (12.161%)  route 0.925ns (87.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.678    -0.515    vga/U12/CLK_OUT3
    SLICE_X26Y73         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.411    -0.004    vga/U12/PRow[0]
    SLICE_X25Y72         LUT3 (Prop_lut3_I2_O)        0.028     0.024 r  vga/U12/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.514     0.538    vga/FONT_8X16/ADDR[5]
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.948    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.172    
                         clock uncertainty            0.201     0.029    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.212    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.228ns (25.446%)  route 0.668ns (74.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.678    -0.515    vga/U12/CLK_OUT3
    SLICE_X27Y73         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.257    -0.158    vga/U12/PRow[7]
    SLICE_X28Y74         LUT3 (Prop_lut3_I2_O)        0.028    -0.130 r  vga/U12/G[3]_i_5/O
                         net (fo=4, routed)           0.200     0.070    vga/U12/G[3]_i_5_n_1
    SLICE_X28Y74         LUT4 (Prop_lut4_I3_O)        0.032     0.102 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.211     0.313    vga/U12/v_count_reg[3]_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I0_O)        0.068     0.381 r  vga/U12/strdata[51]_i_1/O
                         net (fo=1, routed)           0.000     0.381    vga/U12_n_20
    SLICE_X29Y76         FDRE                                         r  vga/strdata_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.914    -0.544    vga/CLK_OUT1
    SLICE_X29Y76         FDRE                                         r  vga/strdata_reg[51]/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.060     0.056    vga/strdata_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.184ns (20.393%)  route 0.718ns (79.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.678    -0.515    vga/U12/CLK_OUT3
    SLICE_X34Y70         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.216    -0.198    vga/U12/ADDRC[0]
    SLICE_X33Y70         LUT4 (Prop_lut4_I3_O)        0.028    -0.170 r  vga/U12/h_count[3]_i_1/O
                         net (fo=42, routed)          0.224     0.054    vga/U12/col_addr[3]
    SLICE_X30Y69         LUT6 (Prop_lut6_I1_O)        0.028     0.082 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.278     0.360    vga/U12/ascii_code[2]_i_3_n_1
    SLICE_X35Y75         LUT5 (Prop_lut5_I4_O)        0.028     0.388 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.388    vga/U12_n_115
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.911    -0.547    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.060     0.053    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -0.259ns,  Total Violation       -0.679ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 1.402ns (18.148%)  route 6.323ns (81.852%))
  Logic Levels:           16  (CARRY4=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.558    -0.128    core/reg_IF_ID/debug_clk
    SLICE_X58Y84         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.259     0.131 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=6, routed)           0.395     0.526    core/ctrl/inst_ID[0]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.043     0.569 f  core/ctrl/i_/ALUSrc_A_EX_i_6/O
                         net (fo=5, routed)           0.244     0.813    core/ctrl/i_/ALUSrc_A_EX_i_6_n_1
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.043     0.856 f  core/ctrl/i_/IR_ID[31]_i_11/O
                         net (fo=6, routed)           0.637     1.493    core/ctrl/Bop
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.051     1.544 f  core/ctrl/i_/IR_ID[31]_i_8/O
                         net (fo=17, routed)          0.474     2.018    core/ctrl/B_valid
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.136     2.154 f  core/ctrl/i_/Q[31]_i_8/O
                         net (fo=3, routed)           0.242     2.397    core/reg_IF_ID/rs1use_ctrl
    SLICE_X61Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.440 f  core/reg_IF_ID/A_EX[30]_i_6/O
                         net (fo=4, routed)           0.250     2.690    core/hazard_unit/rs1_forward_20
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.733 r  core/hazard_unit/A_EX[22]_i_3/O
                         net (fo=31, routed)          0.787     3.520    core/hazard_unit/A_EX[22]_i_3_n_1
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.043     3.563 r  core/hazard_unit/A_EX[25]_i_3/O
                         net (fo=1, routed)           0.164     3.727    core/hazard_unit/A_EX[25]_i_3_n_1
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.770 r  core/hazard_unit/A_EX[25]_i_1/O
                         net (fo=5, routed)           0.583     4.353    core/hazard_unit/dout_reg[30][25]
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.396 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.396    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.655 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.470     5.125    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.168 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.377     5.545    core/ctrl/IR_ID_reg[0]_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.043     5.588 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.587     6.175    core/U1_3/Branch_ctrl
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.218 r  core/U1_3/data_buf_reg_0_3_24_29_i_77/O
                         net (fo=1, routed)           0.000     6.218    core/U1_3/data_buf_reg_0_3_24_29_i_77_n_1
    SLICE_X54Y95         MUXF7 (Prop_muxf7_I0_O)      0.101     6.319 r  core/U1_3/data_buf_reg_0_3_24_29_i_28/O
                         net (fo=1, routed)           0.727     7.045    core/U1_3/data_buf_reg_0_3_24_29_i_28_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.123     7.168 r  core/U1_3/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.101     7.269    vga/U12/Test_signal[15]
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.043     7.312 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.285     7.597    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.832     7.693    
                         clock uncertainty           -0.215     7.478    
    SLICE_X50Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.338    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.338    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 1.415ns (18.618%)  route 6.185ns (81.382%))
  Logic Levels:           16  (CARRY4=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.558    -0.128    core/reg_IF_ID/debug_clk
    SLICE_X58Y84         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.259     0.131 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=6, routed)           0.395     0.526    core/ctrl/inst_ID[0]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.043     0.569 f  core/ctrl/i_/ALUSrc_A_EX_i_6/O
                         net (fo=5, routed)           0.244     0.813    core/ctrl/i_/ALUSrc_A_EX_i_6_n_1
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.043     0.856 f  core/ctrl/i_/IR_ID[31]_i_11/O
                         net (fo=6, routed)           0.637     1.493    core/ctrl/Bop
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.051     1.544 f  core/ctrl/i_/IR_ID[31]_i_8/O
                         net (fo=17, routed)          0.474     2.018    core/ctrl/B_valid
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.136     2.154 f  core/ctrl/i_/Q[31]_i_8/O
                         net (fo=3, routed)           0.242     2.397    core/reg_IF_ID/rs1use_ctrl
    SLICE_X61Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.440 f  core/reg_IF_ID/A_EX[30]_i_6/O
                         net (fo=4, routed)           0.250     2.690    core/hazard_unit/rs1_forward_20
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.733 r  core/hazard_unit/A_EX[22]_i_3/O
                         net (fo=31, routed)          0.787     3.520    core/hazard_unit/A_EX[22]_i_3_n_1
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.043     3.563 r  core/hazard_unit/A_EX[25]_i_3/O
                         net (fo=1, routed)           0.164     3.727    core/hazard_unit/A_EX[25]_i_3_n_1
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.770 r  core/hazard_unit/A_EX[25]_i_1/O
                         net (fo=5, routed)           0.583     4.353    core/hazard_unit/dout_reg[30][25]
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.396 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.396    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.655 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.470     5.125    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.168 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.377     5.545    core/ctrl/IR_ID_reg[0]_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.043     5.588 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.480     6.068    core/U1_3/Branch_ctrl
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.043     6.111 r  core/U1_3/data_buf_reg_0_3_6_11_i_68/O
                         net (fo=1, routed)           0.000     6.111    core/U1_3/data_buf_reg_0_3_6_11_i_68_n_1
    SLICE_X58Y87         MUXF7 (Prop_muxf7_I0_O)      0.115     6.226 r  core/U1_3/data_buf_reg_0_3_6_11_i_26/O
                         net (fo=1, routed)           0.364     6.590    core/U1_3/data_buf_reg_0_3_6_11_i_26_n_1
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.122     6.712 r  core/U1_3/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.342     7.054    vga/U12/Test_signal[2]
    SLICE_X54Y86         LUT5 (Prop_lut5_I0_O)        0.043     7.097 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.375     7.472    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X52Y88         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.428     8.522    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y88         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.832     7.691    
                         clock uncertainty           -0.215     7.476    
    SLICE_X52Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.336    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.336    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 1.409ns (18.654%)  route 6.144ns (81.346%))
  Logic Levels:           16  (CARRY4=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.558    -0.128    core/reg_IF_ID/debug_clk
    SLICE_X58Y84         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.259     0.131 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=6, routed)           0.395     0.526    core/ctrl/inst_ID[0]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.043     0.569 f  core/ctrl/i_/ALUSrc_A_EX_i_6/O
                         net (fo=5, routed)           0.244     0.813    core/ctrl/i_/ALUSrc_A_EX_i_6_n_1
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.043     0.856 f  core/ctrl/i_/IR_ID[31]_i_11/O
                         net (fo=6, routed)           0.637     1.493    core/ctrl/Bop
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.051     1.544 f  core/ctrl/i_/IR_ID[31]_i_8/O
                         net (fo=17, routed)          0.474     2.018    core/ctrl/B_valid
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.136     2.154 f  core/ctrl/i_/Q[31]_i_8/O
                         net (fo=3, routed)           0.242     2.397    core/reg_IF_ID/rs1use_ctrl
    SLICE_X61Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.440 f  core/reg_IF_ID/A_EX[30]_i_6/O
                         net (fo=4, routed)           0.250     2.690    core/hazard_unit/rs1_forward_20
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.733 r  core/hazard_unit/A_EX[22]_i_3/O
                         net (fo=31, routed)          0.787     3.520    core/hazard_unit/A_EX[22]_i_3_n_1
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.043     3.563 r  core/hazard_unit/A_EX[25]_i_3/O
                         net (fo=1, routed)           0.164     3.727    core/hazard_unit/A_EX[25]_i_3_n_1
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.770 r  core/hazard_unit/A_EX[25]_i_1/O
                         net (fo=5, routed)           0.583     4.353    core/hazard_unit/dout_reg[30][25]
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.396 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.396    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.655 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.470     5.125    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.168 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.377     5.545    core/ctrl/IR_ID_reg[0]_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.043     5.588 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.579     6.167    core/U1_3/Branch_ctrl
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.043     6.210 r  core/U1_3/data_buf_reg_0_3_18_23_i_124/O
                         net (fo=1, routed)           0.000     6.210    core/U1_3/data_buf_reg_0_3_18_23_i_124_n_1
    SLICE_X53Y94         MUXF7 (Prop_muxf7_I0_O)      0.107     6.317 r  core/U1_3/data_buf_reg_0_3_18_23_i_55/O
                         net (fo=1, routed)           0.454     6.771    core/U1_3/data_buf_reg_0_3_18_23_i_55_n_1
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.895 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.109     7.004    vga/U12/Test_signal[13]
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.043     7.047 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.378     7.425    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.832     7.693    
                         clock uncertainty           -0.215     7.478    
    SLICE_X50Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.331    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 1.409ns (18.546%)  route 6.188ns (81.454%))
  Logic Levels:           16  (CARRY4=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.558    -0.128    core/reg_IF_ID/debug_clk
    SLICE_X58Y84         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.259     0.131 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=6, routed)           0.395     0.526    core/ctrl/inst_ID[0]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.043     0.569 f  core/ctrl/i_/ALUSrc_A_EX_i_6/O
                         net (fo=5, routed)           0.244     0.813    core/ctrl/i_/ALUSrc_A_EX_i_6_n_1
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.043     0.856 f  core/ctrl/i_/IR_ID[31]_i_11/O
                         net (fo=6, routed)           0.637     1.493    core/ctrl/Bop
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.051     1.544 f  core/ctrl/i_/IR_ID[31]_i_8/O
                         net (fo=17, routed)          0.474     2.018    core/ctrl/B_valid
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.136     2.154 f  core/ctrl/i_/Q[31]_i_8/O
                         net (fo=3, routed)           0.242     2.397    core/reg_IF_ID/rs1use_ctrl
    SLICE_X61Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.440 f  core/reg_IF_ID/A_EX[30]_i_6/O
                         net (fo=4, routed)           0.250     2.690    core/hazard_unit/rs1_forward_20
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.733 r  core/hazard_unit/A_EX[22]_i_3/O
                         net (fo=31, routed)          0.787     3.520    core/hazard_unit/A_EX[22]_i_3_n_1
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.043     3.563 r  core/hazard_unit/A_EX[25]_i_3/O
                         net (fo=1, routed)           0.164     3.727    core/hazard_unit/A_EX[25]_i_3_n_1
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.770 r  core/hazard_unit/A_EX[25]_i_1/O
                         net (fo=5, routed)           0.583     4.353    core/hazard_unit/dout_reg[30][25]
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.396 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.396    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.655 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.470     5.125    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.168 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.377     5.545    core/ctrl/IR_ID_reg[0]_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.043     5.588 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.519     6.107    core/U1_3/Branch_ctrl
    SLICE_X57Y87         LUT6 (Prop_lut6_I1_O)        0.043     6.150 r  core/U1_3/data_buf_reg_0_3_12_17_i_81/O
                         net (fo=1, routed)           0.000     6.150    core/U1_3/data_buf_reg_0_3_12_17_i_81_n_1
    SLICE_X57Y87         MUXF7 (Prop_muxf7_I0_O)      0.107     6.257 r  core/U1_3/data_buf_reg_0_3_12_17_i_34/O
                         net (fo=1, routed)           0.449     6.706    core/U1_3/data_buf_reg_0_3_12_17_i_34_n_1
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.830 r  core/U1_3/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.234     7.065    vga/U12/Test_signal[5]
    SLICE_X53Y88         LUT5 (Prop_lut5_I0_O)        0.043     7.108 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.362     7.469    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X52Y90         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y90         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.832     7.693    
                         clock uncertainty           -0.215     7.478    
    SLICE_X52Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.382    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          7.382    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 1.420ns (18.816%)  route 6.127ns (81.184%))
  Logic Levels:           16  (CARRY4=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.558    -0.128    core/reg_IF_ID/debug_clk
    SLICE_X58Y84         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.259     0.131 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=6, routed)           0.395     0.526    core/ctrl/inst_ID[0]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.043     0.569 f  core/ctrl/i_/ALUSrc_A_EX_i_6/O
                         net (fo=5, routed)           0.244     0.813    core/ctrl/i_/ALUSrc_A_EX_i_6_n_1
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.043     0.856 f  core/ctrl/i_/IR_ID[31]_i_11/O
                         net (fo=6, routed)           0.637     1.493    core/ctrl/Bop
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.051     1.544 f  core/ctrl/i_/IR_ID[31]_i_8/O
                         net (fo=17, routed)          0.474     2.018    core/ctrl/B_valid
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.136     2.154 f  core/ctrl/i_/Q[31]_i_8/O
                         net (fo=3, routed)           0.242     2.397    core/reg_IF_ID/rs1use_ctrl
    SLICE_X61Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.440 f  core/reg_IF_ID/A_EX[30]_i_6/O
                         net (fo=4, routed)           0.250     2.690    core/hazard_unit/rs1_forward_20
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.733 r  core/hazard_unit/A_EX[22]_i_3/O
                         net (fo=31, routed)          0.787     3.520    core/hazard_unit/A_EX[22]_i_3_n_1
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.043     3.563 r  core/hazard_unit/A_EX[25]_i_3/O
                         net (fo=1, routed)           0.164     3.727    core/hazard_unit/A_EX[25]_i_3_n_1
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.770 r  core/hazard_unit/A_EX[25]_i_1/O
                         net (fo=5, routed)           0.583     4.353    core/hazard_unit/dout_reg[30][25]
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.396 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.396    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.655 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.470     5.125    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.168 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.377     5.545    core/ctrl/IR_ID_reg[0]_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.043     5.588 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.489     6.076    core/U1_3/Branch_ctrl
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.043     6.119 r  core/U1_3/data_buf_reg_0_3_24_29_i_91/O
                         net (fo=1, routed)           0.000     6.119    core/U1_3/data_buf_reg_0_3_24_29_i_91_n_1
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.120     6.239 r  core/U1_3/data_buf_reg_0_3_24_29_i_36/O
                         net (fo=1, routed)           0.577     6.817    core/U1_3/data_buf_reg_0_3_24_29_i_36_n_1
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.122     6.939 r  core/U1_3/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.236     7.175    vga/U12/Test_signal[14]
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.043     7.218 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.201     7.419    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.832     7.693    
                         clock uncertainty           -0.215     7.478    
    SLICE_X50Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.382    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.382    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 1.402ns (18.706%)  route 6.093ns (81.294%))
  Logic Levels:           16  (CARRY4=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.558    -0.128    core/reg_IF_ID/debug_clk
    SLICE_X58Y84         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.259     0.131 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=6, routed)           0.395     0.526    core/ctrl/inst_ID[0]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.043     0.569 f  core/ctrl/i_/ALUSrc_A_EX_i_6/O
                         net (fo=5, routed)           0.244     0.813    core/ctrl/i_/ALUSrc_A_EX_i_6_n_1
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.043     0.856 f  core/ctrl/i_/IR_ID[31]_i_11/O
                         net (fo=6, routed)           0.637     1.493    core/ctrl/Bop
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.051     1.544 f  core/ctrl/i_/IR_ID[31]_i_8/O
                         net (fo=17, routed)          0.474     2.018    core/ctrl/B_valid
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.136     2.154 f  core/ctrl/i_/Q[31]_i_8/O
                         net (fo=3, routed)           0.242     2.397    core/reg_IF_ID/rs1use_ctrl
    SLICE_X61Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.440 f  core/reg_IF_ID/A_EX[30]_i_6/O
                         net (fo=4, routed)           0.250     2.690    core/hazard_unit/rs1_forward_20
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.733 r  core/hazard_unit/A_EX[22]_i_3/O
                         net (fo=31, routed)          0.787     3.520    core/hazard_unit/A_EX[22]_i_3_n_1
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.043     3.563 r  core/hazard_unit/A_EX[25]_i_3/O
                         net (fo=1, routed)           0.164     3.727    core/hazard_unit/A_EX[25]_i_3_n_1
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.770 r  core/hazard_unit/A_EX[25]_i_1/O
                         net (fo=5, routed)           0.583     4.353    core/hazard_unit/dout_reg[30][25]
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.396 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.396    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.655 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.470     5.125    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.168 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.377     5.545    core/ctrl/IR_ID_reg[0]_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.043     5.588 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.468     6.056    core/U1_3/Branch_ctrl
    SLICE_X56Y96         LUT6 (Prop_lut6_I1_O)        0.043     6.099 r  core/U1_3/data_buf_reg_0_3_24_29_i_133/O
                         net (fo=1, routed)           0.000     6.099    core/U1_3/data_buf_reg_0_3_24_29_i_133_n_1
    SLICE_X56Y96         MUXF7 (Prop_muxf7_I0_O)      0.101     6.200 r  core/U1_3/data_buf_reg_0_3_24_29_i_60/O
                         net (fo=1, routed)           0.438     6.638    core/U1_3/data_buf_reg_0_3_24_29_i_60_n_1
    SLICE_X55Y95         LUT6 (Prop_lut6_I5_O)        0.123     6.761 r  core/U1_3/data_buf_reg_0_3_24_29_i_19/O
                         net (fo=1, routed)           0.271     7.032    vga/U12/Test_signal[19]
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.043     7.075 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.292     7.367    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.832     7.693    
                         clock uncertainty           -0.215     7.478    
    SLICE_X50Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.331    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 1.510ns (20.293%)  route 5.931ns (79.707%))
  Logic Levels:           17  (CARRY4=1 LUT3=4 LUT4=2 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.558    -0.128    core/reg_IF_ID/debug_clk
    SLICE_X58Y84         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.259     0.131 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=6, routed)           0.395     0.526    core/ctrl/inst_ID[0]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.043     0.569 f  core/ctrl/i_/ALUSrc_A_EX_i_6/O
                         net (fo=5, routed)           0.244     0.813    core/ctrl/i_/ALUSrc_A_EX_i_6_n_1
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.043     0.856 f  core/ctrl/i_/IR_ID[31]_i_11/O
                         net (fo=6, routed)           0.637     1.493    core/ctrl/Bop
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.051     1.544 f  core/ctrl/i_/IR_ID[31]_i_8/O
                         net (fo=17, routed)          0.474     2.018    core/ctrl/B_valid
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.136     2.154 f  core/ctrl/i_/Q[31]_i_8/O
                         net (fo=3, routed)           0.242     2.397    core/reg_IF_ID/rs1use_ctrl
    SLICE_X61Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.440 f  core/reg_IF_ID/A_EX[30]_i_6/O
                         net (fo=4, routed)           0.250     2.690    core/hazard_unit/rs1_forward_20
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.733 r  core/hazard_unit/A_EX[22]_i_3/O
                         net (fo=31, routed)          0.787     3.520    core/hazard_unit/A_EX[22]_i_3_n_1
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.043     3.563 r  core/hazard_unit/A_EX[25]_i_3/O
                         net (fo=1, routed)           0.164     3.727    core/hazard_unit/A_EX[25]_i_3_n_1
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.770 r  core/hazard_unit/A_EX[25]_i_1/O
                         net (fo=5, routed)           0.583     4.353    core/hazard_unit/dout_reg[30][25]
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.396 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.396    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.655 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.470     5.125    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.168 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.377     5.545    core/ctrl/IR_ID_reg[0]_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.043     5.588 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.383     5.971    core/U1_3/Branch_ctrl
    SLICE_X58Y86         LUT6 (Prop_lut6_I1_O)        0.043     6.014 r  core/U1_3/data_buf_reg_0_3_0_5_i_180/O
                         net (fo=1, routed)           0.000     6.014    core/U1_3/data_buf_reg_0_3_0_5_i_180_n_1
    SLICE_X58Y86         MUXF7 (Prop_muxf7_I0_O)      0.101     6.115 r  core/U1_3/data_buf_reg_0_3_0_5_i_105/O
                         net (fo=1, routed)           0.269     6.384    core/U1_3/data_buf_reg_0_3_0_5_i_105_n_1
    SLICE_X57Y87         LUT3 (Prop_lut3_I1_O)        0.123     6.507 r  core/U1_3/data_buf_reg_0_3_0_5_i_45/O
                         net (fo=1, routed)           0.181     6.688    core/U1_3_n_43
    SLICE_X55Y87         LUT6 (Prop_lut6_I1_O)        0.043     6.731 r  core/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.000     6.731    vga/U12/debug_data[2]
    SLICE_X55Y87         MUXF7 (Prop_muxf7_I1_O)      0.108     6.839 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.474     7.313    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X54Y87         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.427     8.521    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X54Y87         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.832     7.690    
                         clock uncertainty           -0.215     7.475    
    SLICE_X54Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.192     7.283    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 1.409ns (18.822%)  route 6.077ns (81.178%))
  Logic Levels:           16  (CARRY4=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.558    -0.128    core/reg_IF_ID/debug_clk
    SLICE_X58Y84         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.259     0.131 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=6, routed)           0.395     0.526    core/ctrl/inst_ID[0]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.043     0.569 f  core/ctrl/i_/ALUSrc_A_EX_i_6/O
                         net (fo=5, routed)           0.244     0.813    core/ctrl/i_/ALUSrc_A_EX_i_6_n_1
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.043     0.856 f  core/ctrl/i_/IR_ID[31]_i_11/O
                         net (fo=6, routed)           0.637     1.493    core/ctrl/Bop
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.051     1.544 f  core/ctrl/i_/IR_ID[31]_i_8/O
                         net (fo=17, routed)          0.474     2.018    core/ctrl/B_valid
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.136     2.154 f  core/ctrl/i_/Q[31]_i_8/O
                         net (fo=3, routed)           0.242     2.397    core/reg_IF_ID/rs1use_ctrl
    SLICE_X61Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.440 f  core/reg_IF_ID/A_EX[30]_i_6/O
                         net (fo=4, routed)           0.250     2.690    core/hazard_unit/rs1_forward_20
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.733 r  core/hazard_unit/A_EX[22]_i_3/O
                         net (fo=31, routed)          0.787     3.520    core/hazard_unit/A_EX[22]_i_3_n_1
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.043     3.563 r  core/hazard_unit/A_EX[25]_i_3/O
                         net (fo=1, routed)           0.164     3.727    core/hazard_unit/A_EX[25]_i_3_n_1
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.770 r  core/hazard_unit/A_EX[25]_i_1/O
                         net (fo=5, routed)           0.583     4.353    core/hazard_unit/dout_reg[30][25]
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.396 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.396    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.655 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.470     5.125    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.168 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.377     5.545    core/ctrl/IR_ID_reg[0]_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.043     5.588 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.527     6.115    core/U1_3/Branch_ctrl
    SLICE_X57Y94         LUT6 (Prop_lut6_I1_O)        0.043     6.158 r  core/U1_3/data_buf_reg_0_3_24_29_i_147/O
                         net (fo=1, routed)           0.000     6.158    core/U1_3/data_buf_reg_0_3_24_29_i_147_n_1
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I0_O)      0.107     6.265 r  core/U1_3/data_buf_reg_0_3_24_29_i_68/O
                         net (fo=1, routed)           0.355     6.620    core/U1_3/data_buf_reg_0_3_24_29_i_68_n_1
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.744 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=1, routed)           0.352     7.095    vga/U12/Test_signal[18]
    SLICE_X51Y93         LUT5 (Prop_lut5_I0_O)        0.043     7.138 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.220     7.358    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.832     7.693    
                         clock uncertainty           -0.215     7.478    
    SLICE_X50Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.366    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.531ns (20.837%)  route 5.817ns (79.163%))
  Logic Levels:           17  (CARRY4=1 LUT3=4 LUT4=2 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.558    -0.128    core/reg_IF_ID/debug_clk
    SLICE_X58Y84         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.259     0.131 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=6, routed)           0.395     0.526    core/ctrl/inst_ID[0]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.043     0.569 f  core/ctrl/i_/ALUSrc_A_EX_i_6/O
                         net (fo=5, routed)           0.244     0.813    core/ctrl/i_/ALUSrc_A_EX_i_6_n_1
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.043     0.856 f  core/ctrl/i_/IR_ID[31]_i_11/O
                         net (fo=6, routed)           0.637     1.493    core/ctrl/Bop
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.051     1.544 f  core/ctrl/i_/IR_ID[31]_i_8/O
                         net (fo=17, routed)          0.474     2.018    core/ctrl/B_valid
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.136     2.154 f  core/ctrl/i_/Q[31]_i_8/O
                         net (fo=3, routed)           0.242     2.397    core/reg_IF_ID/rs1use_ctrl
    SLICE_X61Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.440 f  core/reg_IF_ID/A_EX[30]_i_6/O
                         net (fo=4, routed)           0.250     2.690    core/hazard_unit/rs1_forward_20
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.733 r  core/hazard_unit/A_EX[22]_i_3/O
                         net (fo=31, routed)          0.787     3.520    core/hazard_unit/A_EX[22]_i_3_n_1
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.043     3.563 r  core/hazard_unit/A_EX[25]_i_3/O
                         net (fo=1, routed)           0.164     3.727    core/hazard_unit/A_EX[25]_i_3_n_1
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.770 r  core/hazard_unit/A_EX[25]_i_1/O
                         net (fo=5, routed)           0.583     4.353    core/hazard_unit/dout_reg[30][25]
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.396 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.396    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.655 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.470     5.125    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.168 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.377     5.545    core/ctrl/IR_ID_reg[0]_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.043     5.588 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.368     5.956    core/U1_3/Branch_ctrl
    SLICE_X59Y84         LUT6 (Prop_lut6_I1_O)        0.043     5.999 r  core/U1_3/data_buf_reg_0_3_0_5_i_168/O
                         net (fo=1, routed)           0.000     5.999    core/U1_3/data_buf_reg_0_3_0_5_i_168_n_1
    SLICE_X59Y84         MUXF7 (Prop_muxf7_I0_O)      0.107     6.106 r  core/U1_3/data_buf_reg_0_3_0_5_i_95/O
                         net (fo=1, routed)           0.350     6.456    core/U1_3/data_buf_reg_0_3_0_5_i_95_n_1
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124     6.580 r  core/U1_3/data_buf_reg_0_3_0_5_i_41/O
                         net (fo=1, routed)           0.181     6.761    core/U1_3_n_44
    SLICE_X53Y86         LUT6 (Prop_lut6_I1_O)        0.043     6.804 r  core/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.000     6.804    vga/U12/debug_data[3]
    SLICE_X53Y86         MUXF7 (Prop_muxf7_I1_O)      0.122     6.926 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.293     7.220    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X54Y87         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.427     8.521    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X54Y87         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.832     7.690    
                         clock uncertainty           -0.215     7.475    
    SLICE_X54Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.214     7.261    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 core/reg_IF_ID/IR_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 1.409ns (19.111%)  route 5.964ns (80.889%))
  Logic Levels:           16  (CARRY4=1 LUT3=3 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.128ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.558    -0.128    core/reg_IF_ID/debug_clk
    SLICE_X58Y84         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.259     0.131 f  core/reg_IF_ID/IR_ID_reg[0]/Q
                         net (fo=6, routed)           0.395     0.526    core/ctrl/inst_ID[0]
    SLICE_X58Y83         LUT3 (Prop_lut3_I1_O)        0.043     0.569 f  core/ctrl/i_/ALUSrc_A_EX_i_6/O
                         net (fo=5, routed)           0.244     0.813    core/ctrl/i_/ALUSrc_A_EX_i_6_n_1
    SLICE_X59Y83         LUT5 (Prop_lut5_I3_O)        0.043     0.856 f  core/ctrl/i_/IR_ID[31]_i_11/O
                         net (fo=6, routed)           0.637     1.493    core/ctrl/Bop
    SLICE_X59Y85         LUT3 (Prop_lut3_I2_O)        0.051     1.544 f  core/ctrl/i_/IR_ID[31]_i_8/O
                         net (fo=17, routed)          0.474     2.018    core/ctrl/B_valid
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.136     2.154 f  core/ctrl/i_/Q[31]_i_8/O
                         net (fo=3, routed)           0.242     2.397    core/reg_IF_ID/rs1use_ctrl
    SLICE_X61Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.440 f  core/reg_IF_ID/A_EX[30]_i_6/O
                         net (fo=4, routed)           0.250     2.690    core/hazard_unit/rs1_forward_20
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.043     2.733 r  core/hazard_unit/A_EX[22]_i_3/O
                         net (fo=31, routed)          0.787     3.520    core/hazard_unit/A_EX[22]_i_3_n_1
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.043     3.563 r  core/hazard_unit/A_EX[25]_i_3/O
                         net (fo=1, routed)           0.164     3.727    core/hazard_unit/A_EX[25]_i_3_n_1
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.043     3.770 r  core/hazard_unit/A_EX[25]_i_1/O
                         net (fo=5, routed)           0.583     4.353    core/hazard_unit/dout_reg[30][25]
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.043     4.396 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.396    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.655 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.470     5.125    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.168 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.377     5.545    core/ctrl/IR_ID_reg[0]_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.043     5.588 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.489     6.077    core/U1_3/Branch_ctrl
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.043     6.120 r  core/U1_3/data_buf_reg_0_3_24_29_i_105/O
                         net (fo=1, routed)           0.000     6.120    core/U1_3/data_buf_reg_0_3_24_29_i_105_n_1
    SLICE_X55Y94         MUXF7 (Prop_muxf7_I0_O)      0.107     6.227 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.423     6.650    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.774 r  core/U1_3/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=1, routed)           0.109     6.883    vga/U12/Test_signal[17]
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.043     6.926 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.319     7.245    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.430     8.524    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism             -0.832     7.693    
                         clock uncertainty           -0.215     7.478    
    SLICE_X50Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.343    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  0.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.202ns (35.501%)  route 0.367ns (64.499%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.648     0.307    core/reg_EXE_MEM/debug_clk
    SLICE_X52Y94         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.118     0.425 r  core/reg_EXE_MEM/IR_MEM_reg[27]/Q
                         net (fo=2, routed)           0.103     0.528    core/U1_3/inst_MEM[23]
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.028     0.556 r  core/U1_3/data_buf_reg_0_3_24_29_i_41/O
                         net (fo=1, routed)           0.054     0.610    core/U1_3/data_buf_reg_0_3_24_29_i_41_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.028     0.638 r  core/U1_3/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=1, routed)           0.052     0.690    vga/U12/Test_signal[17]
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.028     0.718 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.158     0.876    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.887    -0.571    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X50Y93         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    -0.233    
                         clock uncertainty            0.215    -0.018    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.097    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.184ns (30.684%)  route 0.416ns (69.316%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.305ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.646     0.305    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y89         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.100     0.405 r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/Q
                         net (fo=2, routed)           0.097     0.502    core/U1_3/data_buf_reg_0_3_30_31_i_2_1[10]
    SLICE_X51Y90         LUT6 (Prop_lut6_I0_O)        0.028     0.530 r  core/U1_3/data_buf_reg_0_3_12_17_i_47/O
                         net (fo=1, routed)           0.122     0.652    core/U1_3/data_buf_reg_0_3_12_17_i_47_n_1
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.028     0.680 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=1, routed)           0.052     0.732    vga/U12/Test_signal[7]
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.028     0.760 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.144     0.904    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X52Y90         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.886    -0.572    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y90         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.339    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X52Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.113    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.184ns (28.556%)  route 0.460ns (71.444%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.648     0.307    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y94         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.100     0.407 r  core/reg_EXE_MEM/IR_MEM_reg[19]/Q
                         net (fo=2, routed)           0.129     0.535    core/U1_3/inst_MEM[15]
    SLICE_X52Y94         LUT6 (Prop_lut6_I2_O)        0.028     0.563 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=1, routed)           0.142     0.705    core/U1_3/data_buf_reg_0_3_18_23_i_24_n_1
    SLICE_X52Y91         LUT6 (Prop_lut6_I0_O)        0.028     0.733 r  core/U1_3/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.096     0.829    vga/U12/Test_signal[9]
    SLICE_X51Y91         LUT5 (Prop_lut5_I0_O)        0.028     0.857 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.094     0.951    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.886    -0.572    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X50Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.089    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.184ns (26.216%)  route 0.518ns (73.784%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.648     0.307    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y94         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.100     0.407 r  core/reg_EXE_MEM/IR_MEM_reg[20]/Q
                         net (fo=2, routed)           0.138     0.545    core/U1_3/inst_MEM[16]
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.028     0.573 r  core/U1_3/data_buf_reg_0_3_18_23_i_44/O
                         net (fo=1, routed)           0.113     0.686    core/U1_3/data_buf_reg_0_3_18_23_i_44_n_1
    SLICE_X51Y94         LUT6 (Prop_lut6_I0_O)        0.028     0.714 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=1, routed)           0.130     0.844    vga/U12/Test_signal[10]
    SLICE_X51Y93         LUT5 (Prop_lut5_I0_O)        0.028     0.872 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.137     1.009    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.886    -0.572    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X50Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.113    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.184ns (26.347%)  route 0.514ns (73.653%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.305ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.646     0.305    core/reg_EXE_MEM/debug_clk
    SLICE_X55Y91         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.100     0.405 r  core/reg_EXE_MEM/IR_MEM_reg[15]/Q
                         net (fo=2, routed)           0.174     0.578    core/U1_3/inst_MEM[11]
    SLICE_X55Y91         LUT6 (Prop_lut6_I2_O)        0.028     0.606 r  core/U1_3/data_buf_reg_0_3_12_17_i_39/O
                         net (fo=1, routed)           0.075     0.681    core/U1_3/data_buf_reg_0_3_12_17_i_39_n_1
    SLICE_X55Y91         LUT6 (Prop_lut6_I0_O)        0.028     0.709 r  core/U1_3/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.130     0.839    vga/U12/Test_signal[8]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.028     0.867 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.136     1.003    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X52Y90         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.886    -0.572    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y90         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.339    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X52Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.096    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.202ns (28.943%)  route 0.496ns (71.057%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.305ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.646     0.305    core/reg_EXE_MEM/debug_clk
    SLICE_X52Y89         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.118     0.423 r  core/reg_EXE_MEM/IR_MEM_reg[13]/Q
                         net (fo=2, routed)           0.146     0.568    core/U1_3/inst_MEM[9]
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.028     0.596 r  core/U1_3/data_buf_reg_0_3_12_17_i_23/O
                         net (fo=1, routed)           0.127     0.724    core/U1_3/data_buf_reg_0_3_12_17_i_23_n_1
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.028     0.752 r  core/U1_3/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.076     0.828    vga/U12/Test_signal[6]
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.028     0.856 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.147     1.003    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X52Y90         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.886    -0.572    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y90         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X52Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.089    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.202ns (27.887%)  route 0.522ns (72.113%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.643     0.302    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y86         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.118     0.420 r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/Q
                         net (fo=2, routed)           0.146     0.565    core/U1_3/data_buf_reg_0_3_30_31_i_2_1[6]
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.028     0.593 r  core/U1_3/data_buf_reg_0_3_6_11_i_57/O
                         net (fo=1, routed)           0.123     0.716    core/U1_3/data_buf_reg_0_3_6_11_i_57_n_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I0_O)        0.028     0.744 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.148     0.892    vga/U12/Test_signal[4]
    SLICE_X53Y88         LUT5 (Prop_lut5_I0_O)        0.028     0.920 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.106     1.026    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X52Y88         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.885    -0.573    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y88         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.235    
                         clock uncertainty            0.215    -0.020    
    SLICE_X52Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.109    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.202ns (28.210%)  route 0.514ns (71.790%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.648     0.307    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y95         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.118     0.425 r  core/reg_EXE_MEM/IR_MEM_reg[23]/Q
                         net (fo=2, routed)           0.146     0.571    core/U1_3/inst_MEM[19]
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.028     0.599 r  core/U1_3/data_buf_reg_0_3_18_23_i_52/O
                         net (fo=1, routed)           0.122     0.720    core/U1_3/data_buf_reg_0_3_18_23_i_52_n_1
    SLICE_X50Y94         LUT6 (Prop_lut6_I0_O)        0.028     0.748 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.052     0.801    vga/U12/Test_signal[13]
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.028     0.829 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.194     1.023    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.886    -0.572    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.339    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X50Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.087    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.184ns (24.721%)  route 0.560ns (75.279%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.648     0.307    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y95         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.100     0.407 r  core/reg_EXE_MEM/IR_MEM_reg[22]/Q
                         net (fo=2, routed)           0.241     0.648    core/U1_3/inst_MEM[18]
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.028     0.676 r  core/U1_3/data_buf_reg_0_3_18_23_i_60/O
                         net (fo=1, routed)           0.098     0.774    core/U1_3/data_buf_reg_0_3_18_23_i_60_n_1
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.028     0.802 r  core/U1_3/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.117     0.918    vga/U12/Test_signal[12]
    SLICE_X53Y93         LUT5 (Prop_lut5_I0_O)        0.028     0.946 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.105     1.051    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.886    -0.572    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X50Y92         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.234    
                         clock uncertainty            0.215    -0.019    
    SLICE_X50Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.110    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.184ns (25.358%)  route 0.542ns (74.642%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.643     0.302    core/reg_EXE_MEM/debug_clk
    SLICE_X60Y85         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.100     0.402 r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/Q
                         net (fo=2, routed)           0.142     0.544    core/U1_3/data_buf_reg_0_3_30_31_i_2_1[1]
    SLICE_X60Y85         LUT6 (Prop_lut6_I0_O)        0.028     0.572 r  core/U1_3/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=1, routed)           0.122     0.694    core/U1_3/data_buf_reg_0_3_0_5_i_48_n_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.028     0.722 r  core/U1_3/data_buf_reg_0_3_0_5_i_20/O
                         net (fo=1, routed)           0.099     0.822    vga/U12/Test_signal[0]
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.028     0.850 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.178     1.027    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X54Y87         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.882    -0.576    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X54Y87         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.339    -0.238    
                         clock uncertainty            0.215    -0.023    
    SLICE_X54Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.083    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.944    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.158ns  (logic 1.855ns (58.731%)  route 1.303ns (41.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( 28.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.654    28.059    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.859 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.515    30.374    vga/U12/DO[0]
    SLICE_X24Y70         LUT4 (Prop_lut4_I1_O)        0.055    30.429 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.788    31.218    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.103    37.449    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.449    
                         arrival time                         -31.218    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.188ns  (logic 1.843ns (57.805%)  route 1.345ns (42.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( 28.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.654    28.059    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.859 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.722    30.581    vga/U12/DO[0]
    SLICE_X24Y71         LUT4 (Prop_lut4_I0_O)        0.043    30.624 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.623    31.248    vga/U12/B[1]_i_1_n_1
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.489    38.583    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.752    
                         clock uncertainty           -0.201    37.550    
    SLICE_X25Y71         FDRE (Setup_fdre_C_D)       -0.031    37.519    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                         -31.248    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.065ns  (logic 1.852ns (60.414%)  route 1.213ns (39.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( 28.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.654    28.059    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.859 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.520    30.380    vga/U12/DO[0]
    SLICE_X24Y70         LUT5 (Prop_lut5_I3_O)        0.052    30.432 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.693    31.125    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.101    37.451    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.451    
                         arrival time                         -31.125    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.050ns  (logic 1.852ns (60.721%)  route 1.198ns (39.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( 28.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.654    28.059    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.859 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.520    30.380    vga/U12/DO[0]
    SLICE_X24Y70         LUT5 (Prop_lut5_I3_O)        0.052    30.432 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.678    31.109    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.101    37.451    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.451    
                         arrival time                         -31.109    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.039ns  (logic 1.855ns (61.043%)  route 1.184ns (38.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( 28.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.654    28.059    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.859 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.515    30.374    vga/U12/DO[0]
    SLICE_X24Y70         LUT4 (Prop_lut4_I1_O)        0.055    30.429 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.669    31.098    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.103    37.449    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.449    
                         arrival time                         -31.098    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.078ns  (logic 1.843ns (59.878%)  route 1.235ns (40.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( 28.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.654    28.059    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.859 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.722    30.581    vga/U12/DO[0]
    SLICE_X24Y71         LUT4 (Prop_lut4_I0_O)        0.043    30.624 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.513    31.137    vga/U12/B[1]_i_1_n_1
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.489    38.583    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.752    
                         clock uncertainty           -0.201    37.550    
    SLICE_X25Y71         FDRE (Setup_fdre_C_D)       -0.022    37.528    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.528    
                         arrival time                         -31.137    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.905ns  (logic 1.851ns (63.716%)  route 1.054ns (36.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( 28.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.654    28.059    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.859 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.722    30.581    vga/U12/DO[0]
    SLICE_X24Y71         LUT2 (Prop_lut2_I1_O)        0.051    30.632 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.332    30.964    vga/U12/R[3]_i_1_n_1
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.489    38.583    vga/U12/CLK_OUT3
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.752    
                         clock uncertainty           -0.201    37.550    
    SLICE_X24Y71         FDRE (Setup_fdre_C_D)       -0.112    37.438    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.438    
                         arrival time                         -30.964    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.793ns  (logic 1.851ns (66.265%)  route 0.942ns (33.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( 28.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.654    28.059    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.859 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.722    30.581    vga/U12/DO[0]
    SLICE_X24Y71         LUT2 (Prop_lut2_I1_O)        0.051    30.632 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220    30.853    vga/U12/R[3]_i_1_n_1
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.489    38.583    vga/U12/CLK_OUT3
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.752    
                         clock uncertainty           -0.201    37.550    
    SLICE_X24Y71         FDRE (Setup_fdre_C_D)       -0.112    37.438    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.438    
                         arrival time                         -30.853    
  -------------------------------------------------------------------
                         slack                                  6.586    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.406ns  (logic 1.800ns (74.817%)  route 0.606ns (25.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( 28.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.654    28.059    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.859 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.606    30.465    vga/U12/DO[0]
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.489    38.583    vga/U12/CLK_OUT3
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism             -0.832    37.752    
                         clock uncertainty           -0.201    37.550    
    SLICE_X24Y71         FDRE (Setup_fdre_C_D)       -0.022    37.528    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.528    
                         arrival time                         -30.465    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.363ns  (logic 1.843ns (77.987%)  route 0.520ns (22.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.941ns = ( 28.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.654    28.059    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.859 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.520    30.380    vga/U12/DO[0]
    SLICE_X24Y70         LUT5 (Prop_lut5_I3_O)        0.043    30.423 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000    30.423    vga/U12/B[2]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)        0.034    37.586    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.586    
                         arrival time                         -30.423    
  -------------------------------------------------------------------
                         slack                                  7.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.128ns (18.614%)  route 0.560ns (81.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.681    -0.512    vga/CLK_OUT1
    SLICE_X25Y70         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.560     0.148    vga/U12/flag__0
    SLICE_X24Y70         LUT4 (Prop_lut4_I2_O)        0.028     0.176 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     0.176    vga/U12/B[3]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X24Y70         FDRE (Hold_fdre_C_D)         0.060     0.061    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.128ns (18.554%)  route 0.562ns (81.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.681    -0.512    vga/CLK_OUT1
    SLICE_X25Y70         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.562     0.150    vga/U12/flag__0
    SLICE_X24Y70         LUT5 (Prop_lut5_I1_O)        0.028     0.178 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000     0.178    vga/U12/B[2]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X24Y70         FDRE (Hold_fdre_C_D)         0.060     0.061    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.585ns (67.320%)  route 0.284ns (32.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.711    -0.482    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.103 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.284     0.387    vga/U12/DO[0]
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.918    -0.540    vga/U12/CLK_OUT3
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X24Y71         FDRE (Hold_fdre_C_D)         0.038     0.038    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.585ns (62.845%)  route 0.346ns (37.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.711    -0.482    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y28         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.103 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.346     0.449    vga/U12/DO[0]
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.918    -0.540    vga/U12/CLK_OUT3
    SLICE_X24Y71         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X24Y71         FDRE (Hold_fdre_C_D)         0.040     0.040    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.128ns (13.011%)  route 0.856ns (86.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.681    -0.512    vga/CLK_OUT1
    SLICE_X25Y70         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.600     0.188    vga/U12/flag__0
    SLICE_X24Y71         LUT4 (Prop_lut4_I1_O)        0.028     0.216 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.256     0.472    vga/U12/B[1]_i_1_n_1
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.918    -0.540    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X25Y71         FDRE (Hold_fdre_C_D)         0.040     0.040    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.128ns (12.353%)  route 0.908ns (87.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.681    -0.512    vga/CLK_OUT1
    SLICE_X25Y70         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.600     0.188    vga/U12/flag__0
    SLICE_X24Y71         LUT4 (Prop_lut4_I1_O)        0.028     0.216 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.308     0.525    vga/U12/B[1]_i_1_n_1
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.918    -0.540    vga/U12/CLK_OUT3
    SLICE_X25Y71         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X25Y71         FDRE (Hold_fdre_C_D)         0.038     0.038    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.130ns (12.568%)  route 0.904ns (87.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.681    -0.512    vga/CLK_OUT1
    SLICE_X25Y70         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.560     0.148    vga/U12/flag__0
    SLICE_X24Y70         LUT4 (Prop_lut4_I0_O)        0.030     0.178 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.345     0.523    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X24Y70         FDRE (Hold_fdre_C_D)        -0.008    -0.007    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.129ns (11.904%)  route 0.955ns (88.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.681    -0.512    vga/CLK_OUT1
    SLICE_X25Y70         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.562     0.150    vga/U12/flag__0
    SLICE_X24Y70         LUT5 (Prop_lut5_I0_O)        0.029     0.179 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.393     0.572    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X24Y70         FDRE (Hold_fdre_C_D)         0.006     0.007    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.129ns (11.790%)  route 0.965ns (88.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.681    -0.512    vga/CLK_OUT1
    SLICE_X25Y70         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.562     0.150    vga/U12/flag__0
    SLICE_X24Y70         LUT5 (Prop_lut5_I0_O)        0.029     0.179 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.403     0.583    vga/U12/G[3]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X24Y70         FDRE (Hold_fdre_C_D)         0.008     0.009    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.130ns (11.926%)  route 0.960ns (88.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.681    -0.512    vga/CLK_OUT1
    SLICE_X25Y70         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.560     0.148    vga/U12/flag__0
    SLICE_X24Y70         LUT4 (Prop_lut4_I0_O)        0.030     0.178 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.400     0.578    vga/U12/G[1]_i_1_n_1
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X24Y70         FDRE (Hold_fdre_C_D)        -0.008    -0.007    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.586    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.356ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.932ns  (logic 0.330ns (11.256%)  route 2.602ns (88.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.914ns = ( 98.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    98.086    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    98.290 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.768   100.058    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.126   100.184 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.833   101.018    DISPLAY/P2S_LED/buff_0
    SLICE_X14Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X14Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X14Y86         FDRE (Setup_fdre_C_CE)      -0.178   117.373    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.373    
                         arrival time                        -101.018    
  -------------------------------------------------------------------
                         slack                                 16.356    

Slack (MET) :             16.356ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.932ns  (logic 0.330ns (11.256%)  route 2.602ns (88.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.914ns = ( 98.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    98.086    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    98.290 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.768   100.058    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.126   100.184 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.833   101.018    DISPLAY/P2S_LED/buff_0
    SLICE_X14Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X14Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X14Y86         FDRE (Setup_fdre_C_CE)      -0.178   117.373    DISPLAY/P2S_LED/buff_reg[7]
  -------------------------------------------------------------------
                         required time                        117.373    
                         arrival time                        -101.018    
  -------------------------------------------------------------------
                         slack                                 16.356    

Slack (MET) :             16.356ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.932ns  (logic 0.330ns (11.256%)  route 2.602ns (88.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.914ns = ( 98.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    98.086    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    98.290 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.768   100.058    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.126   100.184 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.833   101.018    DISPLAY/P2S_LED/buff_0
    SLICE_X14Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X14Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X14Y86         FDRE (Setup_fdre_C_CE)      -0.178   117.373    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.373    
                         arrival time                        -101.018    
  -------------------------------------------------------------------
                         slack                                 16.356    

Slack (MET) :             16.356ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.932ns  (logic 0.330ns (11.256%)  route 2.602ns (88.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.914ns = ( 98.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    98.086    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    98.290 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.768   100.058    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.126   100.184 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.833   101.018    DISPLAY/P2S_LED/buff_0
    SLICE_X14Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X14Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X14Y86         FDRE (Setup_fdre_C_CE)      -0.178   117.373    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        117.373    
                         arrival time                        -101.018    
  -------------------------------------------------------------------
                         slack                                 16.356    

Slack (MET) :             16.481ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.783ns  (logic 0.330ns (11.858%)  route 2.453ns (88.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.914ns = ( 98.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    98.086    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    98.290 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.768   100.058    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.126   100.184 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.685   100.869    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X13Y86         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -100.869    
  -------------------------------------------------------------------
                         slack                                 16.481    

Slack (MET) :             16.481ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.783ns  (logic 0.330ns (11.858%)  route 2.453ns (88.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.914ns = ( 98.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    98.086    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    98.290 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.768   100.058    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.126   100.184 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.685   100.869    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X13Y86         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -100.869    
  -------------------------------------------------------------------
                         slack                                 16.481    

Slack (MET) :             16.481ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.783ns  (logic 0.330ns (11.858%)  route 2.453ns (88.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.914ns = ( 98.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    98.086    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    98.290 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.768   100.058    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.126   100.184 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.685   100.869    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X13Y86         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[5]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -100.869    
  -------------------------------------------------------------------
                         slack                                 16.481    

Slack (MET) :             16.481ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.783ns  (logic 0.330ns (11.858%)  route 2.453ns (88.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.914ns = ( 98.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    98.086    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    98.290 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.768   100.058    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.126   100.184 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.685   100.869    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y86         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X13Y86         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[6]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -100.869    
  -------------------------------------------------------------------
                         slack                                 16.481    

Slack (MET) :             16.499ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.765ns  (logic 0.330ns (11.933%)  route 2.435ns (88.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.914ns = ( 98.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    98.086    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    98.290 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.768   100.058    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.126   100.184 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.667   100.851    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y87         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y87         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X13Y87         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -100.851    
  -------------------------------------------------------------------
                         slack                                 16.499    

Slack (MET) :             16.499ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.765ns  (logic 0.330ns (11.933%)  route 2.435ns (88.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.914ns = ( 98.086 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    98.086    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    98.290 f  rst_all_reg/Q
                         net (fo=1318, routed)        1.768   100.058    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.126   100.184 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=17, routed)          0.667   100.851    DISPLAY/P2S_LED/buff_0
    SLICE_X13Y87         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X13Y87         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X13Y87         FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -100.851    
  -------------------------------------------------------------------
                         slack                                 16.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.091ns (14.932%)  route 0.518ns (85.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.518     0.131    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X5Y79          FDRE (Hold_fdre_C_R)        -0.052    -0.001    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.091ns (14.932%)  route 0.518ns (85.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.518     0.131    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X5Y79          FDRE (Hold_fdre_C_R)        -0.052    -0.001    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.091ns (14.932%)  route 0.518ns (85.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.518     0.131    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X5Y79          FDRE (Hold_fdre_C_R)        -0.052    -0.001    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.091ns (14.932%)  route 0.518ns (85.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.518     0.131    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X5Y79          FDRE (Hold_fdre_C_R)        -0.052    -0.001    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.091ns (14.880%)  route 0.521ns (85.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.521     0.133    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X4Y79          FDRE (Hold_fdre_C_R)        -0.052    -0.001    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.091ns (14.880%)  route 0.521ns (85.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.521     0.133    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X4Y79          FDRE (Hold_fdre_C_R)        -0.052    -0.001    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.091ns (12.879%)  route 0.616ns (87.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.616     0.228    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y80          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y80          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.163    
                         clock uncertainty            0.215     0.052    
    SLICE_X5Y80          FDRE (Hold_fdre_C_R)        -0.052     0.000    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.091ns (12.879%)  route 0.616ns (87.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.616     0.228    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y80          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y80          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.163    
                         clock uncertainty            0.215     0.052    
    SLICE_X5Y80          FDRE (Hold_fdre_C_R)        -0.052     0.000    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.157ns (18.922%)  route 0.673ns (81.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.673     0.285    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.066     0.351 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     0.351    DISPLAY/P2S_SEG/buff[6]_i_1_n_1
    SLICE_X3Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.060     0.111    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.157ns (18.496%)  route 0.692ns (81.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        0.692     0.304    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y78          LUT4 (Prop_lut4_I3_O)        0.066     0.370 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.000     0.370    DISPLAY/P2S_SEG/s_clk_i_1_n_1
    SLICE_X4Y78          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y78          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.060     0.110    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       95.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.858ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.204ns (3.930%)  route 4.987ns (96.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.213ns = ( 100.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.914ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    -1.914    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    -1.710 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.987     3.276    core/REG_PC/rst_all
    SLICE_X60Y86         FDCE                                         f  core/REG_PC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.427   100.213    core/REG_PC/debug_clk
    SLICE_X60Y86         FDCE                                         r  core/REG_PC/Q_reg[0]/C
                         clock pessimism             -0.689    99.524    
                         clock uncertainty           -0.095    99.429    
    SLICE_X60Y86         FDCE (Recov_fdce_C_CLR)     -0.295    99.134    core/REG_PC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         99.134    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 95.858    

Slack (MET) :             95.858ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.204ns (3.930%)  route 4.987ns (96.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.213ns = ( 100.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.914ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    -1.914    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    -1.710 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.987     3.276    core/REG_PC/rst_all
    SLICE_X60Y86         FDCE                                         f  core/REG_PC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.427   100.213    core/REG_PC/debug_clk
    SLICE_X60Y86         FDCE                                         r  core/REG_PC/Q_reg[1]/C
                         clock pessimism             -0.689    99.524    
                         clock uncertainty           -0.095    99.429    
    SLICE_X60Y86         FDCE (Recov_fdce_C_CLR)     -0.295    99.134    core/REG_PC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         99.134    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 95.858    

Slack (MET) :             95.985ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.204ns (4.009%)  route 4.884ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.213ns = ( 100.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.914ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    -1.914    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    -1.710 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.884     3.174    core/REG_PC/rst_all
    SLICE_X56Y87         FDCE                                         f  core/REG_PC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.427   100.213    core/REG_PC/debug_clk
    SLICE_X56Y87         FDCE                                         r  core/REG_PC/Q_reg[7]/C
                         clock pessimism             -0.689    99.524    
                         clock uncertainty           -0.095    99.429    
    SLICE_X56Y87         FDCE (Recov_fdce_C_CLR)     -0.270    99.159    core/REG_PC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         99.159    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 95.985    

Slack (MET) :             95.985ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.204ns (4.009%)  route 4.884ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.213ns = ( 100.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.914ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    -1.914    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    -1.710 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.884     3.174    core/REG_PC/rst_all
    SLICE_X56Y87         FDCE                                         f  core/REG_PC/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.427   100.213    core/REG_PC/debug_clk
    SLICE_X56Y87         FDCE                                         r  core/REG_PC/Q_reg[9]/C
                         clock pessimism             -0.689    99.524    
                         clock uncertainty           -0.095    99.429    
    SLICE_X56Y87         FDCE (Recov_fdce_C_CLR)     -0.270    99.159    core/REG_PC/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         99.159    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 95.985    

Slack (MET) :             95.992ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.204ns (4.033%)  route 4.854ns (95.967%))
  Logic Levels:           0  
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.214ns = ( 100.214 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.914ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    -1.914    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    -1.710 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.854     3.144    core/REG_PC/rst_all
    SLICE_X53Y87         FDCE                                         f  core/REG_PC/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.428   100.214    core/REG_PC/debug_clk
    SLICE_X53Y87         FDCE                                         r  core/REG_PC/Q_reg[4]/C
                         clock pessimism             -0.689    99.525    
                         clock uncertainty           -0.095    99.430    
    SLICE_X53Y87         FDCE (Recov_fdce_C_CLR)     -0.295    99.135    core/REG_PC/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         99.135    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                 95.992    

Slack (MET) :             95.992ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.204ns (4.033%)  route 4.854ns (95.967%))
  Logic Levels:           0  
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.214ns = ( 100.214 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.914ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    -1.914    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    -1.710 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.854     3.144    core/REG_PC/rst_all
    SLICE_X53Y87         FDCE                                         f  core/REG_PC/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.428   100.214    core/REG_PC/debug_clk
    SLICE_X53Y87         FDCE                                         r  core/REG_PC/Q_reg[5]/C
                         clock pessimism             -0.689    99.525    
                         clock uncertainty           -0.095    99.430    
    SLICE_X53Y87         FDCE (Recov_fdce_C_CLR)     -0.295    99.135    core/REG_PC/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         99.135    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                 95.992    

Slack (MET) :             96.018ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.204ns (4.009%)  route 4.884ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.213ns = ( 100.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.914ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    -1.914    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    -1.710 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.884     3.174    core/REG_PC/rst_all
    SLICE_X56Y87         FDCE                                         f  core/REG_PC/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.427   100.213    core/REG_PC/debug_clk
    SLICE_X56Y87         FDCE                                         r  core/REG_PC/Q_reg[6]/C
                         clock pessimism             -0.689    99.524    
                         clock uncertainty           -0.095    99.429    
    SLICE_X56Y87         FDCE (Recov_fdce_C_CLR)     -0.237    99.192    core/REG_PC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         99.192    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 96.018    

Slack (MET) :             96.018ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.204ns (4.009%)  route 4.884ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.213ns = ( 100.213 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.914ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    -1.914    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    -1.710 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.884     3.174    core/REG_PC/rst_all
    SLICE_X56Y87         FDCE                                         f  core/REG_PC/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.427   100.213    core/REG_PC/debug_clk
    SLICE_X56Y87         FDCE                                         r  core/REG_PC/Q_reg[8]/C
                         clock pessimism             -0.689    99.524    
                         clock uncertainty           -0.095    99.429    
    SLICE_X56Y87         FDCE (Recov_fdce_C_CLR)     -0.237    99.192    core/REG_PC/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         99.192    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 96.018    

Slack (MET) :             96.140ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.204ns (4.154%)  route 4.707ns (95.846%))
  Logic Levels:           0  
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.215ns = ( 100.215 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.914ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    -1.914    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    -1.710 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.707     2.996    core/REG_PC/rst_all
    SLICE_X57Y90         FDCE                                         f  core/REG_PC/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.429   100.215    core/REG_PC/debug_clk
    SLICE_X57Y90         FDCE                                         r  core/REG_PC/Q_reg[12]/C
                         clock pessimism             -0.689    99.526    
                         clock uncertainty           -0.095    99.431    
    SLICE_X57Y90         FDCE (Recov_fdce_C_CLR)     -0.295    99.136    core/REG_PC/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         99.136    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 96.140    

Slack (MET) :             96.140ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[13]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.204ns (4.154%)  route 4.707ns (95.846%))
  Logic Levels:           0  
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.215ns = ( 100.215 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.914ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.680    -1.914    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.204    -1.710 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.707     2.996    core/REG_PC/rst_all
    SLICE_X57Y90         FDCE                                         f  core/REG_PC/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.429   100.215    core/REG_PC/debug_clk
    SLICE_X57Y90         FDCE                                         r  core/REG_PC/Q_reg[13]/C
                         clock pessimism             -0.689    99.526    
                         clock uncertainty           -0.095    99.431    
    SLICE_X57Y90         FDCE (Recov_fdce_C_CLR)     -0.295    99.136    core/REG_PC/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         99.136    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 96.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.091ns (4.221%)  route 2.065ns (95.779%))
  Logic Levels:           0  
  Clock Path Skew:        1.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.065     1.678    core/REG_PC/rst_all
    SLICE_X53Y84         FDCE                                         f  core/REG_PC/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.881     0.523    core/REG_PC/debug_clk
    SLICE_X53Y84         FDCE                                         r  core/REG_PC/Q_reg[2]/C
                         clock pessimism              0.266     0.789    
    SLICE_X53Y84         FDCE (Remov_fdce_C_CLR)     -0.107     0.682    core/REG_PC/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.091ns (4.221%)  route 2.065ns (95.779%))
  Logic Levels:           0  
  Clock Path Skew:        1.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.065     1.678    core/REG_PC/rst_all
    SLICE_X53Y84         FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.881     0.523    core/REG_PC/debug_clk
    SLICE_X53Y84         FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism              0.266     0.789    
    SLICE_X53Y84         FDCE (Remov_fdce_C_CLR)     -0.107     0.682    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.091ns (3.524%)  route 2.492ns (96.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.492     2.104    core/REG_PC/rst_all
    SLICE_X54Y93         FDCE                                         f  core/REG_PC/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.886     0.528    core/REG_PC/debug_clk
    SLICE_X54Y93         FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism              0.266     0.794    
    SLICE_X54Y93         FDCE (Remov_fdce_C_CLR)     -0.088     0.706    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.091ns (3.524%)  route 2.492ns (96.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.492     2.104    core/REG_PC/rst_all
    SLICE_X54Y93         FDCE                                         f  core/REG_PC/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.886     0.528    core/REG_PC/debug_clk
    SLICE_X54Y93         FDCE                                         r  core/REG_PC/Q_reg[23]/C
                         clock pessimism              0.266     0.794    
    SLICE_X54Y93         FDCE (Remov_fdce_C_CLR)     -0.088     0.706    core/REG_PC/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.091ns (3.444%)  route 2.552ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.527ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.552     2.164    core/REG_PC/rst_all
    SLICE_X56Y92         FDCE                                         f  core/REG_PC/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.527    core/REG_PC/debug_clk
    SLICE_X56Y92         FDCE                                         r  core/REG_PC/Q_reg[20]/C
                         clock pessimism              0.266     0.793    
    SLICE_X56Y92         FDCE (Remov_fdce_C_CLR)     -0.088     0.705    core/REG_PC/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.091ns (3.444%)  route 2.552ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.527ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.552     2.164    core/REG_PC/rst_all
    SLICE_X56Y92         FDCE                                         f  core/REG_PC/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.885     0.527    core/REG_PC/debug_clk
    SLICE_X56Y92         FDCE                                         r  core/REG_PC/Q_reg[21]/C
                         clock pessimism              0.266     0.793    
    SLICE_X56Y92         FDCE (Remov_fdce_C_CLR)     -0.088     0.705    core/REG_PC/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.091ns (3.444%)  route 2.551ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.551     2.163    core/REG_PC/rst_all
    SLICE_X59Y94         FDCE                                         f  core/REG_PC/Q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.886     0.528    core/REG_PC/debug_clk
    SLICE_X59Y94         FDCE                                         r  core/REG_PC/Q_reg[24]/C
                         clock pessimism              0.266     0.794    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.107     0.687    core/REG_PC/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.091ns (3.444%)  route 2.551ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.551     2.163    core/REG_PC/rst_all
    SLICE_X59Y94         FDCE                                         f  core/REG_PC/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.886     0.528    core/REG_PC/debug_clk
    SLICE_X59Y94         FDCE                                         r  core/REG_PC/Q_reg[25]/C
                         clock pessimism              0.266     0.794    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.107     0.687    core/REG_PC/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.091ns (3.444%)  route 2.551ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.551     2.163    core/REG_PC/rst_all
    SLICE_X59Y94         FDCE                                         f  core/REG_PC/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.886     0.528    core/REG_PC/debug_clk
    SLICE_X59Y94         FDCE                                         r  core/REG_PC/Q_reg[26]/C
                         clock pessimism              0.266     0.794    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.107     0.687    core/REG_PC/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.091ns (3.444%)  route 2.551ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.714    -0.479    clk_cpu
    SLICE_X5Y75          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.091    -0.388 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.551     2.163    core/REG_PC/rst_all
    SLICE_X59Y94         FDCE                                         f  core/REG_PC/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.886     0.528    core/REG_PC/debug_clk
    SLICE_X59Y94         FDCE                                         r  core/REG_PC/Q_reg[27]/C
                         clock pessimism              0.266     0.794    
    SLICE_X59Y94         FDCE (Remov_fdce_C_CLR)     -0.107     0.687    core/REG_PC/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.477    





