(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param56 = (^(8'ha1)))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h3d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(3'h5):(1'h0)] wire1;
  input wire signed [(4'h8):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire55;
  wire signed [(3'h7):(1'h0)] wire54;
  wire signed [(2'h3):(1'h0)] wire50;
  wire signed [(3'h5):(1'h0)] wire48;
  wire signed [(4'h8):(1'h0)] wire6;
  wire [(4'hb):(1'h0)] wire5;
  wire [(4'hb):(1'h0)] wire4;
  reg signed [(3'h5):(1'h0)] reg53 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg52 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg51 = (1'h0);
  assign y = {wire55,
                 wire54,
                 wire50,
                 wire48,
                 wire6,
                 wire5,
                 wire4,
                 reg53,
                 reg52,
                 reg51,
                 (1'h0)};
  assign wire4 = $signed(wire3[(2'h2):(2'h2)]);
  assign wire5 = $unsigned($unsigned(wire4));
  assign wire6 = $signed(wire0[(2'h3):(2'h3)]);
  module7 #() modinst49 (.clk(clk), .wire10(wire4), .wire9(wire3), .wire11(wire0), .y(wire48), .wire8(wire5));
  assign wire50 = ({(|(wire5 ?
                          wire3 : wire48))} + $signed($signed($signed(wire3))));
  always
    @(posedge clk) begin
      reg51 <= $signed(wire3);
      reg52 <= (wire2 ?
          $unsigned(($signed(wire50) >= (wire1 ? wire50 : wire0))) : reg51);
      reg53 <= wire1[(1'h1):(1'h0)];
    end
  assign wire54 = (wire50[(2'h2):(1'h0)] ?
                      (8'ha4) : (&$unsigned((reg51 ? reg52 : reg53))));
  assign wire55 = $unsigned({(&wire5)});
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module7  (y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h4d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire11;
  input wire [(4'hb):(1'h0)] wire10;
  input wire signed [(4'hb):(1'h0)] wire9;
  input wire signed [(4'hb):(1'h0)] wire8;
  wire signed [(2'h3):(1'h0)] wire47;
  wire [(3'h7):(1'h0)] wire46;
  wire signed [(2'h2):(1'h0)] wire44;
  wire [(4'h9):(1'h0)] wire31;
  wire [(4'hb):(1'h0)] wire17;
  wire [(3'h4):(1'h0)] wire16;
  wire signed [(4'h9):(1'h0)] wire15;
  wire [(4'hb):(1'h0)] wire14;
  wire [(4'ha):(1'h0)] wire13;
  wire [(4'ha):(1'h0)] wire12;
  assign y = {wire47,
                 wire46,
                 wire44,
                 wire31,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 (1'h0)};
  assign wire12 = (wire11 ?
                      ((!wire10) ?
                          ({wire8} ?
                              (8'ha1) : $unsigned(wire8)) : ($unsigned(wire10) ?
                              {wire11} : (-wire9))) : (((~|wire8) ?
                              $unsigned(wire10) : (wire10 ? wire10 : wire8)) ?
                          (8'h9d) : (wire9 == $signed(wire11))));
  assign wire13 = $unsigned($unsigned($signed((^wire8))));
  assign wire14 = $signed((~^wire12[(4'h9):(4'h9)]));
  assign wire15 = (~|(wire12[(1'h1):(1'h0)] ?
                      ((|wire8) ^ $signed(wire10)) : wire8));
  assign wire16 = (8'ha7);
  assign wire17 = (^~{(!{wire12})});
  module18 #() modinst32 (wire31, clk, wire9, wire12, wire11, wire10);
  module33 #() modinst45 (.wire37(wire31), .wire35(wire14), .y(wire44), .wire36(wire15), .clk(clk), .wire34(wire9));
  assign wire46 = wire15[(4'h8):(1'h0)];
  assign wire47 = wire15;
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module33  (y, clk, wire37, wire36, wire35, wire34);
  output wire [(32'h2e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire37;
  input wire [(4'h9):(1'h0)] wire36;
  input wire [(3'h7):(1'h0)] wire35;
  input wire [(4'h8):(1'h0)] wire34;
  wire [(4'h9):(1'h0)] wire43;
  wire [(3'h5):(1'h0)] wire42;
  wire signed [(3'h7):(1'h0)] wire41;
  wire signed [(4'h8):(1'h0)] wire40;
  wire [(4'h8):(1'h0)] wire39;
  wire signed [(4'h8):(1'h0)] wire38;
  assign y = {wire43, wire42, wire41, wire40, wire39, wire38, (1'h0)};
  assign wire38 = (+$unsigned(wire37));
  assign wire39 = (+{wire34[(4'h8):(4'h8)]});
  assign wire40 = (((&$signed(wire37)) ?
                          $signed((!wire36)) : $signed($unsigned(wire38))) ?
                      (~^$unsigned($unsigned(wire35))) : $signed(wire37[(2'h2):(1'h0)]));
  assign wire41 = (|$unsigned(wire38[(3'h7):(2'h2)]));
  assign wire42 = $signed((~&(~&wire40[(3'h5):(3'h4)])));
  assign wire43 = $unsigned($unsigned(wire39));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module18
#(parameter param30 = ({({(8'ha5)} * (~&(8'ha3)))} ^ (!(((8'ha7) | (8'h9f)) ? ((8'haa) ? (8'hac) : (8'ha9)) : (~&(8'ha2))))))
(y, clk, wire22, wire21, wire20, wire19);
  output wire [(32'h2d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire22;
  input wire signed [(4'h9):(1'h0)] wire21;
  input wire signed [(3'h6):(1'h0)] wire20;
  input wire [(3'h6):(1'h0)] wire19;
  wire [(3'h5):(1'h0)] wire29;
  wire signed [(4'hb):(1'h0)] wire26;
  wire [(3'h5):(1'h0)] wire25;
  wire [(2'h3):(1'h0)] wire24;
  wire [(4'h9):(1'h0)] wire23;
  reg [(3'h5):(1'h0)] reg28 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg27 = (1'h0);
  assign y = {wire29, wire26, wire25, wire24, wire23, reg28, reg27, (1'h0)};
  assign wire23 = ((({wire19} ?
                          (wire21 ?
                              wire22 : wire19) : (^~wire22)) ^ $unsigned($unsigned(wire22))) ?
                      $unsigned(wire20) : wire20);
  assign wire24 = $unsigned($signed(((!(8'ha2)) ?
                      (wire21 > wire21) : wire23[(4'h9):(1'h1)])));
  assign wire25 = $signed(wire22[(2'h3):(2'h2)]);
  assign wire26 = wire24[(2'h2):(1'h1)];
  always
    @(posedge clk) begin
      reg27 <= wire21;
      reg28 <= ($unsigned(wire25[(1'h1):(1'h1)]) ?
          wire26 : ($signed(((8'ha2) & wire19)) ?
              (^((8'ha8) ? (8'ha0) : wire22)) : $unsigned($unsigned(wire25))));
    end
  assign wire29 = wire22[(2'h3):(1'h1)];
endmodule