<div id="pf1a0" class="pf w0 h0" data-page-no="1a0"><div class="pc pc1a0 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1a0.png"/><div class="t m0 x2 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>32-bit prefetch speculation buffer for program flash accesses with controls for</div><div class="t m0 x3d hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">instruction/data access</div><div class="t m0 x2 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>4-way, 4-set, 32-bit line size program flash memory cache for a total of sixteen</div><div class="t m0 x3d hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">32-bit entries with invalidation control</div><div class="t m0 x9 hd y24ed ff1 fs7 fc0 sc0 ls0 ws0">26.2<span class="_ _b"> </span>Modes of operation</div><div class="t m0 x9 hf y24ee ff3 fs5 fc0 sc0 ls0 ws0">The FMC operates only when a bus master accesses the program flash memory. In terms</div><div class="t m0 x9 hf y24ef ff3 fs5 fc0 sc0 ls0 ws0">of chip power modes:</div><div class="t m0 x33 hf y24f0 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The FMC operates only in run and wait modes, including VLPR and VLPW modes.</div><div class="t m0 x33 hf y1785 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>For any power mode where the program flash memory cannot be accessed, the FMC</div><div class="t m0 x117 hf y1786 ff3 fs5 fc0 sc0 ls0 ws0">is disabled.</div><div class="t m0 x9 hd y24f1 ff1 fs7 fc0 sc0 ls0 ws0">26.3<span class="_ _b"> </span>External signal description</div><div class="t m0 x9 hf y206e ff3 fs5 fc0 sc0 ls0 ws0">The FMC has no external (off-chip) signals.</div><div class="t m0 x9 hd y24f2 ff1 fs7 fc0 sc0 ls0 ws0">26.4<span class="_ _b"> </span>Memory map and register descriptions</div><div class="t m0 x9 hf ya3c ff3 fs5 fc0 sc0 ls0 ws0">The MCM&apos;s programming model provides control and configuration of the FMC&apos;s</div><div class="t m0 x9 hf y14ae ff3 fs5 fc0 sc0 ls0 ws0">features. For details, see the description of the MCM&apos;s Platform Control Register</div><div class="t m0 x9 hf y14af ff3 fs5 fc0 sc0 ls0">(PLACR).</div><div class="t m0 x9 hd y24f3 ff1 fs7 fc0 sc0 ls0 ws0">26.5<span class="_ _b"> </span>Functional description</div><div class="t m0 x9 hf y24f4 ff3 fs5 fc0 sc0 ls0 ws0">The FMC is a flash acceleration unit with flexible buffers for user configuration. Besides</div><div class="t m0 x9 hf y24f5 ff3 fs5 fc0 sc0 ls0 ws0">managing the interface between bus masters and the program flash memory, the FMC can</div><div class="t m0 x9 hf y24f6 ff3 fs5 fc0 sc0 ls0 ws0">be used to customize the program flash memory cache and buffer to provide single-cycle</div><div class="t m0 x9 hf y24f7 ff3 fs5 fc0 sc0 ls0 ws0">system clock data access times. Whenever a hit occurs for the prefetch speculation buffer</div><div class="t m0 x9 hf y24f8 ff3 fs5 fc0 sc0 ls0 ws0">or the cache (when enabled), the requested data is transferred within a single system</div><div class="t m0 x9 hf y24f9 ff3 fs5 fc0 sc0 ls0">clock.</div><div class="t m0 x9 hf y24fa ff3 fs5 fc0 sc0 ls0 ws0">Upon system reset, the FMC is configured as follows:</div><div class="t m0 x33 hf y24fb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Flash cache is enabled</div><div class="t m0 x33 hf y24fc ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Instruction speculation and caching are enabled</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Modes of operation</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">416<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
