// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

// DATE "08/03/2014 13:35:44"

// 
// Device: Altera EP4CE15F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module window (
	rst,
	clk,
	din,
	clkdv,
	count16_256,
	dout_interlaced);
input 	rst;
input 	clk;
input 	[11:0] din;
output 	clkdv;
output 	[11:0] count16_256;
output 	[15:0] dout_interlaced;

// Design Ports Information
// clkdv	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[1]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[3]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[6]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[7]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[8]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[9]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[10]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count16_256[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[0]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[1]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[2]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[3]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[4]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[6]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[7]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[8]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[9]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[10]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[11]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[12]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[13]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[14]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_interlaced[15]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[2]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[5]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[7]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[8]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[9]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[10]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// din[11]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TransformFilter_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire u3_alpm_mult_component_aauto_generated_amac_out2_a0;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a1;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a2;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a3;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a4;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a5;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a6;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a7;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a8;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a9;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a10;
wire u3_alpm_mult_component_aauto_generated_amac_out2_a11;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a0;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a1;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a2;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a3;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a4;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a5;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a6;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a7;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a8;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a9;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a10;
wire u2_alpm_mult_component_aauto_generated_amac_out2_a11;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_combout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_combout;
wire clkdv_aoutput_o;
wire count16_256_a0_a_aoutput_o;
wire count16_256_a1_a_aoutput_o;
wire count16_256_a2_a_aoutput_o;
wire count16_256_a3_a_aoutput_o;
wire count16_256_a4_a_aoutput_o;
wire count16_256_a5_a_aoutput_o;
wire count16_256_a6_a_aoutput_o;
wire count16_256_a7_a_aoutput_o;
wire count16_256_a8_a_aoutput_o;
wire count16_256_a9_a_aoutput_o;
wire count16_256_a10_a_aoutput_o;
wire count16_256_a11_a_aoutput_o;
wire dout_interlaced_a0_a_aoutput_o;
wire dout_interlaced_a1_a_aoutput_o;
wire dout_interlaced_a2_a_aoutput_o;
wire dout_interlaced_a3_a_aoutput_o;
wire dout_interlaced_a4_a_aoutput_o;
wire dout_interlaced_a5_a_aoutput_o;
wire dout_interlaced_a6_a_aoutput_o;
wire dout_interlaced_a7_a_aoutput_o;
wire dout_interlaced_a8_a_aoutput_o;
wire dout_interlaced_a9_a_aoutput_o;
wire dout_interlaced_a10_a_aoutput_o;
wire dout_interlaced_a11_a_aoutput_o;
wire dout_interlaced_a12_a_aoutput_o;
wire dout_interlaced_a13_a_aoutput_o;
wire dout_interlaced_a14_a_aoutput_o;
wire dout_interlaced_a15_a_aoutput_o;
wire clk_ainput_o;
wire clk_ainputclkctrl_outclk;
wire count_a0_a_a5_combout;
wire rst_ainput_o;
wire rst_ainputclkctrl_outclk;
wire count_a2_a_a4_combout;
wire count_a3_a_a3_combout;
wire clk16dv_afeeder_combout;
wire clk16dv_aq;
wire count_a1_a_a1_combout;
wire count_a1_a_a2;
wire count_addr_a2_a_a10_combout;
wire count_addr_a2_a_a11;
wire count_addr_a3_a_a12_combout;
wire count_addr_a3_a_a13;
wire count_addr_a4_a_a14_combout;
wire count_addr_a4_a_a15;
wire count_addr_a5_a_a16_combout;
wire count_addr_a5_a_a17;
wire count_addr_a6_a_a18_combout;
wire count_addr_a6_a_a19;
wire count_addr_a7_a_a20_combout;
wire count_addr_a7_a_a21;
wire count_addr_a8_a_a22_combout;
wire count_addr_a8_a_a23;
wire count_addr_a9_a_a24_combout;
wire count_addr_a9_a_a25;
wire count_addr_a10_a_a26_combout;
wire count_addr_a10_a_a27;
wire count_addr_a11_a_a28_combout;
wire clk16dv_aclkctrl_outclk;
wire din_a0_a_ainput_o;
wire din_a1_a_ainput_o;
wire din_a2_a_ainput_o;
wire din_a3_a_ainput_o;
wire din_a4_a_ainput_o;
wire din_a5_a_ainput_o;
wire din_a6_a_ainput_o;
wire din_a7_a_ainput_o;
wire din_a8_a_ainput_o;
wire din_a9_a_ainput_o;
wire din_a10_a_ainput_o;
wire din_a11_a_ainput_o;
wire addr_a0_a_a21_combout;
wire addr_a1_a_a7_combout;
wire addr_a1_a_a8;
wire addr_a2_a_a9_combout;
wire addr_a2_a_a10;
wire addr_a3_a_a11_combout;
wire addr_a3_a_a12;
wire addr_a4_a_a13_combout;
wire addr_a4_a_a14;
wire addr_a5_a_a15_combout;
wire addr_a5_a_a16;
wire addr_a6_a_a17_combout;
wire addr_a6_a_a18;
wire addr_a7_a_a19_combout;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_adataout;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a12;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a13;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a14;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a15;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a16;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a17;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a18;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a19;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a20;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a21;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a22;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_a23;
wire taddr_a0_a_afeeder_combout;
wire window_addr_a0_a_afeeder_combout;
wire taddr_a1_a_afeeder_combout;
wire window_addr_a1_a_afeeder_combout;
wire window_addr_a2_a_afeeder_combout;
wire taddr_a3_a_afeeder_combout;
wire window_addr_a3_a_afeeder_combout;
wire taddr_a4_a_afeeder_combout;
wire window_addr_a4_a_afeeder_combout;
wire taddr_a5_a_afeeder_combout;
wire window_addr_a5_a_afeeder_combout;
wire taddr_a6_a_afeeder_combout;
wire window_addr_a6_a_afeeder_combout;
wire taddr_a7_a_afeeder_combout;
wire window_addr_a7_a_afeeder_combout;
wire read_addr_a0_a_a8_combout;
wire always2_a0_combout;
wire always2_a1_combout;
wire always2_a2_combout;
wire read_addr_a0_a_a9;
wire read_addr_a1_a_a10_combout;
wire read_addr_a1_a_a11;
wire read_addr_a2_a_a12_combout;
wire read_addr_a2_a_a13;
wire read_addr_a3_a_a14_combout;
wire read_addr_a3_a_a15;
wire read_addr_a4_a_a16_combout;
wire read_addr_a4_a_a17;
wire read_addr_a5_a_a18_combout;
wire read_addr_a5_a_a19;
wire read_addr_a6_a_a20_combout;
wire read_addr_a6_a_a21;
wire read_addr_a7_a_a22_combout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_acombout;
wire a_aGND_acombout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_acombout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_acombout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_acombout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0_combout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_acombout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_acombout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_combout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_acombout;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_adataout;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a12;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a13;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a14;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a15;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a16;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a17;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a18;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a19;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a20;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a21;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a22;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_a23;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_acombout;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_acombout;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_acombout;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_acombout;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_acombout;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_acombout;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_acombout;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_combout;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_aCOUT;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0_combout;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_acombout;
wire dout_a0_combout;
wire dout_a1_combout;
wire dout_a2_combout;
wire dout_a3_combout;
wire dout_a4_combout;
wire dout_a5_combout;
wire dout_a6_combout;
wire dout_a7_combout;
wire dout_a8_combout;
wire dout_a9_combout;
wire dout_a10_combout;
wire dout_a11_combout;
wire dout_a12_combout;
wire dout_a13_combout;
wire dout_a14_combout;
wire dout_a15_combout;
wire [23:0] u3_alpm_mult_component_aauto_generated_aresult;
wire [15:0] u5_aaltsyncram_component_aauto_generated_aq_b;
wire [7:0] window_addr;
wire [7:0] taddr;
wire [7:0] read_addr;
wire [15:0] dout;
wire [11:0] count_addr;
wire [3:0] count;
wire [7:0] addr;
wire [11:0] u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b;
wire [6:0] u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit;
wire [11:0] u1_aaltsyncram_component_aauto_generated_aq_a;
wire [23:0] u2_alpm_mult_component_aauto_generated_aresult;
wire [15:0] u4_aaltsyncram_component_aauto_generated_aq_b;
wire [127:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b;
wire [7:0] u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit;

wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_CLK0_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAB_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAC_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAD_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAB_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAC_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAD_driver;
wire clkdv_aoutput_I_driver;
wire count16_256_a0_a_aoutput_I_driver;
wire count16_256_a1_a_aoutput_I_driver;
wire count16_256_a2_a_aoutput_I_driver;
wire count16_256_a3_a_aoutput_I_driver;
wire count16_256_a4_a_aoutput_I_driver;
wire count16_256_a5_a_aoutput_I_driver;
wire count16_256_a6_a_aoutput_I_driver;
wire count16_256_a7_a_aoutput_I_driver;
wire count16_256_a8_a_aoutput_I_driver;
wire count16_256_a9_a_aoutput_I_driver;
wire count16_256_a10_a_aoutput_I_driver;
wire count16_256_a11_a_aoutput_I_driver;
wire dout_interlaced_a0_a_aoutput_I_driver;
wire dout_interlaced_a1_a_aoutput_I_driver;
wire dout_interlaced_a2_a_aoutput_I_driver;
wire dout_interlaced_a3_a_aoutput_I_driver;
wire dout_interlaced_a4_a_aoutput_I_driver;
wire dout_interlaced_a5_a_aoutput_I_driver;
wire dout_interlaced_a6_a_aoutput_I_driver;
wire dout_interlaced_a7_a_aoutput_I_driver;
wire dout_interlaced_a8_a_aoutput_I_driver;
wire dout_interlaced_a9_a_aoutput_I_driver;
wire dout_interlaced_a10_a_aoutput_I_driver;
wire dout_interlaced_a11_a_aoutput_I_driver;
wire dout_interlaced_a12_a_aoutput_I_driver;
wire dout_interlaced_a13_a_aoutput_I_driver;
wire dout_interlaced_a14_a_aoutput_I_driver;
wire dout_interlaced_a15_a_aoutput_I_driver;
wire clk_ainput_I_driver;
wire count_a0_a_a5_DATAC_driver;
wire rst_ainput_I_driver;
wire count_a0_a_CLK_driver;
wire count_a0_a_D_driver;
wire count_a0_a_CLRN_driver;
wire count_a2_a_a4_DATAA_driver;
wire count_a2_a_a4_DATAC_driver;
wire count_a2_a_a4_DATAD_driver;
wire count_a2_a_CLK_driver;
wire count_a2_a_D_driver;
wire count_a2_a_CLRN_driver;
wire count_a3_a_a3_DATAA_driver;
wire count_a3_a_a3_DATAB_driver;
wire count_a3_a_a3_DATAC_driver;
wire count_a3_a_a3_DATAD_driver;
wire count_a3_a_CLK_driver;
wire count_a3_a_D_driver;
wire count_a3_a_CLRN_driver;
wire clk16dv_afeeder_DATAD_driver;
wire clk16dv_CLK_driver;
wire clk16dv_D_driver;
wire clk16dv_CLRN_driver;
wire count_a1_a_a1_DATAA_driver;
wire count_a1_a_a1_DATAB_driver;
wire count_a1_a_CLK_driver;
wire count_a1_a_D_driver;
wire count_a1_a_CLRN_driver;
wire count_addr_a2_a_a10_DATAB_driver;
wire count_addr_a2_a_a10_CIN_driver;
wire count_addr_a2_a_CLK_driver;
wire count_addr_a2_a_D_driver;
wire count_addr_a2_a_CLRN_driver;
wire count_addr_a3_a_a12_DATAA_driver;
wire count_addr_a3_a_a12_CIN_driver;
wire count_addr_a3_a_CLK_driver;
wire count_addr_a3_a_D_driver;
wire count_addr_a3_a_CLRN_driver;
wire count_addr_a4_a_a14_DATAA_driver;
wire count_addr_a4_a_a14_CIN_driver;
wire count_addr_a4_a_CLK_driver;
wire count_addr_a4_a_D_driver;
wire count_addr_a4_a_CLRN_driver;
wire count_addr_a5_a_a16_DATAB_driver;
wire count_addr_a5_a_a16_CIN_driver;
wire count_addr_a5_a_CLK_driver;
wire count_addr_a5_a_D_driver;
wire count_addr_a5_a_CLRN_driver;
wire count_addr_a6_a_a18_DATAB_driver;
wire count_addr_a6_a_a18_CIN_driver;
wire count_addr_a6_a_CLK_driver;
wire count_addr_a6_a_D_driver;
wire count_addr_a6_a_CLRN_driver;
wire count_addr_a7_a_a20_DATAB_driver;
wire count_addr_a7_a_a20_CIN_driver;
wire count_addr_a7_a_CLK_driver;
wire count_addr_a7_a_D_driver;
wire count_addr_a7_a_CLRN_driver;
wire count_addr_a8_a_a22_DATAB_driver;
wire count_addr_a8_a_a22_CIN_driver;
wire count_addr_a8_a_CLK_driver;
wire count_addr_a8_a_D_driver;
wire count_addr_a8_a_CLRN_driver;
wire count_addr_a9_a_a24_DATAA_driver;
wire count_addr_a9_a_a24_CIN_driver;
wire count_addr_a9_a_CLK_driver;
wire count_addr_a9_a_D_driver;
wire count_addr_a9_a_CLRN_driver;
wire count_addr_a10_a_a26_DATAB_driver;
wire count_addr_a10_a_a26_CIN_driver;
wire count_addr_a10_a_CLK_driver;
wire count_addr_a10_a_D_driver;
wire count_addr_a10_a_CLRN_driver;
wire count_addr_a11_a_a28_DATAA_driver;
wire count_addr_a11_a_a28_CIN_driver;
wire count_addr_a11_a_CLK_driver;
wire count_addr_a11_a_D_driver;
wire count_addr_a11_a_CLRN_driver;
wire din_a0_a_ainput_I_driver;
wire din_a1_a_ainput_I_driver;
wire din_a2_a_ainput_I_driver;
wire din_a3_a_ainput_I_driver;
wire din_a4_a_ainput_I_driver;
wire din_a5_a_ainput_I_driver;
wire din_a6_a_ainput_I_driver;
wire din_a7_a_ainput_I_driver;
wire din_a8_a_ainput_I_driver;
wire din_a9_a_ainput_I_driver;
wire din_a10_a_ainput_I_driver;
wire din_a11_a_ainput_I_driver;
wire addr_a0_a_a21_DATAC_driver;
wire addr_a0_a_CLK_driver;
wire addr_a0_a_D_driver;
wire addr_a0_a_CLRN_driver;
wire addr_a1_a_a7_DATAA_driver;
wire addr_a1_a_a7_DATAB_driver;
wire addr_a1_a_CLK_driver;
wire addr_a1_a_D_driver;
wire addr_a1_a_CLRN_driver;
wire addr_a2_a_a9_DATAB_driver;
wire addr_a2_a_a9_CIN_driver;
wire addr_a2_a_CLK_driver;
wire addr_a2_a_D_driver;
wire addr_a2_a_CLRN_driver;
wire addr_a3_a_a11_DATAA_driver;
wire addr_a3_a_a11_CIN_driver;
wire addr_a3_a_CLK_driver;
wire addr_a3_a_D_driver;
wire addr_a3_a_CLRN_driver;
wire addr_a4_a_a13_DATAB_driver;
wire addr_a4_a_a13_CIN_driver;
wire addr_a4_a_CLK_driver;
wire addr_a4_a_D_driver;
wire addr_a4_a_CLRN_driver;
wire addr_a5_a_a15_DATAA_driver;
wire addr_a5_a_a15_CIN_driver;
wire addr_a5_a_CLK_driver;
wire addr_a5_a_D_driver;
wire addr_a5_a_CLRN_driver;
wire addr_a6_a_a17_DATAB_driver;
wire addr_a6_a_a17_CIN_driver;
wire addr_a6_a_CLK_driver;
wire addr_a6_a_D_driver;
wire addr_a6_a_CLRN_driver;
wire addr_a7_a_a19_DATAA_driver;
wire addr_a7_a_a19_CIN_driver;
wire addr_a7_a_CLK_driver;
wire addr_a7_a_D_driver;
wire addr_a7_a_CLRN_driver;
wire u1_aaltsyncram_component_aauto_generated_aram_block1a0_CLK0_driver;
wire u2_alpm_mult_component_aauto_generated_amac_mult1_CLK_driver;
wire u2_alpm_mult_component_aauto_generated_amac_out2_CLK_driver;
wire taddr_a0_a_afeeder_DATAD_driver;
wire taddr_a0_a_CLK_driver;
wire taddr_a0_a_D_driver;
wire taddr_a0_a_CLRN_driver;
wire window_addr_a0_a_afeeder_DATAD_driver;
wire window_addr_a0_a_CLK_driver;
wire window_addr_a0_a_D_driver;
wire window_addr_a0_a_CLRN_driver;
wire taddr_a1_a_afeeder_DATAC_driver;
wire taddr_a1_a_CLK_driver;
wire taddr_a1_a_D_driver;
wire taddr_a1_a_CLRN_driver;
wire window_addr_a1_a_afeeder_DATAC_driver;
wire window_addr_a1_a_CLK_driver;
wire window_addr_a1_a_D_driver;
wire window_addr_a1_a_CLRN_driver;
wire taddr_a2_a_CLK_driver;
wire taddr_a2_a_ASDATA_driver;
wire taddr_a2_a_CLRN_driver;
wire window_addr_a2_a_afeeder_DATAC_driver;
wire window_addr_a2_a_CLK_driver;
wire window_addr_a2_a_D_driver;
wire window_addr_a2_a_CLRN_driver;
wire taddr_a3_a_afeeder_DATAD_driver;
wire taddr_a3_a_CLK_driver;
wire taddr_a3_a_D_driver;
wire taddr_a3_a_CLRN_driver;
wire window_addr_a3_a_afeeder_DATAD_driver;
wire window_addr_a3_a_CLK_driver;
wire window_addr_a3_a_D_driver;
wire window_addr_a3_a_CLRN_driver;
wire taddr_a4_a_afeeder_DATAD_driver;
wire taddr_a4_a_CLK_driver;
wire taddr_a4_a_D_driver;
wire taddr_a4_a_CLRN_driver;
wire window_addr_a4_a_afeeder_DATAD_driver;
wire window_addr_a4_a_CLK_driver;
wire window_addr_a4_a_D_driver;
wire window_addr_a4_a_CLRN_driver;
wire taddr_a5_a_afeeder_DATAC_driver;
wire taddr_a5_a_CLK_driver;
wire taddr_a5_a_D_driver;
wire taddr_a5_a_CLRN_driver;
wire window_addr_a5_a_afeeder_DATAD_driver;
wire window_addr_a5_a_CLK_driver;
wire window_addr_a5_a_D_driver;
wire window_addr_a5_a_CLRN_driver;
wire taddr_a6_a_afeeder_DATAD_driver;
wire taddr_a6_a_CLK_driver;
wire taddr_a6_a_D_driver;
wire taddr_a6_a_CLRN_driver;
wire window_addr_a6_a_afeeder_DATAD_driver;
wire window_addr_a6_a_CLK_driver;
wire window_addr_a6_a_D_driver;
wire window_addr_a6_a_CLRN_driver;
wire taddr_a7_a_afeeder_DATAC_driver;
wire taddr_a7_a_CLK_driver;
wire taddr_a7_a_D_driver;
wire taddr_a7_a_CLRN_driver;
wire window_addr_a7_a_afeeder_DATAD_driver;
wire window_addr_a7_a_CLK_driver;
wire window_addr_a7_a_D_driver;
wire window_addr_a7_a_CLRN_driver;
wire read_addr_a0_a_a8_DATAB_driver;
wire always2_a0_DATAA_driver;
wire always2_a0_DATAB_driver;
wire always2_a0_DATAC_driver;
wire always2_a0_DATAD_driver;
wire always2_a1_DATAA_driver;
wire always2_a1_DATAB_driver;
wire always2_a1_DATAD_driver;
wire always2_a2_DATAA_driver;
wire always2_a2_DATAB_driver;
wire always2_a2_DATAC_driver;
wire always2_a2_DATAD_driver;
wire read_addr_a0_a_CLK_driver;
wire read_addr_a0_a_D_driver;
wire read_addr_a0_a_CLRN_driver;
wire read_addr_a0_a_SCLR_driver;
wire read_addr_a1_a_a10_DATAB_driver;
wire read_addr_a1_a_a10_CIN_driver;
wire read_addr_a1_a_CLK_driver;
wire read_addr_a1_a_D_driver;
wire read_addr_a1_a_CLRN_driver;
wire read_addr_a1_a_SCLR_driver;
wire read_addr_a2_a_a12_DATAA_driver;
wire read_addr_a2_a_a12_CIN_driver;
wire read_addr_a2_a_CLK_driver;
wire read_addr_a2_a_D_driver;
wire read_addr_a2_a_CLRN_driver;
wire read_addr_a2_a_SCLR_driver;
wire read_addr_a3_a_a14_DATAB_driver;
wire read_addr_a3_a_a14_CIN_driver;
wire read_addr_a3_a_CLK_driver;
wire read_addr_a3_a_D_driver;
wire read_addr_a3_a_CLRN_driver;
wire read_addr_a3_a_SCLR_driver;
wire read_addr_a4_a_a16_DATAA_driver;
wire read_addr_a4_a_a16_CIN_driver;
wire read_addr_a4_a_CLK_driver;
wire read_addr_a4_a_D_driver;
wire read_addr_a4_a_CLRN_driver;
wire read_addr_a4_a_SCLR_driver;
wire read_addr_a5_a_a18_DATAA_driver;
wire read_addr_a5_a_a18_CIN_driver;
wire read_addr_a5_a_CLK_driver;
wire read_addr_a5_a_D_driver;
wire read_addr_a5_a_CLRN_driver;
wire read_addr_a5_a_SCLR_driver;
wire read_addr_a6_a_a20_DATAB_driver;
wire read_addr_a6_a_a20_CIN_driver;
wire read_addr_a6_a_CLK_driver;
wire read_addr_a6_a_D_driver;
wire read_addr_a6_a_CLRN_driver;
wire read_addr_a6_a_SCLR_driver;
wire read_addr_a7_a_a22_DATAB_driver;
wire read_addr_a7_a_a22_CIN_driver;
wire read_addr_a7_a_CLK_driver;
wire read_addr_a7_a_D_driver;
wire read_addr_a7_a_CLRN_driver;
wire read_addr_a7_a_SCLR_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_DATAB_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_DATAB_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_CIN_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_CLK_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_D_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_ASDATA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_SLOAD_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_DATAB_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_CIN_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_CLK_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_D_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_ASDATA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_SLOAD_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_DATAA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_CIN_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_DATAB_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_CIN_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_CLK_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_D_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_ASDATA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_SLOAD_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_DATAA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_CIN_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_DATAA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_CIN_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0_CIN_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_CLK_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_D_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_ASDATA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_SLOAD_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_CLK_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_D_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_ASDATA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_SLOAD_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAB_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAC_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAD_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAC_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAD_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_CLK_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_D_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_ASDATA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_SLOAD_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_CLK_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_D_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_ASDATA_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_SLOAD_driver;
wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_CLK0_driver;
wire u3_alpm_mult_component_aauto_generated_amac_mult1_CLK_driver;
wire u3_alpm_mult_component_aauto_generated_amac_out2_CLK_driver;
wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_CLK0_driver;
wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_CLK1_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_DATAA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_DATAB_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_CIN_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_CLK_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_D_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_ASDATA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_SLOAD_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_DATAB_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_CIN_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_CLK_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_D_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_ASDATA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_SLOAD_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_DATAB_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_CIN_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_CLK_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_D_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_ASDATA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_SLOAD_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_DATAB_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_CIN_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_CLK_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_D_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_ASDATA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_SLOAD_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_DATAA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_CIN_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_CLK_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_D_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_ASDATA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_SLOAD_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_DATAB_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_CIN_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_CLK_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_D_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_ASDATA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_SLOAD_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAB_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAC_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAD_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_DATAA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_CIN_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0_CIN_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAB_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAD_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_CLK_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_D_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_ASDATA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_SLOAD_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_CLK_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_D_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_ASDATA_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_SLOAD_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_CLK0_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_CLK0_driver;
wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_CLK0_driver;
wire dout_a0_DATAA_driver;
wire dout_a0_DATAC_driver;
wire dout_a0_DATAD_driver;
wire dout_a0_a_CLK_driver;
wire dout_a0_a_D_driver;
wire dout_a0_a_CLRN_driver;
wire dout_a1_DATAA_driver;
wire dout_a1_DATAB_driver;
wire dout_a1_DATAD_driver;
wire dout_a1_a_CLK_driver;
wire dout_a1_a_D_driver;
wire dout_a1_a_CLRN_driver;
wire dout_a2_DATAA_driver;
wire dout_a2_DATAC_driver;
wire dout_a2_DATAD_driver;
wire dout_a2_a_CLK_driver;
wire dout_a2_a_D_driver;
wire dout_a2_a_CLRN_driver;
wire dout_a3_DATAA_driver;
wire dout_a3_DATAC_driver;
wire dout_a3_DATAD_driver;
wire dout_a3_a_CLK_driver;
wire dout_a3_a_D_driver;
wire dout_a3_a_CLRN_driver;
wire dout_a4_DATAA_driver;
wire dout_a4_DATAB_driver;
wire dout_a4_DATAC_driver;
wire dout_a4_a_CLK_driver;
wire dout_a4_a_D_driver;
wire dout_a4_a_CLRN_driver;
wire dout_a5_DATAA_driver;
wire dout_a5_DATAC_driver;
wire dout_a5_DATAD_driver;
wire dout_a5_a_CLK_driver;
wire dout_a5_a_D_driver;
wire dout_a5_a_CLRN_driver;
wire dout_a6_DATAA_driver;
wire dout_a6_DATAC_driver;
wire dout_a6_DATAD_driver;
wire dout_a6_a_CLK_driver;
wire dout_a6_a_D_driver;
wire dout_a6_a_CLRN_driver;
wire dout_a7_DATAA_driver;
wire dout_a7_DATAC_driver;
wire dout_a7_DATAD_driver;
wire dout_a7_a_CLK_driver;
wire dout_a7_a_D_driver;
wire dout_a7_a_CLRN_driver;
wire dout_a8_DATAA_driver;
wire dout_a8_DATAB_driver;
wire dout_a8_DATAC_driver;
wire dout_a8_a_CLK_driver;
wire dout_a8_a_D_driver;
wire dout_a8_a_CLRN_driver;
wire dout_a9_DATAA_driver;
wire dout_a9_DATAC_driver;
wire dout_a9_DATAD_driver;
wire dout_a9_a_CLK_driver;
wire dout_a9_a_D_driver;
wire dout_a9_a_CLRN_driver;
wire dout_a10_DATAA_driver;
wire dout_a10_DATAC_driver;
wire dout_a10_DATAD_driver;
wire dout_a10_a_CLK_driver;
wire dout_a10_a_D_driver;
wire dout_a10_a_CLRN_driver;
wire dout_a11_DATAA_driver;
wire dout_a11_DATAC_driver;
wire dout_a11_DATAD_driver;
wire dout_a11_a_CLK_driver;
wire dout_a11_a_D_driver;
wire dout_a11_a_CLRN_driver;
wire dout_a12_DATAA_driver;
wire dout_a12_DATAC_driver;
wire dout_a12_DATAD_driver;
wire dout_a12_a_CLK_driver;
wire dout_a12_a_D_driver;
wire dout_a12_a_CLRN_driver;
wire dout_a13_DATAA_driver;
wire dout_a13_DATAC_driver;
wire dout_a13_DATAD_driver;
wire dout_a13_a_CLK_driver;
wire dout_a13_a_D_driver;
wire dout_a13_a_CLRN_driver;
wire dout_a14_DATAA_driver;
wire dout_a14_DATAC_driver;
wire dout_a14_DATAD_driver;
wire dout_a14_a_CLK_driver;
wire dout_a14_a_D_driver;
wire dout_a14_a_CLRN_driver;
wire dout_a15_DATAA_driver;
wire dout_a15_DATAC_driver;
wire dout_a15_DATAD_driver;
wire dout_a15_a_CLK_driver;
wire dout_a15_a_D_driver;
wire dout_a15_a_CLRN_driver;
wire [35:0] u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus;
wire [35:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus;
wire [7:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_bus;
wire [7:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_bus;
wire [17:0] u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus;
wire [17:0] u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus;
wire [35:0] u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus;
wire [6:0] u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus;
wire [6:0] u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus;
wire [7:0] u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus;
wire [35:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus;
wire [7:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_bus;
wire [7:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_bus;
wire [35:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus;
wire [7:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_bus;
wire [7:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_bus;
wire [35:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus;
wire [7:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus;
wire [7:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus;
wire [35:0] u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus;
wire [7:0] u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus;
wire [7:0] u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_bus;
wire [35:0] u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus;
wire [17:0] u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus;
wire [17:0] u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus;
wire [3:0] rst_ainputclkctrl_INCLK_bus;
wire [3:0] clk16dv_aclkctrl_INCLK_bus;
wire [3:0] clk_ainputclkctrl_INCLK_bus;
wire [35:0] u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus;
wire [35:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus;
wire [35:0] u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus;
wire [35:0] u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus;
wire [17:0] u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus;
wire [35:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus;
wire [35:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus;
wire [35:0] u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus;
wire [35:0] u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus;
wire [35:0] u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus;
wire [35:0] u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus;

assign u3_alpm_mult_component_aauto_generated_amac_out2_a0 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[0];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a1 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[1];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a2 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[2];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a3 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[3];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a4 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[4];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a5 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[5];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a6 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[6];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a7 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[7];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a8 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[8];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a9 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[9];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a10 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[10];
assign u3_alpm_mult_component_aauto_generated_amac_out2_a11 = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[11];
assign u3_alpm_mult_component_aauto_generated_aresult[0] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[12];
assign u3_alpm_mult_component_aauto_generated_aresult[1] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[13];
assign u3_alpm_mult_component_aauto_generated_aresult[2] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[14];
assign u3_alpm_mult_component_aauto_generated_aresult[3] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[15];
assign u3_alpm_mult_component_aauto_generated_aresult[4] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[16];
assign u3_alpm_mult_component_aauto_generated_aresult[5] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[17];
assign u3_alpm_mult_component_aauto_generated_aresult[6] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[18];
assign u3_alpm_mult_component_aauto_generated_aresult[7] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[19];
assign u3_alpm_mult_component_aauto_generated_aresult[8] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[20];
assign u3_alpm_mult_component_aauto_generated_aresult[9] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[21];
assign u3_alpm_mult_component_aauto_generated_aresult[10] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[22];
assign u3_alpm_mult_component_aauto_generated_aresult[11] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[23];
assign u3_alpm_mult_component_aauto_generated_aresult[12] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[24];
assign u3_alpm_mult_component_aauto_generated_aresult[13] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[25];
assign u3_alpm_mult_component_aauto_generated_aresult[14] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[26];
assign u3_alpm_mult_component_aauto_generated_aresult[15] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[27];
assign u3_alpm_mult_component_aauto_generated_aresult[16] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[28];
assign u3_alpm_mult_component_aauto_generated_aresult[17] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[29];
assign u3_alpm_mult_component_aauto_generated_aresult[18] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[30];
assign u3_alpm_mult_component_aauto_generated_aresult[19] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[31];
assign u3_alpm_mult_component_aauto_generated_aresult[20] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[32];
assign u3_alpm_mult_component_aauto_generated_aresult[21] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[33];
assign u3_alpm_mult_component_aauto_generated_aresult[22] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[34];
assign u3_alpm_mult_component_aauto_generated_aresult[23] = u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[35];

assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[80] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[0];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[81] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[1];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[82] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[2];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[83] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[3];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[96] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[4];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[97] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[5];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[98] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[6];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[99] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[7];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[100] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[8];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[101] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[9];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[102] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[10];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[103] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[11];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[104] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[12];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[105] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[13];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[106] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[14];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[107] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[15];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[108] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[16];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[109] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[17];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[110] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[18];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[111] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[19];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[112] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[20];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[113] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[21];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[114] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[22];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[115] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[23];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[116] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[24];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[117] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[25];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[118] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[26];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[119] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[27];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[120] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[28];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[121] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[29];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[122] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[30];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[123] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[31];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[124] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[32];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[125] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[33];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[126] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[34];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[127] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus[35];

assign u3_alpm_mult_component_aauto_generated_amac_mult1_a12 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[0];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a13 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[1];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a14 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[2];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a15 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[3];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a16 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[4];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a17 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[5];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a18 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[6];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a19 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[7];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a20 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[8];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a21 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[9];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a22 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[10];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_a23 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[11];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_adataout = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[12];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[13];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[14];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[15];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[16];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[17];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[18];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[19];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[20];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[21];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[22];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[23];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[24];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[25];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[26];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[27];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[28];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[29];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[30];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[31];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[32];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[33];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[34];
assign u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23 = u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[35];

assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[0] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[0];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[1] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[1];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[2] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[2];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[3] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[3];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[4] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[4];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[5] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[5];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[6] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[6];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[7] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[7];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[8] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[8];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[9] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[9];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[10] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[10];
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[11] = u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[11];

assign u1_aaltsyncram_component_aauto_generated_aq_a[0] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[0];
assign u1_aaltsyncram_component_aauto_generated_aq_a[1] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[1];
assign u1_aaltsyncram_component_aauto_generated_aq_a[2] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[2];
assign u1_aaltsyncram_component_aauto_generated_aq_a[3] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[3];
assign u1_aaltsyncram_component_aauto_generated_aq_a[4] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[4];
assign u1_aaltsyncram_component_aauto_generated_aq_a[5] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[5];
assign u1_aaltsyncram_component_aauto_generated_aq_a[6] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[6];
assign u1_aaltsyncram_component_aauto_generated_aq_a[7] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[7];
assign u1_aaltsyncram_component_aauto_generated_aq_a[8] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[8];
assign u1_aaltsyncram_component_aauto_generated_aq_a[9] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[9];
assign u1_aaltsyncram_component_aauto_generated_aq_a[10] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[10];
assign u1_aaltsyncram_component_aauto_generated_aq_a[11] = u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus[11];

assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[48] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[0];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[49] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[1];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[50] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[2];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[51] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[3];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[52] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[4];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[53] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[5];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[54] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[6];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[55] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[7];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[64] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[8];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[65] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[9];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[66] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[10];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[67] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[11];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[68] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[12];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[69] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[13];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[70] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[14];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[71] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[15];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[72] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[16];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[73] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[17];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[74] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[18];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[75] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[19];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[76] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[20];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[77] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[21];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[78] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[22];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[79] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[23];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[84] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[24];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[85] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[25];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[86] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[26];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[87] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[27];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[88] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[28];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[89] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[29];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[90] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[30];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[91] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[31];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[92] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[32];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[93] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[33];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[94] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[34];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[95] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus[35];

assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[16] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[0];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[17] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[1];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[18] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[2];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[19] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[3];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[20] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[4];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[21] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[5];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[22] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[6];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[23] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[7];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[24] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[8];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[25] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[9];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[26] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[10];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[27] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[11];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[32] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[12];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[33] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[13];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[34] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[14];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[35] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[15];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[36] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[16];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[37] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[17];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[38] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[18];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[39] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[19];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[40] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[20];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[41] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[21];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[42] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[22];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[43] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[23];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[44] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[24];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[45] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[25];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[46] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[26];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[47] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[27];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[56] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[28];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[57] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[29];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[58] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[30];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[59] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[31];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[60] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[32];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[61] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[33];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[62] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[34];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[63] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus[35];

assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[0] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[0];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[1] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[1];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[2] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[2];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[3] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[3];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[4] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[4];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[5] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[5];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[6] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[6];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[7] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[7];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[8] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[8];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[9] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[9];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[10] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[10];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[11] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[11];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[12] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[12];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[13] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[13];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[14] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[14];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[15] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[15];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[28] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[16];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[29] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[17];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[30] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[18];
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[31] = u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus[19];

assign u4_aaltsyncram_component_aauto_generated_aq_b[0] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[0];
assign u4_aaltsyncram_component_aauto_generated_aq_b[1] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[1];
assign u4_aaltsyncram_component_aauto_generated_aq_b[2] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[2];
assign u4_aaltsyncram_component_aauto_generated_aq_b[3] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[3];
assign u4_aaltsyncram_component_aauto_generated_aq_b[4] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[4];
assign u4_aaltsyncram_component_aauto_generated_aq_b[5] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[5];
assign u4_aaltsyncram_component_aauto_generated_aq_b[6] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[6];
assign u4_aaltsyncram_component_aauto_generated_aq_b[7] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[7];
assign u4_aaltsyncram_component_aauto_generated_aq_b[8] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[8];
assign u4_aaltsyncram_component_aauto_generated_aq_b[9] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[9];
assign u4_aaltsyncram_component_aauto_generated_aq_b[10] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[10];
assign u4_aaltsyncram_component_aauto_generated_aq_b[11] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[11];
assign u4_aaltsyncram_component_aauto_generated_aq_b[12] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[12];
assign u4_aaltsyncram_component_aauto_generated_aq_b[13] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[13];
assign u4_aaltsyncram_component_aauto_generated_aq_b[14] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[14];
assign u4_aaltsyncram_component_aauto_generated_aq_b[15] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[15];
assign u5_aaltsyncram_component_aauto_generated_aq_b[0] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[16];
assign u5_aaltsyncram_component_aauto_generated_aq_b[1] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[17];
assign u5_aaltsyncram_component_aauto_generated_aq_b[2] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[18];
assign u5_aaltsyncram_component_aauto_generated_aq_b[3] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[19];
assign u5_aaltsyncram_component_aauto_generated_aq_b[4] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[20];
assign u5_aaltsyncram_component_aauto_generated_aq_b[5] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[21];
assign u5_aaltsyncram_component_aauto_generated_aq_b[6] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[22];
assign u5_aaltsyncram_component_aauto_generated_aq_b[7] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[23];
assign u5_aaltsyncram_component_aauto_generated_aq_b[8] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[24];
assign u5_aaltsyncram_component_aauto_generated_aq_b[9] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[25];
assign u5_aaltsyncram_component_aauto_generated_aq_b[10] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[26];
assign u5_aaltsyncram_component_aauto_generated_aq_b[11] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[27];
assign u5_aaltsyncram_component_aauto_generated_aq_b[12] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[28];
assign u5_aaltsyncram_component_aauto_generated_aq_b[13] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[29];
assign u5_aaltsyncram_component_aauto_generated_aq_b[14] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[30];
assign u5_aaltsyncram_component_aauto_generated_aq_b[15] = u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus[31];

assign u2_alpm_mult_component_aauto_generated_amac_out2_a0 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[0];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a1 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[1];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a2 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[2];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a3 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[3];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a4 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[4];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a5 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[5];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a6 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[6];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a7 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[7];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a8 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[8];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a9 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[9];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a10 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[10];
assign u2_alpm_mult_component_aauto_generated_amac_out2_a11 = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[11];
assign u2_alpm_mult_component_aauto_generated_aresult[0] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[12];
assign u2_alpm_mult_component_aauto_generated_aresult[1] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[13];
assign u2_alpm_mult_component_aauto_generated_aresult[2] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[14];
assign u2_alpm_mult_component_aauto_generated_aresult[3] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[15];
assign u2_alpm_mult_component_aauto_generated_aresult[4] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[16];
assign u2_alpm_mult_component_aauto_generated_aresult[5] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[17];
assign u2_alpm_mult_component_aauto_generated_aresult[6] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[18];
assign u2_alpm_mult_component_aauto_generated_aresult[7] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[19];
assign u2_alpm_mult_component_aauto_generated_aresult[8] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[20];
assign u2_alpm_mult_component_aauto_generated_aresult[9] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[21];
assign u2_alpm_mult_component_aauto_generated_aresult[10] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[22];
assign u2_alpm_mult_component_aauto_generated_aresult[11] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[23];
assign u2_alpm_mult_component_aauto_generated_aresult[12] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[24];
assign u2_alpm_mult_component_aauto_generated_aresult[13] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[25];
assign u2_alpm_mult_component_aauto_generated_aresult[14] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[26];
assign u2_alpm_mult_component_aauto_generated_aresult[15] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[27];
assign u2_alpm_mult_component_aauto_generated_aresult[16] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[28];
assign u2_alpm_mult_component_aauto_generated_aresult[17] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[29];
assign u2_alpm_mult_component_aauto_generated_aresult[18] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[30];
assign u2_alpm_mult_component_aauto_generated_aresult[19] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[31];
assign u2_alpm_mult_component_aauto_generated_aresult[20] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[32];
assign u2_alpm_mult_component_aauto_generated_aresult[21] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[33];
assign u2_alpm_mult_component_aauto_generated_aresult[22] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[34];
assign u2_alpm_mult_component_aauto_generated_aresult[23] = u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[35];

assign u2_alpm_mult_component_aauto_generated_amac_mult1_a12 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[0];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a13 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[1];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a14 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[2];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a15 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[3];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a16 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[4];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a17 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[5];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a18 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[6];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a19 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[7];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a20 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[8];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a21 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[9];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a22 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[10];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_a23 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[11];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_adataout = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[12];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[13];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[14];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[15];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[16];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[17];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[18];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[19];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[20];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[21];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[22];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[23];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[24];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[25];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[26];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[27];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[28];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[29];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[30];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[31];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[32];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[33];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[34];
assign u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23 = u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[35];

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_CLK0_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_CLK0_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[64]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[65]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[66]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[67]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[80]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[81]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[82]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[83]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[7]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a8_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[84]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[8]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a9_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[85]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[9]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a10_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[86]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[10]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a11_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[87]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[11]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a12_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[88]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[12]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a13_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[89]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[13]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a14_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[90]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[14]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a15_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[91]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[15]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a16_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[92]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[16]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a17_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[93]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[17]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a18_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[94]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[18]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a19_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[95]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[19]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a20_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[96]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[20]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a21_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[97]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[21]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a22_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[98]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[22]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a23_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[99]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[23]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a24_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[100]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[24]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a25_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[101]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[25]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a26_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[102]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[26]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a27_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[103]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[27]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a28_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[104]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[28]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a29_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[105]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[29]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a30_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[106]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[30]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a31_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[107]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[31]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a32_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[108]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[32]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a33_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[109]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[33]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a34_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[110]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[34]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_a35_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[111]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus[35]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_bus[7]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_bus[7]));

// Location: M9K_X13_Y1_N0
cycloneive_ram_block u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80(
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_CLK0_driver),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTADATAIN_bus),
	.portaaddr(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTAADDR_bus),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBADDR_bus),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80_PORTBDATAOUT_bus));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.data_interleave_offset_in_bits = 1;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.data_interleave_width_in_bits = 1;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.logical_ram_name = "shifter16_2048:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2mv:auto_generated|altsyncram_bpa1:altsyncram2|ALTSYNCRAM";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.mixed_port_feed_through_mode = "old";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.operation_mode = "dual_port";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_address_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_address_width = 8;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_byte_enable_clock = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_data_out_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_data_out_clock = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_data_width = 36;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_first_address = 0;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_first_bit_number = 80;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_last_address = 255;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_logical_ram_depth = 254;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_logical_ram_width = 128;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_address_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_address_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_address_width = 8;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_data_out_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_data_out_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_data_width = 36;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_first_address = 0;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_first_bit_number = 80;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_last_address = 255;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_logical_ram_depth = 254;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_logical_ram_width = 128;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.port_b_read_enable_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a80.ram_block_type = "M9K";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAA_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAB_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAC_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAD_driver));

// Location: LCCOMB_X14_Y2_N10
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_combout = (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0] & (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3] & 
// (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1] & u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2])))

	.dataa(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAA_driver),
	.datab(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAB_driver),
	.datac(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAC_driver),
	.datad(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAD_driver),
	.cin(gnd),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_combout),
	.cout());
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1.lut_mask = 16'h0800;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAB_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAB_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAC_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAC_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAD_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAD_driver));

// Location: LCCOMB_X14_Y3_N22
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_combout = (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1] & (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2] & 
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]))

	.dataa(gnd),
	.datab(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAB_driver),
	.datac(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAC_driver),
	.datad(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_DATAD_driver),
	.cin(gnd),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_combout),
	.cout());
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1.lut_mask = 16'h3000;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire clkdv_aoutput_I_routing_wire_inst (
	.datain(clk16dv_aq),
	.dataout(clkdv_aoutput_I_driver));

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf clkdv_aoutput(
	.i(clkdv_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clkdv_aoutput_o),
	.obar());
// synopsys translate_off
defparam clkdv_aoutput.bus_hold = "false";
defparam clkdv_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a0_a_aoutput_I_routing_wire_inst (
	.datain(count[0]),
	.dataout(count16_256_a0_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf count16_256_a0_a_aoutput(
	.i(count16_256_a0_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a0_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a0_a_aoutput.bus_hold = "false";
defparam count16_256_a0_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a1_a_aoutput_I_routing_wire_inst (
	.datain(count[1]),
	.dataout(count16_256_a1_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf count16_256_a1_a_aoutput(
	.i(count16_256_a1_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a1_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a1_a_aoutput.bus_hold = "false";
defparam count16_256_a1_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a2_a_aoutput_I_routing_wire_inst (
	.datain(!count_addr[2]),
	.dataout(count16_256_a2_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf count16_256_a2_a_aoutput(
	.i(count16_256_a2_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a2_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a2_a_aoutput.bus_hold = "false";
defparam count16_256_a2_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a3_a_aoutput_I_routing_wire_inst (
	.datain(count_addr[3]),
	.dataout(count16_256_a3_a_aoutput_I_driver));

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf count16_256_a3_a_aoutput(
	.i(count16_256_a3_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a3_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a3_a_aoutput.bus_hold = "false";
defparam count16_256_a3_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a4_a_aoutput_I_routing_wire_inst (
	.datain(!count_addr[4]),
	.dataout(count16_256_a4_a_aoutput_I_driver));

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf count16_256_a4_a_aoutput(
	.i(count16_256_a4_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a4_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a4_a_aoutput.bus_hold = "false";
defparam count16_256_a4_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a5_a_aoutput_I_routing_wire_inst (
	.datain(count_addr[5]),
	.dataout(count16_256_a5_a_aoutput_I_driver));

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf count16_256_a5_a_aoutput(
	.i(count16_256_a5_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a5_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a5_a_aoutput.bus_hold = "false";
defparam count16_256_a5_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a6_a_aoutput_I_routing_wire_inst (
	.datain(!count_addr[6]),
	.dataout(count16_256_a6_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf count16_256_a6_a_aoutput(
	.i(count16_256_a6_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a6_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a6_a_aoutput.bus_hold = "false";
defparam count16_256_a6_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a7_a_aoutput_I_routing_wire_inst (
	.datain(!count_addr[7]),
	.dataout(count16_256_a7_a_aoutput_I_driver));

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf count16_256_a7_a_aoutput(
	.i(count16_256_a7_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a7_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a7_a_aoutput.bus_hold = "false";
defparam count16_256_a7_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a8_a_aoutput_I_routing_wire_inst (
	.datain(count_addr[8]),
	.dataout(count16_256_a8_a_aoutput_I_driver));

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf count16_256_a8_a_aoutput(
	.i(count16_256_a8_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a8_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a8_a_aoutput.bus_hold = "false";
defparam count16_256_a8_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a9_a_aoutput_I_routing_wire_inst (
	.datain(count_addr[9]),
	.dataout(count16_256_a9_a_aoutput_I_driver));

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf count16_256_a9_a_aoutput(
	.i(count16_256_a9_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a9_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a9_a_aoutput.bus_hold = "false";
defparam count16_256_a9_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a10_a_aoutput_I_routing_wire_inst (
	.datain(count_addr[10]),
	.dataout(count16_256_a10_a_aoutput_I_driver));

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf count16_256_a10_a_aoutput(
	.i(count16_256_a10_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a10_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a10_a_aoutput.bus_hold = "false";
defparam count16_256_a10_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire count16_256_a11_a_aoutput_I_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(count16_256_a11_a_aoutput_I_driver));

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf count16_256_a11_a_aoutput(
	.i(count16_256_a11_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count16_256_a11_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam count16_256_a11_a_aoutput.bus_hold = "false";
defparam count16_256_a11_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a0_a_aoutput_I_routing_wire_inst (
	.datain(dout[0]),
	.dataout(dout_interlaced_a0_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf dout_interlaced_a0_a_aoutput(
	.i(dout_interlaced_a0_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a0_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a0_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a0_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a1_a_aoutput_I_routing_wire_inst (
	.datain(dout[1]),
	.dataout(dout_interlaced_a1_a_aoutput_I_driver));

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf dout_interlaced_a1_a_aoutput(
	.i(dout_interlaced_a1_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a1_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a1_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a1_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a2_a_aoutput_I_routing_wire_inst (
	.datain(dout[2]),
	.dataout(dout_interlaced_a2_a_aoutput_I_driver));

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf dout_interlaced_a2_a_aoutput(
	.i(dout_interlaced_a2_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a2_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a2_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a2_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a3_a_aoutput_I_routing_wire_inst (
	.datain(dout[3]),
	.dataout(dout_interlaced_a3_a_aoutput_I_driver));

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf dout_interlaced_a3_a_aoutput(
	.i(dout_interlaced_a3_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a3_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a3_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a3_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a4_a_aoutput_I_routing_wire_inst (
	.datain(dout[4]),
	.dataout(dout_interlaced_a4_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf dout_interlaced_a4_a_aoutput(
	.i(dout_interlaced_a4_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a4_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a4_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a4_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a5_a_aoutput_I_routing_wire_inst (
	.datain(dout[5]),
	.dataout(dout_interlaced_a5_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf dout_interlaced_a5_a_aoutput(
	.i(dout_interlaced_a5_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a5_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a5_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a5_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a6_a_aoutput_I_routing_wire_inst (
	.datain(dout[6]),
	.dataout(dout_interlaced_a6_a_aoutput_I_driver));

// Location: IOOBUF_X26_Y0_N30
cycloneive_io_obuf dout_interlaced_a6_a_aoutput(
	.i(dout_interlaced_a6_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a6_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a6_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a6_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a7_a_aoutput_I_routing_wire_inst (
	.datain(dout[7]),
	.dataout(dout_interlaced_a7_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y5_N9
cycloneive_io_obuf dout_interlaced_a7_a_aoutput(
	.i(dout_interlaced_a7_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a7_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a7_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a7_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a8_a_aoutput_I_routing_wire_inst (
	.datain(dout[8]),
	.dataout(dout_interlaced_a8_a_aoutput_I_driver));

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf dout_interlaced_a8_a_aoutput(
	.i(dout_interlaced_a8_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a8_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a8_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a8_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a9_a_aoutput_I_routing_wire_inst (
	.datain(dout[9]),
	.dataout(dout_interlaced_a9_a_aoutput_I_driver));

// Location: IOOBUF_X23_Y0_N30
cycloneive_io_obuf dout_interlaced_a9_a_aoutput(
	.i(dout_interlaced_a9_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a9_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a9_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a9_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a10_a_aoutput_I_routing_wire_inst (
	.datain(dout[10]),
	.dataout(dout_interlaced_a10_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf dout_interlaced_a10_a_aoutput(
	.i(dout_interlaced_a10_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a10_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a10_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a10_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a11_a_aoutput_I_routing_wire_inst (
	.datain(dout[11]),
	.dataout(dout_interlaced_a11_a_aoutput_I_driver));

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf dout_interlaced_a11_a_aoutput(
	.i(dout_interlaced_a11_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a11_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a11_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a11_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a12_a_aoutput_I_routing_wire_inst (
	.datain(dout[12]),
	.dataout(dout_interlaced_a12_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf dout_interlaced_a12_a_aoutput(
	.i(dout_interlaced_a12_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a12_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a12_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a12_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a13_a_aoutput_I_routing_wire_inst (
	.datain(dout[13]),
	.dataout(dout_interlaced_a13_a_aoutput_I_driver));

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf dout_interlaced_a13_a_aoutput(
	.i(dout_interlaced_a13_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a13_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a13_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a13_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a14_a_aoutput_I_routing_wire_inst (
	.datain(dout[14]),
	.dataout(dout_interlaced_a14_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf dout_interlaced_a14_a_aoutput(
	.i(dout_interlaced_a14_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a14_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a14_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a14_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire dout_interlaced_a15_a_aoutput_I_routing_wire_inst (
	.datain(dout[15]),
	.dataout(dout_interlaced_a15_a_aoutput_I_driver));

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf dout_interlaced_a15_a_aoutput(
	.i(dout_interlaced_a15_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout_interlaced_a15_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam dout_interlaced_a15_a_aoutput.bus_hold = "false";
defparam dout_interlaced_a15_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire clk_ainput_I_routing_wire_inst (
	.datain(clk),
	.dataout(clk_ainput_I_driver));

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf clk_ainput(
	.i(clk_ainput_I_driver),
	.ibar(gnd),
	.o(clk_ainput_o));
// synopsys translate_off
defparam clk_ainput.bus_hold = "false";
defparam clk_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire clk_ainputclkctrl_INCLK_a0_a_routing_wire_inst (
	.datain(clk_ainput_o),
	.dataout(clk_ainputclkctrl_INCLK_bus[0]));

cycloneive_routing_wire clk_ainputclkctrl_INCLK_a1_a_routing_wire_inst (
	.datain(vcc),
	.dataout(clk_ainputclkctrl_INCLK_bus[1]));

cycloneive_routing_wire clk_ainputclkctrl_INCLK_a2_a_routing_wire_inst (
	.datain(vcc),
	.dataout(clk_ainputclkctrl_INCLK_bus[2]));

cycloneive_routing_wire clk_ainputclkctrl_INCLK_a3_a_routing_wire_inst (
	.datain(vcc),
	.dataout(clk_ainputclkctrl_INCLK_bus[3]));

// Location: CLKCTRL_G2
cycloneive_clkctrl clk_ainputclkctrl(
	.ena(vcc),
	.inclk(clk_ainputclkctrl_INCLK_bus),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(clk_ainputclkctrl_outclk));
// synopsys translate_off
defparam clk_ainputclkctrl.clock_type = "global clock";
defparam clk_ainputclkctrl.ena_register_mode = "none";
// synopsys translate_on

cycloneive_routing_wire count_a0_a_a5_DATAC_routing_wire_inst (
	.datain(count[0]),
	.dataout(count_a0_a_a5_DATAC_driver));

// Location: LCCOMB_X14_Y4_N0
cycloneive_lcell_comb count_a0_a_a5(
// Equation(s):
// count_a0_a_a5_combout = !count[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(count_a0_a_a5_DATAC_driver),
	.datad(gnd),
	.cin(gnd),
	.combout(count_a0_a_a5_combout),
	.cout());
// synopsys translate_off
defparam count_a0_a_a5.lut_mask = 16'h0F0F;
defparam count_a0_a_a5.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire rst_ainput_I_routing_wire_inst (
	.datain(rst),
	.dataout(rst_ainput_I_driver));

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf rst_ainput(
	.i(rst_ainput_I_driver),
	.ibar(gnd),
	.o(rst_ainput_o));
// synopsys translate_off
defparam rst_ainput.bus_hold = "false";
defparam rst_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire rst_ainputclkctrl_INCLK_a0_a_routing_wire_inst (
	.datain(rst_ainput_o),
	.dataout(rst_ainputclkctrl_INCLK_bus[0]));

cycloneive_routing_wire rst_ainputclkctrl_INCLK_a1_a_routing_wire_inst (
	.datain(vcc),
	.dataout(rst_ainputclkctrl_INCLK_bus[1]));

cycloneive_routing_wire rst_ainputclkctrl_INCLK_a2_a_routing_wire_inst (
	.datain(vcc),
	.dataout(rst_ainputclkctrl_INCLK_bus[2]));

cycloneive_routing_wire rst_ainputclkctrl_INCLK_a3_a_routing_wire_inst (
	.datain(vcc),
	.dataout(rst_ainputclkctrl_INCLK_bus[3]));

// Location: CLKCTRL_G4
cycloneive_clkctrl rst_ainputclkctrl(
	.ena(vcc),
	.inclk(rst_ainputclkctrl_INCLK_bus),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(rst_ainputclkctrl_outclk));
// synopsys translate_off
defparam rst_ainputclkctrl.clock_type = "global clock";
defparam rst_ainputclkctrl.ena_register_mode = "none";
// synopsys translate_on

cycloneive_routing_wire count_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_a0_a_CLK_driver));

cycloneive_routing_wire count_a0_a_D_routing_wire_inst (
	.datain(count_a0_a_a5_combout),
	.dataout(count_a0_a_D_driver));

cycloneive_routing_wire count_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_a0_a_CLRN_driver));

// Location: FF_X14_Y4_N1
dffeas count_a0_a(
	.clk(count_a0_a_CLK_driver),
	.d(count_a0_a_D_driver),
	.asdata(vcc),
	.clrn(count_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam count_a0_a.is_wysiwyg = "true";
defparam count_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_a2_a_a4_DATAA_routing_wire_inst (
	.datain(count[1]),
	.dataout(count_a2_a_a4_DATAA_driver));

cycloneive_routing_wire count_a2_a_a4_DATAC_routing_wire_inst (
	.datain(count[2]),
	.dataout(count_a2_a_a4_DATAC_driver));

cycloneive_routing_wire count_a2_a_a4_DATAD_routing_wire_inst (
	.datain(count[0]),
	.dataout(count_a2_a_a4_DATAD_driver));

// Location: LCCOMB_X14_Y4_N2
cycloneive_lcell_comb count_a2_a_a4(
// Equation(s):
// count_a2_a_a4_combout = count[2] $ (((count[1] & count[0])))

	.dataa(count_a2_a_a4_DATAA_driver),
	.datab(gnd),
	.datac(count_a2_a_a4_DATAC_driver),
	.datad(count_a2_a_a4_DATAD_driver),
	.cin(gnd),
	.combout(count_a2_a_a4_combout),
	.cout());
// synopsys translate_off
defparam count_a2_a_a4.lut_mask = 16'h5AF0;
defparam count_a2_a_a4.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire count_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_a2_a_CLK_driver));

cycloneive_routing_wire count_a2_a_D_routing_wire_inst (
	.datain(count_a2_a_a4_combout),
	.dataout(count_a2_a_D_driver));

cycloneive_routing_wire count_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_a2_a_CLRN_driver));

// Location: FF_X14_Y4_N3
dffeas count_a2_a(
	.clk(count_a2_a_CLK_driver),
	.d(count_a2_a_D_driver),
	.asdata(vcc),
	.clrn(count_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam count_a2_a.is_wysiwyg = "true";
defparam count_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_a3_a_a3_DATAA_routing_wire_inst (
	.datain(count[1]),
	.dataout(count_a3_a_a3_DATAA_driver));

cycloneive_routing_wire count_a3_a_a3_DATAB_routing_wire_inst (
	.datain(count[2]),
	.dataout(count_a3_a_a3_DATAB_driver));

cycloneive_routing_wire count_a3_a_a3_DATAC_routing_wire_inst (
	.datain(count[3]),
	.dataout(count_a3_a_a3_DATAC_driver));

cycloneive_routing_wire count_a3_a_a3_DATAD_routing_wire_inst (
	.datain(count[0]),
	.dataout(count_a3_a_a3_DATAD_driver));

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb count_a3_a_a3(
// Equation(s):
// count_a3_a_a3_combout = count[3] $ (((count[1] & (count[2] & count[0]))))

	.dataa(count_a3_a_a3_DATAA_driver),
	.datab(count_a3_a_a3_DATAB_driver),
	.datac(count_a3_a_a3_DATAC_driver),
	.datad(count_a3_a_a3_DATAD_driver),
	.cin(gnd),
	.combout(count_a3_a_a3_combout),
	.cout());
// synopsys translate_off
defparam count_a3_a_a3.lut_mask = 16'h78F0;
defparam count_a3_a_a3.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire count_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_a3_a_CLK_driver));

cycloneive_routing_wire count_a3_a_D_routing_wire_inst (
	.datain(count_a3_a_a3_combout),
	.dataout(count_a3_a_D_driver));

cycloneive_routing_wire count_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_a3_a_CLRN_driver));

// Location: FF_X14_Y4_N5
dffeas count_a3_a(
	.clk(count_a3_a_CLK_driver),
	.d(count_a3_a_D_driver),
	.asdata(vcc),
	.clrn(count_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam count_a3_a.is_wysiwyg = "true";
defparam count_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire clk16dv_afeeder_DATAD_routing_wire_inst (
	.datain(count[3]),
	.dataout(clk16dv_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y2_N30
cycloneive_lcell_comb clk16dv_afeeder(
// Equation(s):
// clk16dv_afeeder_combout = count[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(clk16dv_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(clk16dv_afeeder_combout),
	.cout());
// synopsys translate_off
defparam clk16dv_afeeder.lut_mask = 16'hFF00;
defparam clk16dv_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire clk16dv_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(clk16dv_CLK_driver));

cycloneive_routing_wire clk16dv_D_routing_wire_inst (
	.datain(clk16dv_afeeder_combout),
	.dataout(clk16dv_D_driver));

cycloneive_routing_wire clk16dv_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(clk16dv_CLRN_driver));

// Location: FF_X20_Y2_N31
dffeas clk16dv(
	.clk(clk16dv_CLK_driver),
	.d(clk16dv_D_driver),
	.asdata(vcc),
	.clrn(clk16dv_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk16dv_aq),
	.prn(vcc));
// synopsys translate_off
defparam clk16dv.is_wysiwyg = "true";
defparam clk16dv.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_a1_a_a1_DATAA_routing_wire_inst (
	.datain(count[1]),
	.dataout(count_a1_a_a1_DATAA_driver));

cycloneive_routing_wire count_a1_a_a1_DATAB_routing_wire_inst (
	.datain(count[0]),
	.dataout(count_a1_a_a1_DATAB_driver));

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb count_a1_a_a1(
// Equation(s):
// count_a1_a_a1_combout = (count[1] & (count[0] $ (VCC))) # (!count[1] & (count[0] & VCC))
// count_a1_a_a2 = CARRY((count[1] & count[0]))

	.dataa(count_a1_a_a1_DATAA_driver),
	.datab(count_a1_a_a1_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(count_a1_a_a1_combout),
	.cout(count_a1_a_a2));
// synopsys translate_off
defparam count_a1_a_a1.lut_mask = 16'h6688;
defparam count_a1_a_a1.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire count_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_a1_a_CLK_driver));

cycloneive_routing_wire count_a1_a_D_routing_wire_inst (
	.datain(count_a1_a_a1_combout),
	.dataout(count_a1_a_D_driver));

cycloneive_routing_wire count_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_a1_a_CLRN_driver));

// Location: FF_X14_Y4_N7
dffeas count_a1_a(
	.clk(count_a1_a_CLK_driver),
	.d(count_a1_a_D_driver),
	.asdata(vcc),
	.clrn(count_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam count_a1_a.is_wysiwyg = "true";
defparam count_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_addr_a2_a_a10_DATAB_routing_wire_inst (
	.datain(count_addr[2]),
	.dataout(count_addr_a2_a_a10_DATAB_driver));

cycloneive_routing_wire count_addr_a2_a_a10_CIN_routing_wire_inst (
	.datain(count_a1_a_a2),
	.dataout(count_addr_a2_a_a10_CIN_driver));

// Location: LCCOMB_X14_Y4_N8
cycloneive_lcell_comb count_addr_a2_a_a10(
// Equation(s):
// count_addr_a2_a_a10_combout = (count_addr[2] & ((GND) # (!count_a1_a_a2))) # (!count_addr[2] & (count_a1_a_a2 $ (GND)))
// count_addr_a2_a_a11 = CARRY((count_addr[2]) # (!count_a1_a_a2))

	.dataa(gnd),
	.datab(count_addr_a2_a_a10_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(count_addr_a2_a_a10_CIN_driver),
	.combout(count_addr_a2_a_a10_combout),
	.cout(count_addr_a2_a_a11));
// synopsys translate_off
defparam count_addr_a2_a_a10.lut_mask = 16'h3CCF;
defparam count_addr_a2_a_a10.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire count_addr_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_addr_a2_a_CLK_driver));

cycloneive_routing_wire count_addr_a2_a_D_routing_wire_inst (
	.datain(count_addr_a2_a_a10_combout),
	.dataout(count_addr_a2_a_D_driver));

cycloneive_routing_wire count_addr_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_addr_a2_a_CLRN_driver));

// Location: FF_X14_Y4_N9
dffeas count_addr_a2_a(
	.clk(count_addr_a2_a_CLK_driver),
	.d(count_addr_a2_a_D_driver),
	.asdata(vcc),
	.clrn(count_addr_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam count_addr_a2_a.is_wysiwyg = "true";
defparam count_addr_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_addr_a3_a_a12_DATAA_routing_wire_inst (
	.datain(count_addr[3]),
	.dataout(count_addr_a3_a_a12_DATAA_driver));

cycloneive_routing_wire count_addr_a3_a_a12_CIN_routing_wire_inst (
	.datain(count_addr_a2_a_a11),
	.dataout(count_addr_a3_a_a12_CIN_driver));

// Location: LCCOMB_X14_Y4_N10
cycloneive_lcell_comb count_addr_a3_a_a12(
// Equation(s):
// count_addr_a3_a_a12_combout = (count_addr[3] & (count_addr_a2_a_a11 $ (GND))) # (!count_addr[3] & (!count_addr_a2_a_a11 & VCC))
// count_addr_a3_a_a13 = CARRY((count_addr[3] & !count_addr_a2_a_a11))

	.dataa(count_addr_a3_a_a12_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(count_addr_a3_a_a12_CIN_driver),
	.combout(count_addr_a3_a_a12_combout),
	.cout(count_addr_a3_a_a13));
// synopsys translate_off
defparam count_addr_a3_a_a12.lut_mask = 16'hA50A;
defparam count_addr_a3_a_a12.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire count_addr_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_addr_a3_a_CLK_driver));

cycloneive_routing_wire count_addr_a3_a_D_routing_wire_inst (
	.datain(count_addr_a3_a_a12_combout),
	.dataout(count_addr_a3_a_D_driver));

cycloneive_routing_wire count_addr_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_addr_a3_a_CLRN_driver));

// Location: FF_X14_Y4_N11
dffeas count_addr_a3_a(
	.clk(count_addr_a3_a_CLK_driver),
	.d(count_addr_a3_a_D_driver),
	.asdata(vcc),
	.clrn(count_addr_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam count_addr_a3_a.is_wysiwyg = "true";
defparam count_addr_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_addr_a4_a_a14_DATAA_routing_wire_inst (
	.datain(count_addr[4]),
	.dataout(count_addr_a4_a_a14_DATAA_driver));

cycloneive_routing_wire count_addr_a4_a_a14_CIN_routing_wire_inst (
	.datain(count_addr_a3_a_a13),
	.dataout(count_addr_a4_a_a14_CIN_driver));

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb count_addr_a4_a_a14(
// Equation(s):
// count_addr_a4_a_a14_combout = (count_addr[4] & ((GND) # (!count_addr_a3_a_a13))) # (!count_addr[4] & (count_addr_a3_a_a13 $ (GND)))
// count_addr_a4_a_a15 = CARRY((count_addr[4]) # (!count_addr_a3_a_a13))

	.dataa(count_addr_a4_a_a14_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(count_addr_a4_a_a14_CIN_driver),
	.combout(count_addr_a4_a_a14_combout),
	.cout(count_addr_a4_a_a15));
// synopsys translate_off
defparam count_addr_a4_a_a14.lut_mask = 16'h5AAF;
defparam count_addr_a4_a_a14.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire count_addr_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_addr_a4_a_CLK_driver));

cycloneive_routing_wire count_addr_a4_a_D_routing_wire_inst (
	.datain(count_addr_a4_a_a14_combout),
	.dataout(count_addr_a4_a_D_driver));

cycloneive_routing_wire count_addr_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_addr_a4_a_CLRN_driver));

// Location: FF_X14_Y4_N13
dffeas count_addr_a4_a(
	.clk(count_addr_a4_a_CLK_driver),
	.d(count_addr_a4_a_D_driver),
	.asdata(vcc),
	.clrn(count_addr_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam count_addr_a4_a.is_wysiwyg = "true";
defparam count_addr_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_addr_a5_a_a16_DATAB_routing_wire_inst (
	.datain(count_addr[5]),
	.dataout(count_addr_a5_a_a16_DATAB_driver));

cycloneive_routing_wire count_addr_a5_a_a16_CIN_routing_wire_inst (
	.datain(count_addr_a4_a_a15),
	.dataout(count_addr_a5_a_a16_CIN_driver));

// Location: LCCOMB_X14_Y4_N14
cycloneive_lcell_comb count_addr_a5_a_a16(
// Equation(s):
// count_addr_a5_a_a16_combout = (count_addr[5] & (count_addr_a4_a_a15 $ (GND))) # (!count_addr[5] & (!count_addr_a4_a_a15 & VCC))
// count_addr_a5_a_a17 = CARRY((count_addr[5] & !count_addr_a4_a_a15))

	.dataa(gnd),
	.datab(count_addr_a5_a_a16_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(count_addr_a5_a_a16_CIN_driver),
	.combout(count_addr_a5_a_a16_combout),
	.cout(count_addr_a5_a_a17));
// synopsys translate_off
defparam count_addr_a5_a_a16.lut_mask = 16'hC30C;
defparam count_addr_a5_a_a16.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire count_addr_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_addr_a5_a_CLK_driver));

cycloneive_routing_wire count_addr_a5_a_D_routing_wire_inst (
	.datain(count_addr_a5_a_a16_combout),
	.dataout(count_addr_a5_a_D_driver));

cycloneive_routing_wire count_addr_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_addr_a5_a_CLRN_driver));

// Location: FF_X14_Y4_N15
dffeas count_addr_a5_a(
	.clk(count_addr_a5_a_CLK_driver),
	.d(count_addr_a5_a_D_driver),
	.asdata(vcc),
	.clrn(count_addr_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam count_addr_a5_a.is_wysiwyg = "true";
defparam count_addr_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_addr_a6_a_a18_DATAB_routing_wire_inst (
	.datain(count_addr[6]),
	.dataout(count_addr_a6_a_a18_DATAB_driver));

cycloneive_routing_wire count_addr_a6_a_a18_CIN_routing_wire_inst (
	.datain(count_addr_a5_a_a17),
	.dataout(count_addr_a6_a_a18_CIN_driver));

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb count_addr_a6_a_a18(
// Equation(s):
// count_addr_a6_a_a18_combout = (count_addr[6] & ((GND) # (!count_addr_a5_a_a17))) # (!count_addr[6] & (count_addr_a5_a_a17 $ (GND)))
// count_addr_a6_a_a19 = CARRY((count_addr[6]) # (!count_addr_a5_a_a17))

	.dataa(gnd),
	.datab(count_addr_a6_a_a18_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(count_addr_a6_a_a18_CIN_driver),
	.combout(count_addr_a6_a_a18_combout),
	.cout(count_addr_a6_a_a19));
// synopsys translate_off
defparam count_addr_a6_a_a18.lut_mask = 16'h3CCF;
defparam count_addr_a6_a_a18.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire count_addr_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_addr_a6_a_CLK_driver));

cycloneive_routing_wire count_addr_a6_a_D_routing_wire_inst (
	.datain(count_addr_a6_a_a18_combout),
	.dataout(count_addr_a6_a_D_driver));

cycloneive_routing_wire count_addr_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_addr_a6_a_CLRN_driver));

// Location: FF_X14_Y4_N17
dffeas count_addr_a6_a(
	.clk(count_addr_a6_a_CLK_driver),
	.d(count_addr_a6_a_D_driver),
	.asdata(vcc),
	.clrn(count_addr_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam count_addr_a6_a.is_wysiwyg = "true";
defparam count_addr_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_addr_a7_a_a20_DATAB_routing_wire_inst (
	.datain(count_addr[7]),
	.dataout(count_addr_a7_a_a20_DATAB_driver));

cycloneive_routing_wire count_addr_a7_a_a20_CIN_routing_wire_inst (
	.datain(count_addr_a6_a_a19),
	.dataout(count_addr_a7_a_a20_CIN_driver));

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb count_addr_a7_a_a20(
// Equation(s):
// count_addr_a7_a_a20_combout = (count_addr[7] & (count_addr_a6_a_a19 & VCC)) # (!count_addr[7] & (!count_addr_a6_a_a19))
// count_addr_a7_a_a21 = CARRY((!count_addr[7] & !count_addr_a6_a_a19))

	.dataa(gnd),
	.datab(count_addr_a7_a_a20_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(count_addr_a7_a_a20_CIN_driver),
	.combout(count_addr_a7_a_a20_combout),
	.cout(count_addr_a7_a_a21));
// synopsys translate_off
defparam count_addr_a7_a_a20.lut_mask = 16'hC303;
defparam count_addr_a7_a_a20.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire count_addr_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_addr_a7_a_CLK_driver));

cycloneive_routing_wire count_addr_a7_a_D_routing_wire_inst (
	.datain(count_addr_a7_a_a20_combout),
	.dataout(count_addr_a7_a_D_driver));

cycloneive_routing_wire count_addr_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_addr_a7_a_CLRN_driver));

// Location: FF_X14_Y4_N19
dffeas count_addr_a7_a(
	.clk(count_addr_a7_a_CLK_driver),
	.d(count_addr_a7_a_D_driver),
	.asdata(vcc),
	.clrn(count_addr_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam count_addr_a7_a.is_wysiwyg = "true";
defparam count_addr_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_addr_a8_a_a22_DATAB_routing_wire_inst (
	.datain(count_addr[8]),
	.dataout(count_addr_a8_a_a22_DATAB_driver));

cycloneive_routing_wire count_addr_a8_a_a22_CIN_routing_wire_inst (
	.datain(count_addr_a7_a_a21),
	.dataout(count_addr_a8_a_a22_CIN_driver));

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb count_addr_a8_a_a22(
// Equation(s):
// count_addr_a8_a_a22_combout = (count_addr[8] & (!count_addr_a7_a_a21)) # (!count_addr[8] & ((count_addr_a7_a_a21) # (GND)))
// count_addr_a8_a_a23 = CARRY((!count_addr_a7_a_a21) # (!count_addr[8]))

	.dataa(gnd),
	.datab(count_addr_a8_a_a22_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(count_addr_a8_a_a22_CIN_driver),
	.combout(count_addr_a8_a_a22_combout),
	.cout(count_addr_a8_a_a23));
// synopsys translate_off
defparam count_addr_a8_a_a22.lut_mask = 16'h3C3F;
defparam count_addr_a8_a_a22.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire count_addr_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_addr_a8_a_CLK_driver));

cycloneive_routing_wire count_addr_a8_a_D_routing_wire_inst (
	.datain(count_addr_a8_a_a22_combout),
	.dataout(count_addr_a8_a_D_driver));

cycloneive_routing_wire count_addr_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_addr_a8_a_CLRN_driver));

// Location: FF_X14_Y4_N21
dffeas count_addr_a8_a(
	.clk(count_addr_a8_a_CLK_driver),
	.d(count_addr_a8_a_D_driver),
	.asdata(vcc),
	.clrn(count_addr_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam count_addr_a8_a.is_wysiwyg = "true";
defparam count_addr_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_addr_a9_a_a24_DATAA_routing_wire_inst (
	.datain(count_addr[9]),
	.dataout(count_addr_a9_a_a24_DATAA_driver));

cycloneive_routing_wire count_addr_a9_a_a24_CIN_routing_wire_inst (
	.datain(count_addr_a8_a_a23),
	.dataout(count_addr_a9_a_a24_CIN_driver));

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb count_addr_a9_a_a24(
// Equation(s):
// count_addr_a9_a_a24_combout = (count_addr[9] & (count_addr_a8_a_a23 $ (GND))) # (!count_addr[9] & (!count_addr_a8_a_a23 & VCC))
// count_addr_a9_a_a25 = CARRY((count_addr[9] & !count_addr_a8_a_a23))

	.dataa(count_addr_a9_a_a24_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(count_addr_a9_a_a24_CIN_driver),
	.combout(count_addr_a9_a_a24_combout),
	.cout(count_addr_a9_a_a25));
// synopsys translate_off
defparam count_addr_a9_a_a24.lut_mask = 16'hA50A;
defparam count_addr_a9_a_a24.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire count_addr_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_addr_a9_a_CLK_driver));

cycloneive_routing_wire count_addr_a9_a_D_routing_wire_inst (
	.datain(count_addr_a9_a_a24_combout),
	.dataout(count_addr_a9_a_D_driver));

cycloneive_routing_wire count_addr_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_addr_a9_a_CLRN_driver));

// Location: FF_X14_Y4_N23
dffeas count_addr_a9_a(
	.clk(count_addr_a9_a_CLK_driver),
	.d(count_addr_a9_a_D_driver),
	.asdata(vcc),
	.clrn(count_addr_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam count_addr_a9_a.is_wysiwyg = "true";
defparam count_addr_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_addr_a10_a_a26_DATAB_routing_wire_inst (
	.datain(count_addr[10]),
	.dataout(count_addr_a10_a_a26_DATAB_driver));

cycloneive_routing_wire count_addr_a10_a_a26_CIN_routing_wire_inst (
	.datain(count_addr_a9_a_a25),
	.dataout(count_addr_a10_a_a26_CIN_driver));

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb count_addr_a10_a_a26(
// Equation(s):
// count_addr_a10_a_a26_combout = (count_addr[10] & (!count_addr_a9_a_a25)) # (!count_addr[10] & ((count_addr_a9_a_a25) # (GND)))
// count_addr_a10_a_a27 = CARRY((!count_addr_a9_a_a25) # (!count_addr[10]))

	.dataa(gnd),
	.datab(count_addr_a10_a_a26_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(count_addr_a10_a_a26_CIN_driver),
	.combout(count_addr_a10_a_a26_combout),
	.cout(count_addr_a10_a_a27));
// synopsys translate_off
defparam count_addr_a10_a_a26.lut_mask = 16'h3C3F;
defparam count_addr_a10_a_a26.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire count_addr_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_addr_a10_a_CLK_driver));

cycloneive_routing_wire count_addr_a10_a_D_routing_wire_inst (
	.datain(count_addr_a10_a_a26_combout),
	.dataout(count_addr_a10_a_D_driver));

cycloneive_routing_wire count_addr_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_addr_a10_a_CLRN_driver));

// Location: FF_X14_Y4_N25
dffeas count_addr_a10_a(
	.clk(count_addr_a10_a_CLK_driver),
	.d(count_addr_a10_a_D_driver),
	.asdata(vcc),
	.clrn(count_addr_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam count_addr_a10_a.is_wysiwyg = "true";
defparam count_addr_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire count_addr_a11_a_a28_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(count_addr_a11_a_a28_DATAA_driver));

cycloneive_routing_wire count_addr_a11_a_a28_CIN_routing_wire_inst (
	.datain(count_addr_a10_a_a27),
	.dataout(count_addr_a11_a_a28_CIN_driver));

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb count_addr_a11_a_a28(
// Equation(s):
// count_addr_a11_a_a28_combout = count_addr[11] $ (!count_addr_a10_a_a27)

	.dataa(count_addr_a11_a_a28_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(count_addr_a11_a_a28_CIN_driver),
	.combout(count_addr_a11_a_a28_combout),
	.cout());
// synopsys translate_off
defparam count_addr_a11_a_a28.lut_mask = 16'hA5A5;
defparam count_addr_a11_a_a28.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire count_addr_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(count_addr_a11_a_CLK_driver));

cycloneive_routing_wire count_addr_a11_a_D_routing_wire_inst (
	.datain(count_addr_a11_a_a28_combout),
	.dataout(count_addr_a11_a_D_driver));

cycloneive_routing_wire count_addr_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(count_addr_a11_a_CLRN_driver));

// Location: FF_X14_Y4_N27
dffeas count_addr_a11_a(
	.clk(count_addr_a11_a_CLK_driver),
	.d(count_addr_a11_a_D_driver),
	.asdata(vcc),
	.clrn(count_addr_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam count_addr_a11_a.is_wysiwyg = "true";
defparam count_addr_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire clk16dv_aclkctrl_INCLK_a0_a_routing_wire_inst (
	.datain(clk16dv_aq),
	.dataout(clk16dv_aclkctrl_INCLK_bus[0]));

cycloneive_routing_wire clk16dv_aclkctrl_INCLK_a1_a_routing_wire_inst (
	.datain(vcc),
	.dataout(clk16dv_aclkctrl_INCLK_bus[1]));

cycloneive_routing_wire clk16dv_aclkctrl_INCLK_a2_a_routing_wire_inst (
	.datain(vcc),
	.dataout(clk16dv_aclkctrl_INCLK_bus[2]));

cycloneive_routing_wire clk16dv_aclkctrl_INCLK_a3_a_routing_wire_inst (
	.datain(vcc),
	.dataout(clk16dv_aclkctrl_INCLK_bus[3]));

// Location: CLKCTRL_G18
cycloneive_clkctrl clk16dv_aclkctrl(
	.ena(vcc),
	.inclk(clk16dv_aclkctrl_INCLK_bus),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(clk16dv_aclkctrl_outclk));
// synopsys translate_off
defparam clk16dv_aclkctrl.clock_type = "global clock";
defparam clk16dv_aclkctrl.ena_register_mode = "none";
// synopsys translate_on

cycloneive_routing_wire din_a0_a_ainput_I_routing_wire_inst (
	.datain(din[0]),
	.dataout(din_a0_a_ainput_I_driver));

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf din_a0_a_ainput(
	.i(din_a0_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a0_a_ainput_o));
// synopsys translate_off
defparam din_a0_a_ainput.bus_hold = "false";
defparam din_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a1_a_ainput_I_routing_wire_inst (
	.datain(din[1]),
	.dataout(din_a1_a_ainput_I_driver));

// Location: IOIBUF_X14_Y29_N29
cycloneive_io_ibuf din_a1_a_ainput(
	.i(din_a1_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a1_a_ainput_o));
// synopsys translate_off
defparam din_a1_a_ainput.bus_hold = "false";
defparam din_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a2_a_ainput_I_routing_wire_inst (
	.datain(din[2]),
	.dataout(din_a2_a_ainput_I_driver));

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf din_a2_a_ainput(
	.i(din_a2_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a2_a_ainput_o));
// synopsys translate_off
defparam din_a2_a_ainput.bus_hold = "false";
defparam din_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a3_a_ainput_I_routing_wire_inst (
	.datain(din[3]),
	.dataout(din_a3_a_ainput_I_driver));

// Location: IOIBUF_X16_Y0_N29
cycloneive_io_ibuf din_a3_a_ainput(
	.i(din_a3_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a3_a_ainput_o));
// synopsys translate_off
defparam din_a3_a_ainput.bus_hold = "false";
defparam din_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a4_a_ainput_I_routing_wire_inst (
	.datain(din[4]),
	.dataout(din_a4_a_ainput_I_driver));

// Location: IOIBUF_X14_Y29_N8
cycloneive_io_ibuf din_a4_a_ainput(
	.i(din_a4_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a4_a_ainput_o));
// synopsys translate_off
defparam din_a4_a_ainput.bus_hold = "false";
defparam din_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a5_a_ainput_I_routing_wire_inst (
	.datain(din[5]),
	.dataout(din_a5_a_ainput_I_driver));

// Location: IOIBUF_X0_Y3_N1
cycloneive_io_ibuf din_a5_a_ainput(
	.i(din_a5_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a5_a_ainput_o));
// synopsys translate_off
defparam din_a5_a_ainput.bus_hold = "false";
defparam din_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a6_a_ainput_I_routing_wire_inst (
	.datain(din[6]),
	.dataout(din_a6_a_ainput_I_driver));

// Location: IOIBUF_X19_Y0_N1
cycloneive_io_ibuf din_a6_a_ainput(
	.i(din_a6_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a6_a_ainput_o));
// synopsys translate_off
defparam din_a6_a_ainput.bus_hold = "false";
defparam din_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a7_a_ainput_I_routing_wire_inst (
	.datain(din[7]),
	.dataout(din_a7_a_ainput_I_driver));

// Location: IOIBUF_X26_Y0_N8
cycloneive_io_ibuf din_a7_a_ainput(
	.i(din_a7_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a7_a_ainput_o));
// synopsys translate_off
defparam din_a7_a_ainput.bus_hold = "false";
defparam din_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a8_a_ainput_I_routing_wire_inst (
	.datain(din[8]),
	.dataout(din_a8_a_ainput_I_driver));

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf din_a8_a_ainput(
	.i(din_a8_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a8_a_ainput_o));
// synopsys translate_off
defparam din_a8_a_ainput.bus_hold = "false";
defparam din_a8_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a9_a_ainput_I_routing_wire_inst (
	.datain(din[9]),
	.dataout(din_a9_a_ainput_I_driver));

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf din_a9_a_ainput(
	.i(din_a9_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a9_a_ainput_o));
// synopsys translate_off
defparam din_a9_a_ainput.bus_hold = "false";
defparam din_a9_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a10_a_ainput_I_routing_wire_inst (
	.datain(din[10]),
	.dataout(din_a10_a_ainput_I_driver));

// Location: IOIBUF_X19_Y0_N8
cycloneive_io_ibuf din_a10_a_ainput(
	.i(din_a10_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a10_a_ainput_o));
// synopsys translate_off
defparam din_a10_a_ainput.bus_hold = "false";
defparam din_a10_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire din_a11_a_ainput_I_routing_wire_inst (
	.datain(din[11]),
	.dataout(din_a11_a_ainput_I_driver));

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf din_a11_a_ainput(
	.i(din_a11_a_ainput_I_driver),
	.ibar(gnd),
	.o(din_a11_a_ainput_o));
// synopsys translate_off
defparam din_a11_a_ainput.bus_hold = "false";
defparam din_a11_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire addr_a0_a_a21_DATAC_routing_wire_inst (
	.datain(addr[0]),
	.dataout(addr_a0_a_a21_DATAC_driver));

// Location: LCCOMB_X10_Y5_N2
cycloneive_lcell_comb addr_a0_a_a21(
// Equation(s):
// addr_a0_a_a21_combout = !addr[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_a0_a_a21_DATAC_driver),
	.datad(gnd),
	.cin(gnd),
	.combout(addr_a0_a_a21_combout),
	.cout());
// synopsys translate_off
defparam addr_a0_a_a21.lut_mask = 16'h0F0F;
defparam addr_a0_a_a21.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire addr_a0_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(addr_a0_a_CLK_driver));

cycloneive_routing_wire addr_a0_a_D_routing_wire_inst (
	.datain(addr_a0_a_a21_combout),
	.dataout(addr_a0_a_D_driver));

cycloneive_routing_wire addr_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(addr_a0_a_CLRN_driver));

// Location: FF_X10_Y5_N3
dffeas addr_a0_a(
	.clk(addr_a0_a_CLK_driver),
	.d(addr_a0_a_D_driver),
	.asdata(vcc),
	.clrn(addr_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam addr_a0_a.is_wysiwyg = "true";
defparam addr_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire addr_a1_a_a7_DATAA_routing_wire_inst (
	.datain(addr[0]),
	.dataout(addr_a1_a_a7_DATAA_driver));

cycloneive_routing_wire addr_a1_a_a7_DATAB_routing_wire_inst (
	.datain(addr[1]),
	.dataout(addr_a1_a_a7_DATAB_driver));

// Location: LCCOMB_X12_Y5_N18
cycloneive_lcell_comb addr_a1_a_a7(
// Equation(s):
// addr_a1_a_a7_combout = (addr[0] & (addr[1] $ (VCC))) # (!addr[0] & (addr[1] & VCC))
// addr_a1_a_a8 = CARRY((addr[0] & addr[1]))

	.dataa(addr_a1_a_a7_DATAA_driver),
	.datab(addr_a1_a_a7_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(addr_a1_a_a7_combout),
	.cout(addr_a1_a_a8));
// synopsys translate_off
defparam addr_a1_a_a7.lut_mask = 16'h6688;
defparam addr_a1_a_a7.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire addr_a1_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(addr_a1_a_CLK_driver));

cycloneive_routing_wire addr_a1_a_D_routing_wire_inst (
	.datain(addr_a1_a_a7_combout),
	.dataout(addr_a1_a_D_driver));

cycloneive_routing_wire addr_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(addr_a1_a_CLRN_driver));

// Location: FF_X12_Y5_N19
dffeas addr_a1_a(
	.clk(addr_a1_a_CLK_driver),
	.d(addr_a1_a_D_driver),
	.asdata(vcc),
	.clrn(addr_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam addr_a1_a.is_wysiwyg = "true";
defparam addr_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire addr_a2_a_a9_DATAB_routing_wire_inst (
	.datain(addr[2]),
	.dataout(addr_a2_a_a9_DATAB_driver));

cycloneive_routing_wire addr_a2_a_a9_CIN_routing_wire_inst (
	.datain(addr_a1_a_a8),
	.dataout(addr_a2_a_a9_CIN_driver));

// Location: LCCOMB_X12_Y5_N20
cycloneive_lcell_comb addr_a2_a_a9(
// Equation(s):
// addr_a2_a_a9_combout = (addr[2] & (!addr_a1_a_a8)) # (!addr[2] & ((addr_a1_a_a8) # (GND)))
// addr_a2_a_a10 = CARRY((!addr_a1_a_a8) # (!addr[2]))

	.dataa(gnd),
	.datab(addr_a2_a_a9_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(addr_a2_a_a9_CIN_driver),
	.combout(addr_a2_a_a9_combout),
	.cout(addr_a2_a_a10));
// synopsys translate_off
defparam addr_a2_a_a9.lut_mask = 16'h3C3F;
defparam addr_a2_a_a9.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire addr_a2_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(addr_a2_a_CLK_driver));

cycloneive_routing_wire addr_a2_a_D_routing_wire_inst (
	.datain(addr_a2_a_a9_combout),
	.dataout(addr_a2_a_D_driver));

cycloneive_routing_wire addr_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(addr_a2_a_CLRN_driver));

// Location: FF_X12_Y5_N21
dffeas addr_a2_a(
	.clk(addr_a2_a_CLK_driver),
	.d(addr_a2_a_D_driver),
	.asdata(vcc),
	.clrn(addr_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam addr_a2_a.is_wysiwyg = "true";
defparam addr_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire addr_a3_a_a11_DATAA_routing_wire_inst (
	.datain(addr[3]),
	.dataout(addr_a3_a_a11_DATAA_driver));

cycloneive_routing_wire addr_a3_a_a11_CIN_routing_wire_inst (
	.datain(addr_a2_a_a10),
	.dataout(addr_a3_a_a11_CIN_driver));

// Location: LCCOMB_X12_Y5_N22
cycloneive_lcell_comb addr_a3_a_a11(
// Equation(s):
// addr_a3_a_a11_combout = (addr[3] & (addr_a2_a_a10 $ (GND))) # (!addr[3] & (!addr_a2_a_a10 & VCC))
// addr_a3_a_a12 = CARRY((addr[3] & !addr_a2_a_a10))

	.dataa(addr_a3_a_a11_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(addr_a3_a_a11_CIN_driver),
	.combout(addr_a3_a_a11_combout),
	.cout(addr_a3_a_a12));
// synopsys translate_off
defparam addr_a3_a_a11.lut_mask = 16'hA50A;
defparam addr_a3_a_a11.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire addr_a3_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(addr_a3_a_CLK_driver));

cycloneive_routing_wire addr_a3_a_D_routing_wire_inst (
	.datain(addr_a3_a_a11_combout),
	.dataout(addr_a3_a_D_driver));

cycloneive_routing_wire addr_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(addr_a3_a_CLRN_driver));

// Location: FF_X12_Y5_N23
dffeas addr_a3_a(
	.clk(addr_a3_a_CLK_driver),
	.d(addr_a3_a_D_driver),
	.asdata(vcc),
	.clrn(addr_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam addr_a3_a.is_wysiwyg = "true";
defparam addr_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire addr_a4_a_a13_DATAB_routing_wire_inst (
	.datain(addr[4]),
	.dataout(addr_a4_a_a13_DATAB_driver));

cycloneive_routing_wire addr_a4_a_a13_CIN_routing_wire_inst (
	.datain(addr_a3_a_a12),
	.dataout(addr_a4_a_a13_CIN_driver));

// Location: LCCOMB_X12_Y5_N24
cycloneive_lcell_comb addr_a4_a_a13(
// Equation(s):
// addr_a4_a_a13_combout = (addr[4] & (!addr_a3_a_a12)) # (!addr[4] & ((addr_a3_a_a12) # (GND)))
// addr_a4_a_a14 = CARRY((!addr_a3_a_a12) # (!addr[4]))

	.dataa(gnd),
	.datab(addr_a4_a_a13_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(addr_a4_a_a13_CIN_driver),
	.combout(addr_a4_a_a13_combout),
	.cout(addr_a4_a_a14));
// synopsys translate_off
defparam addr_a4_a_a13.lut_mask = 16'h3C3F;
defparam addr_a4_a_a13.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire addr_a4_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(addr_a4_a_CLK_driver));

cycloneive_routing_wire addr_a4_a_D_routing_wire_inst (
	.datain(addr_a4_a_a13_combout),
	.dataout(addr_a4_a_D_driver));

cycloneive_routing_wire addr_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(addr_a4_a_CLRN_driver));

// Location: FF_X12_Y5_N25
dffeas addr_a4_a(
	.clk(addr_a4_a_CLK_driver),
	.d(addr_a4_a_D_driver),
	.asdata(vcc),
	.clrn(addr_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam addr_a4_a.is_wysiwyg = "true";
defparam addr_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire addr_a5_a_a15_DATAA_routing_wire_inst (
	.datain(addr[5]),
	.dataout(addr_a5_a_a15_DATAA_driver));

cycloneive_routing_wire addr_a5_a_a15_CIN_routing_wire_inst (
	.datain(addr_a4_a_a14),
	.dataout(addr_a5_a_a15_CIN_driver));

// Location: LCCOMB_X12_Y5_N26
cycloneive_lcell_comb addr_a5_a_a15(
// Equation(s):
// addr_a5_a_a15_combout = (addr[5] & (addr_a4_a_a14 $ (GND))) # (!addr[5] & (!addr_a4_a_a14 & VCC))
// addr_a5_a_a16 = CARRY((addr[5] & !addr_a4_a_a14))

	.dataa(addr_a5_a_a15_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(addr_a5_a_a15_CIN_driver),
	.combout(addr_a5_a_a15_combout),
	.cout(addr_a5_a_a16));
// synopsys translate_off
defparam addr_a5_a_a15.lut_mask = 16'hA50A;
defparam addr_a5_a_a15.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire addr_a5_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(addr_a5_a_CLK_driver));

cycloneive_routing_wire addr_a5_a_D_routing_wire_inst (
	.datain(addr_a5_a_a15_combout),
	.dataout(addr_a5_a_D_driver));

cycloneive_routing_wire addr_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(addr_a5_a_CLRN_driver));

// Location: FF_X12_Y5_N27
dffeas addr_a5_a(
	.clk(addr_a5_a_CLK_driver),
	.d(addr_a5_a_D_driver),
	.asdata(vcc),
	.clrn(addr_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam addr_a5_a.is_wysiwyg = "true";
defparam addr_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire addr_a6_a_a17_DATAB_routing_wire_inst (
	.datain(addr[6]),
	.dataout(addr_a6_a_a17_DATAB_driver));

cycloneive_routing_wire addr_a6_a_a17_CIN_routing_wire_inst (
	.datain(addr_a5_a_a16),
	.dataout(addr_a6_a_a17_CIN_driver));

// Location: LCCOMB_X12_Y5_N28
cycloneive_lcell_comb addr_a6_a_a17(
// Equation(s):
// addr_a6_a_a17_combout = (addr[6] & (!addr_a5_a_a16)) # (!addr[6] & ((addr_a5_a_a16) # (GND)))
// addr_a6_a_a18 = CARRY((!addr_a5_a_a16) # (!addr[6]))

	.dataa(gnd),
	.datab(addr_a6_a_a17_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(addr_a6_a_a17_CIN_driver),
	.combout(addr_a6_a_a17_combout),
	.cout(addr_a6_a_a18));
// synopsys translate_off
defparam addr_a6_a_a17.lut_mask = 16'h3C3F;
defparam addr_a6_a_a17.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire addr_a6_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(addr_a6_a_CLK_driver));

cycloneive_routing_wire addr_a6_a_D_routing_wire_inst (
	.datain(addr_a6_a_a17_combout),
	.dataout(addr_a6_a_D_driver));

cycloneive_routing_wire addr_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(addr_a6_a_CLRN_driver));

// Location: FF_X12_Y5_N29
dffeas addr_a6_a(
	.clk(addr_a6_a_CLK_driver),
	.d(addr_a6_a_D_driver),
	.asdata(vcc),
	.clrn(addr_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam addr_a6_a.is_wysiwyg = "true";
defparam addr_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire addr_a7_a_a19_DATAA_routing_wire_inst (
	.datain(addr[7]),
	.dataout(addr_a7_a_a19_DATAA_driver));

cycloneive_routing_wire addr_a7_a_a19_CIN_routing_wire_inst (
	.datain(addr_a6_a_a18),
	.dataout(addr_a7_a_a19_CIN_driver));

// Location: LCCOMB_X12_Y5_N30
cycloneive_lcell_comb addr_a7_a_a19(
// Equation(s):
// addr_a7_a_a19_combout = addr[7] $ (!addr_a6_a_a18)

	.dataa(addr_a7_a_a19_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(addr_a7_a_a19_CIN_driver),
	.combout(addr_a7_a_a19_combout),
	.cout());
// synopsys translate_off
defparam addr_a7_a_a19.lut_mask = 16'hA5A5;
defparam addr_a7_a_a19.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire addr_a7_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(addr_a7_a_CLK_driver));

cycloneive_routing_wire addr_a7_a_D_routing_wire_inst (
	.datain(addr_a7_a_a19_combout),
	.dataout(addr_a7_a_D_driver));

cycloneive_routing_wire addr_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(addr_a7_a_CLRN_driver));

// Location: FF_X12_Y5_N31
dffeas addr_a7_a(
	.clk(addr_a7_a_CLK_driver),
	.d(addr_a7_a_D_driver),
	.asdata(vcc),
	.clrn(addr_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam addr_a7_a.is_wysiwyg = "true";
defparam addr_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u1_aaltsyncram_component_aauto_generated_aram_block1a0_CLK0_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u1_aaltsyncram_component_aauto_generated_aram_block1a0_CLK0_driver));

cycloneive_routing_wire u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a0_a_routing_wire_inst (
	.datain(addr[0]),
	.dataout(u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[0]));

cycloneive_routing_wire u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a1_a_routing_wire_inst (
	.datain(addr[1]),
	.dataout(u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[1]));

cycloneive_routing_wire u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a2_a_routing_wire_inst (
	.datain(addr[2]),
	.dataout(u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[2]));

cycloneive_routing_wire u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a3_a_routing_wire_inst (
	.datain(addr[3]),
	.dataout(u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[3]));

cycloneive_routing_wire u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a4_a_routing_wire_inst (
	.datain(addr[4]),
	.dataout(u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[4]));

cycloneive_routing_wire u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a5_a_routing_wire_inst (
	.datain(addr[5]),
	.dataout(u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[5]));

cycloneive_routing_wire u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a6_a_routing_wire_inst (
	.datain(addr[6]),
	.dataout(u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[6]));

cycloneive_routing_wire u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a7_a_routing_wire_inst (
	.datain(addr[7]),
	.dataout(u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[7]));

// Location: M9K_X13_Y5_N0
cycloneive_ram_block u1_aaltsyncram_component_aauto_generated_aram_block1a0(
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(u1_aaltsyncram_component_aauto_generated_aram_block1a0_CLK0_driver),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr(u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(u1_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAOUT_bus),
	.portbdataout());
// synopsys translate_off
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.data_interleave_offset_in_bits = 1;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.data_interleave_width_in_bits = 1;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.init_file = "E8_2_window.mif";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.init_file_layout = "port_a";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.logical_ram_name = "rom12_256:u1|altsyncram:altsyncram_component|altsyncram_5da1:auto_generated|ALTSYNCRAM";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.operation_mode = "rom";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_address_clear = "none";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_address_width = 8;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_byte_enable_clock = "none";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_data_out_clear = "none";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_data_out_clock = "none";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_data_width = 18;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_first_address = 0;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_first_bit_number = 0;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_last_address = 255;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_logical_ram_depth = 256;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_logical_ram_width = 12;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_write_enable_clock = "none";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_address_width = 8;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_data_width = 18;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.ram_block_type = "M9K";
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.mem_init2 = 512'h0029000A40029400A6002A000AB002B800B2002D800BB0030000C60033400D40036C00E3003B000F5003FC010900450011F004AC013700510015100578016D00;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.mem_init1 = 2048'h5EC018A0066801A9006E801CA0076C01ED007FC02110088C023600924025D009C4028500A6402AE00B0C02D800BB4030300C60032E00D14035B00DC4038800E7C03B600F3003E300FEC0412010A404400115C046E01218049D012D004CB0138804F9014400526014F40553015A4057F0165405AB0170005D6017AC0600018500628018F006500198C067601A24069B01AB406BF01B4006E101BC4070101C44072001CBC073D01D2C075901D98077201DF8078901E50079F01EA407B201EEC07C401F2C07D301F6807E001F9407EA01FBC07F301FD807F901FF007FD01FF807FF01FFC07FE01FF407FC01FE407F601FCC07EF01FA807E501F8007DA01F4C07CB0;
defparam u1_aaltsyncram_component_aauto_generated_aram_block1a0.mem_init0 = 2048'h1F1007BB01EC807A901E7C079401E24077E01DC8076601D64074B01CF4072F01C80071101C0406F101B8406D001AFC06AD01A6C0689019D8066301940063C018A006140180005EB0175805C0016AC0595015FC05690154C053D014980510013E404E20132C04B4012740486011B804570110004290104803FB00F8C03CC00ED8039F00E20037100D6C034500CB8031800C0C02ED00B6002C300AB8029900A140271009740249008D802230084401FF007B401DB0072801BA006A4019A00628017B005B4015E005440144004DC012B0047C01140042400FF003D400EC0038C00DB0035000CD0031800C0002EC00B6002C800AE002AC00A80029800A50029000A4;
// synopsys translate_on

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_CLK_driver));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[0]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[1]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[2]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[3]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[4]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[5]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a6_a_routing_wire_inst (
	.datain(din_a0_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[6]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a7_a_routing_wire_inst (
	.datain(din_a1_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[7]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a8_a_routing_wire_inst (
	.datain(din_a2_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[8]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a9_a_routing_wire_inst (
	.datain(din_a3_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[9]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a10_a_routing_wire_inst (
	.datain(din_a4_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[10]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a11_a_routing_wire_inst (
	.datain(din_a5_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[11]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a12_a_routing_wire_inst (
	.datain(din_a6_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[12]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a13_a_routing_wire_inst (
	.datain(din_a7_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[13]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a14_a_routing_wire_inst (
	.datain(din_a8_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[14]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a15_a_routing_wire_inst (
	.datain(din_a9_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[15]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a16_a_routing_wire_inst (
	.datain(din_a10_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[16]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a17_a_routing_wire_inst (
	.datain(din_a11_a_ainput_o),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[17]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[0]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[1]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[2]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[3]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[4]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[5]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a6_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[0]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[6]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a7_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[1]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[7]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a8_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[2]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[8]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a9_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[3]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[9]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a10_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[4]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[10]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a11_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[5]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[11]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a12_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[6]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[12]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a13_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[7]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[13]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a14_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[8]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[14]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a15_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[9]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[15]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a16_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[10]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[16]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a17_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[11]),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[17]));

// Location: DSPMULT_X18_Y5_N0
cycloneive_mac_mult u2_alpm_mult_component_aauto_generated_amac_mult1(
	.signa(vcc),
	.signb(vcc),
	.clk(u2_alpm_mult_component_aauto_generated_amac_mult1_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus),
	.datab(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus));
// synopsys translate_off
defparam u2_alpm_mult_component_aauto_generated_amac_mult1.dataa_clock = "0";
defparam u2_alpm_mult_component_aauto_generated_amac_mult1.dataa_width = 18;
defparam u2_alpm_mult_component_aauto_generated_amac_mult1.datab_clock = "0";
defparam u2_alpm_mult_component_aauto_generated_amac_mult1.datab_width = 18;
defparam u2_alpm_mult_component_aauto_generated_amac_mult1.signa_clock = "none";
defparam u2_alpm_mult_component_aauto_generated_amac_mult1.signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_CLK_driver));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a0_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a12),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[0]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a1_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a13),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[1]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a2_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a14),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[2]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a3_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a15),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[3]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a4_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a16),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[4]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a5_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a17),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[5]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a6_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a18),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[6]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a7_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a19),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[7]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a8_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a20),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[8]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a9_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a21),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[9]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a10_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a22),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[10]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a11_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_a23),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[11]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a12_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_adataout),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[12]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a13_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[13]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a14_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[14]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a15_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[15]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a16_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[16]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a17_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[17]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a18_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[18]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a19_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[19]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a20_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[20]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a21_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[21]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a22_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[22]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a23_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[23]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a24_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[24]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a25_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[25]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a26_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[26]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a27_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[27]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a28_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[28]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a29_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[29]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a30_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[30]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a31_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[31]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a32_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[32]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a33_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[33]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a34_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[34]));

cycloneive_routing_wire u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a35_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[35]));

// Location: DSPOUT_X18_Y5_N2
cycloneive_mac_out u2_alpm_mult_component_aauto_generated_amac_out2(
	.clk(u2_alpm_mult_component_aauto_generated_amac_out2_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(u2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(u2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus));
// synopsys translate_off
defparam u2_alpm_mult_component_aauto_generated_amac_out2.dataa_width = 36;
defparam u2_alpm_mult_component_aauto_generated_amac_out2.output_clock = "0";
// synopsys translate_on

cycloneive_routing_wire taddr_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(addr[0]),
	.dataout(taddr_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X10_Y5_N24
cycloneive_lcell_comb taddr_a0_a_afeeder(
// Equation(s):
// taddr_a0_a_afeeder_combout = addr[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(taddr_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(taddr_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam taddr_a0_a_afeeder.lut_mask = 16'hFF00;
defparam taddr_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire taddr_a0_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(taddr_a0_a_CLK_driver));

cycloneive_routing_wire taddr_a0_a_D_routing_wire_inst (
	.datain(taddr_a0_a_afeeder_combout),
	.dataout(taddr_a0_a_D_driver));

cycloneive_routing_wire taddr_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(taddr_a0_a_CLRN_driver));

// Location: FF_X10_Y5_N25
dffeas taddr_a0_a(
	.clk(taddr_a0_a_CLK_driver),
	.d(taddr_a0_a_D_driver),
	.asdata(vcc),
	.clrn(taddr_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(taddr[0]),
	.prn(vcc));
// synopsys translate_off
defparam taddr_a0_a.is_wysiwyg = "true";
defparam taddr_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire window_addr_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(taddr[0]),
	.dataout(window_addr_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X11_Y5_N12
cycloneive_lcell_comb window_addr_a0_a_afeeder(
// Equation(s):
// window_addr_a0_a_afeeder_combout = taddr[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(window_addr_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(window_addr_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam window_addr_a0_a_afeeder.lut_mask = 16'hFF00;
defparam window_addr_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire window_addr_a0_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(window_addr_a0_a_CLK_driver));

cycloneive_routing_wire window_addr_a0_a_D_routing_wire_inst (
	.datain(window_addr_a0_a_afeeder_combout),
	.dataout(window_addr_a0_a_D_driver));

cycloneive_routing_wire window_addr_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(window_addr_a0_a_CLRN_driver));

// Location: FF_X11_Y5_N13
dffeas window_addr_a0_a(
	.clk(window_addr_a0_a_CLK_driver),
	.d(window_addr_a0_a_D_driver),
	.asdata(vcc),
	.clrn(window_addr_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(window_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam window_addr_a0_a.is_wysiwyg = "true";
defparam window_addr_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire taddr_a1_a_afeeder_DATAC_routing_wire_inst (
	.datain(addr[1]),
	.dataout(taddr_a1_a_afeeder_DATAC_driver));

// Location: LCCOMB_X12_Y5_N0
cycloneive_lcell_comb taddr_a1_a_afeeder(
// Equation(s):
// taddr_a1_a_afeeder_combout = addr[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(taddr_a1_a_afeeder_DATAC_driver),
	.datad(gnd),
	.cin(gnd),
	.combout(taddr_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam taddr_a1_a_afeeder.lut_mask = 16'hF0F0;
defparam taddr_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire taddr_a1_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(taddr_a1_a_CLK_driver));

cycloneive_routing_wire taddr_a1_a_D_routing_wire_inst (
	.datain(taddr_a1_a_afeeder_combout),
	.dataout(taddr_a1_a_D_driver));

cycloneive_routing_wire taddr_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(taddr_a1_a_CLRN_driver));

// Location: FF_X12_Y5_N1
dffeas taddr_a1_a(
	.clk(taddr_a1_a_CLK_driver),
	.d(taddr_a1_a_D_driver),
	.asdata(vcc),
	.clrn(taddr_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(taddr[1]),
	.prn(vcc));
// synopsys translate_off
defparam taddr_a1_a.is_wysiwyg = "true";
defparam taddr_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire window_addr_a1_a_afeeder_DATAC_routing_wire_inst (
	.datain(taddr[1]),
	.dataout(window_addr_a1_a_afeeder_DATAC_driver));

// Location: LCCOMB_X11_Y5_N26
cycloneive_lcell_comb window_addr_a1_a_afeeder(
// Equation(s):
// window_addr_a1_a_afeeder_combout = taddr[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(window_addr_a1_a_afeeder_DATAC_driver),
	.datad(gnd),
	.cin(gnd),
	.combout(window_addr_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam window_addr_a1_a_afeeder.lut_mask = 16'hF0F0;
defparam window_addr_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire window_addr_a1_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(window_addr_a1_a_CLK_driver));

cycloneive_routing_wire window_addr_a1_a_D_routing_wire_inst (
	.datain(window_addr_a1_a_afeeder_combout),
	.dataout(window_addr_a1_a_D_driver));

cycloneive_routing_wire window_addr_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(window_addr_a1_a_CLRN_driver));

// Location: FF_X11_Y5_N27
dffeas window_addr_a1_a(
	.clk(window_addr_a1_a_CLK_driver),
	.d(window_addr_a1_a_D_driver),
	.asdata(vcc),
	.clrn(window_addr_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(window_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam window_addr_a1_a.is_wysiwyg = "true";
defparam window_addr_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire taddr_a2_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(taddr_a2_a_CLK_driver));

cycloneive_routing_wire taddr_a2_a_ASDATA_routing_wire_inst (
	.datain(addr[2]),
	.dataout(taddr_a2_a_ASDATA_driver));

cycloneive_routing_wire taddr_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(taddr_a2_a_CLRN_driver));

// Location: FF_X11_Y5_N29
dffeas taddr_a2_a(
	.clk(taddr_a2_a_CLK_driver),
	.d(gnd),
	.asdata(taddr_a2_a_ASDATA_driver),
	.clrn(taddr_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(taddr[2]),
	.prn(vcc));
// synopsys translate_off
defparam taddr_a2_a.is_wysiwyg = "true";
defparam taddr_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire window_addr_a2_a_afeeder_DATAC_routing_wire_inst (
	.datain(taddr[2]),
	.dataout(window_addr_a2_a_afeeder_DATAC_driver));

// Location: LCCOMB_X11_Y5_N16
cycloneive_lcell_comb window_addr_a2_a_afeeder(
// Equation(s):
// window_addr_a2_a_afeeder_combout = taddr[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(window_addr_a2_a_afeeder_DATAC_driver),
	.datad(gnd),
	.cin(gnd),
	.combout(window_addr_a2_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam window_addr_a2_a_afeeder.lut_mask = 16'hF0F0;
defparam window_addr_a2_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire window_addr_a2_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(window_addr_a2_a_CLK_driver));

cycloneive_routing_wire window_addr_a2_a_D_routing_wire_inst (
	.datain(window_addr_a2_a_afeeder_combout),
	.dataout(window_addr_a2_a_D_driver));

cycloneive_routing_wire window_addr_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(window_addr_a2_a_CLRN_driver));

// Location: FF_X11_Y5_N17
dffeas window_addr_a2_a(
	.clk(window_addr_a2_a_CLK_driver),
	.d(window_addr_a2_a_D_driver),
	.asdata(vcc),
	.clrn(window_addr_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(window_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam window_addr_a2_a.is_wysiwyg = "true";
defparam window_addr_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire taddr_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(addr[3]),
	.dataout(taddr_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X11_Y5_N10
cycloneive_lcell_comb taddr_a3_a_afeeder(
// Equation(s):
// taddr_a3_a_afeeder_combout = addr[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(taddr_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(taddr_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam taddr_a3_a_afeeder.lut_mask = 16'hFF00;
defparam taddr_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire taddr_a3_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(taddr_a3_a_CLK_driver));

cycloneive_routing_wire taddr_a3_a_D_routing_wire_inst (
	.datain(taddr_a3_a_afeeder_combout),
	.dataout(taddr_a3_a_D_driver));

cycloneive_routing_wire taddr_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(taddr_a3_a_CLRN_driver));

// Location: FF_X11_Y5_N11
dffeas taddr_a3_a(
	.clk(taddr_a3_a_CLK_driver),
	.d(taddr_a3_a_D_driver),
	.asdata(vcc),
	.clrn(taddr_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(taddr[3]),
	.prn(vcc));
// synopsys translate_off
defparam taddr_a3_a.is_wysiwyg = "true";
defparam taddr_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire window_addr_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(taddr[3]),
	.dataout(window_addr_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X11_Y5_N14
cycloneive_lcell_comb window_addr_a3_a_afeeder(
// Equation(s):
// window_addr_a3_a_afeeder_combout = taddr[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(window_addr_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(window_addr_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam window_addr_a3_a_afeeder.lut_mask = 16'hFF00;
defparam window_addr_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire window_addr_a3_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(window_addr_a3_a_CLK_driver));

cycloneive_routing_wire window_addr_a3_a_D_routing_wire_inst (
	.datain(window_addr_a3_a_afeeder_combout),
	.dataout(window_addr_a3_a_D_driver));

cycloneive_routing_wire window_addr_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(window_addr_a3_a_CLRN_driver));

// Location: FF_X11_Y5_N15
dffeas window_addr_a3_a(
	.clk(window_addr_a3_a_CLK_driver),
	.d(window_addr_a3_a_D_driver),
	.asdata(vcc),
	.clrn(window_addr_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(window_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam window_addr_a3_a.is_wysiwyg = "true";
defparam window_addr_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire taddr_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(addr[4]),
	.dataout(taddr_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X11_Y5_N24
cycloneive_lcell_comb taddr_a4_a_afeeder(
// Equation(s):
// taddr_a4_a_afeeder_combout = addr[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(taddr_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(taddr_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam taddr_a4_a_afeeder.lut_mask = 16'hFF00;
defparam taddr_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire taddr_a4_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(taddr_a4_a_CLK_driver));

cycloneive_routing_wire taddr_a4_a_D_routing_wire_inst (
	.datain(taddr_a4_a_afeeder_combout),
	.dataout(taddr_a4_a_D_driver));

cycloneive_routing_wire taddr_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(taddr_a4_a_CLRN_driver));

// Location: FF_X11_Y5_N25
dffeas taddr_a4_a(
	.clk(taddr_a4_a_CLK_driver),
	.d(taddr_a4_a_D_driver),
	.asdata(vcc),
	.clrn(taddr_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(taddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam taddr_a4_a.is_wysiwyg = "true";
defparam taddr_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire window_addr_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(taddr[4]),
	.dataout(window_addr_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X11_Y5_N8
cycloneive_lcell_comb window_addr_a4_a_afeeder(
// Equation(s):
// window_addr_a4_a_afeeder_combout = taddr[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(window_addr_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(window_addr_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam window_addr_a4_a_afeeder.lut_mask = 16'hFF00;
defparam window_addr_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire window_addr_a4_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(window_addr_a4_a_CLK_driver));

cycloneive_routing_wire window_addr_a4_a_D_routing_wire_inst (
	.datain(window_addr_a4_a_afeeder_combout),
	.dataout(window_addr_a4_a_D_driver));

cycloneive_routing_wire window_addr_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(window_addr_a4_a_CLRN_driver));

// Location: FF_X11_Y5_N9
dffeas window_addr_a4_a(
	.clk(window_addr_a4_a_CLK_driver),
	.d(window_addr_a4_a_D_driver),
	.asdata(vcc),
	.clrn(window_addr_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(window_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam window_addr_a4_a.is_wysiwyg = "true";
defparam window_addr_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire taddr_a5_a_afeeder_DATAC_routing_wire_inst (
	.datain(addr[5]),
	.dataout(taddr_a5_a_afeeder_DATAC_driver));

// Location: LCCOMB_X11_Y5_N2
cycloneive_lcell_comb taddr_a5_a_afeeder(
// Equation(s):
// taddr_a5_a_afeeder_combout = addr[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(taddr_a5_a_afeeder_DATAC_driver),
	.datad(gnd),
	.cin(gnd),
	.combout(taddr_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam taddr_a5_a_afeeder.lut_mask = 16'hF0F0;
defparam taddr_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire taddr_a5_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(taddr_a5_a_CLK_driver));

cycloneive_routing_wire taddr_a5_a_D_routing_wire_inst (
	.datain(taddr_a5_a_afeeder_combout),
	.dataout(taddr_a5_a_D_driver));

cycloneive_routing_wire taddr_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(taddr_a5_a_CLRN_driver));

// Location: FF_X11_Y5_N3
dffeas taddr_a5_a(
	.clk(taddr_a5_a_CLK_driver),
	.d(taddr_a5_a_D_driver),
	.asdata(vcc),
	.clrn(taddr_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(taddr[5]),
	.prn(vcc));
// synopsys translate_off
defparam taddr_a5_a.is_wysiwyg = "true";
defparam taddr_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire window_addr_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(taddr[5]),
	.dataout(window_addr_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X11_Y5_N22
cycloneive_lcell_comb window_addr_a5_a_afeeder(
// Equation(s):
// window_addr_a5_a_afeeder_combout = taddr[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(window_addr_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(window_addr_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam window_addr_a5_a_afeeder.lut_mask = 16'hFF00;
defparam window_addr_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire window_addr_a5_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(window_addr_a5_a_CLK_driver));

cycloneive_routing_wire window_addr_a5_a_D_routing_wire_inst (
	.datain(window_addr_a5_a_afeeder_combout),
	.dataout(window_addr_a5_a_D_driver));

cycloneive_routing_wire window_addr_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(window_addr_a5_a_CLRN_driver));

// Location: FF_X11_Y5_N23
dffeas window_addr_a5_a(
	.clk(window_addr_a5_a_CLK_driver),
	.d(window_addr_a5_a_D_driver),
	.asdata(vcc),
	.clrn(window_addr_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(window_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam window_addr_a5_a.is_wysiwyg = "true";
defparam window_addr_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire taddr_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(addr[6]),
	.dataout(taddr_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X11_Y5_N0
cycloneive_lcell_comb taddr_a6_a_afeeder(
// Equation(s):
// taddr_a6_a_afeeder_combout = addr[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(taddr_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(taddr_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam taddr_a6_a_afeeder.lut_mask = 16'hFF00;
defparam taddr_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire taddr_a6_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(taddr_a6_a_CLK_driver));

cycloneive_routing_wire taddr_a6_a_D_routing_wire_inst (
	.datain(taddr_a6_a_afeeder_combout),
	.dataout(taddr_a6_a_D_driver));

cycloneive_routing_wire taddr_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(taddr_a6_a_CLRN_driver));

// Location: FF_X11_Y5_N1
dffeas taddr_a6_a(
	.clk(taddr_a6_a_CLK_driver),
	.d(taddr_a6_a_D_driver),
	.asdata(vcc),
	.clrn(taddr_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(taddr[6]),
	.prn(vcc));
// synopsys translate_off
defparam taddr_a6_a.is_wysiwyg = "true";
defparam taddr_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire window_addr_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(taddr[6]),
	.dataout(window_addr_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X11_Y5_N20
cycloneive_lcell_comb window_addr_a6_a_afeeder(
// Equation(s):
// window_addr_a6_a_afeeder_combout = taddr[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(window_addr_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(window_addr_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam window_addr_a6_a_afeeder.lut_mask = 16'hFF00;
defparam window_addr_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire window_addr_a6_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(window_addr_a6_a_CLK_driver));

cycloneive_routing_wire window_addr_a6_a_D_routing_wire_inst (
	.datain(window_addr_a6_a_afeeder_combout),
	.dataout(window_addr_a6_a_D_driver));

cycloneive_routing_wire window_addr_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(window_addr_a6_a_CLRN_driver));

// Location: FF_X11_Y5_N21
dffeas window_addr_a6_a(
	.clk(window_addr_a6_a_CLK_driver),
	.d(window_addr_a6_a_D_driver),
	.asdata(vcc),
	.clrn(window_addr_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(window_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam window_addr_a6_a.is_wysiwyg = "true";
defparam window_addr_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire taddr_a7_a_afeeder_DATAC_routing_wire_inst (
	.datain(addr[7]),
	.dataout(taddr_a7_a_afeeder_DATAC_driver));

// Location: LCCOMB_X11_Y5_N18
cycloneive_lcell_comb taddr_a7_a_afeeder(
// Equation(s):
// taddr_a7_a_afeeder_combout = addr[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(taddr_a7_a_afeeder_DATAC_driver),
	.datad(gnd),
	.cin(gnd),
	.combout(taddr_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam taddr_a7_a_afeeder.lut_mask = 16'hF0F0;
defparam taddr_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire taddr_a7_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(taddr_a7_a_CLK_driver));

cycloneive_routing_wire taddr_a7_a_D_routing_wire_inst (
	.datain(taddr_a7_a_afeeder_combout),
	.dataout(taddr_a7_a_D_driver));

cycloneive_routing_wire taddr_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(taddr_a7_a_CLRN_driver));

// Location: FF_X11_Y5_N19
dffeas taddr_a7_a(
	.clk(taddr_a7_a_CLK_driver),
	.d(taddr_a7_a_D_driver),
	.asdata(vcc),
	.clrn(taddr_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(taddr[7]),
	.prn(vcc));
// synopsys translate_off
defparam taddr_a7_a.is_wysiwyg = "true";
defparam taddr_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire window_addr_a7_a_afeeder_DATAD_routing_wire_inst (
	.datain(taddr[7]),
	.dataout(window_addr_a7_a_afeeder_DATAD_driver));

// Location: LCCOMB_X11_Y5_N30
cycloneive_lcell_comb window_addr_a7_a_afeeder(
// Equation(s):
// window_addr_a7_a_afeeder_combout = taddr[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(window_addr_a7_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(window_addr_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam window_addr_a7_a_afeeder.lut_mask = 16'hFF00;
defparam window_addr_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire window_addr_a7_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(window_addr_a7_a_CLK_driver));

cycloneive_routing_wire window_addr_a7_a_D_routing_wire_inst (
	.datain(window_addr_a7_a_afeeder_combout),
	.dataout(window_addr_a7_a_D_driver));

cycloneive_routing_wire window_addr_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(window_addr_a7_a_CLRN_driver));

// Location: FF_X11_Y5_N31
dffeas window_addr_a7_a(
	.clk(window_addr_a7_a_CLK_driver),
	.d(window_addr_a7_a_D_driver),
	.asdata(vcc),
	.clrn(window_addr_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(window_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam window_addr_a7_a.is_wysiwyg = "true";
defparam window_addr_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire read_addr_a0_a_a8_DATAB_routing_wire_inst (
	.datain(read_addr[0]),
	.dataout(read_addr_a0_a_a8_DATAB_driver));

// Location: LCCOMB_X12_Y5_N2
cycloneive_lcell_comb read_addr_a0_a_a8(
// Equation(s):
// read_addr_a0_a_a8_combout = read_addr[0] $ (VCC)
// read_addr_a0_a_a9 = CARRY(read_addr[0])

	.dataa(gnd),
	.datab(read_addr_a0_a_a8_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(read_addr_a0_a_a8_combout),
	.cout(read_addr_a0_a_a9));
// synopsys translate_off
defparam read_addr_a0_a_a8.lut_mask = 16'h33CC;
defparam read_addr_a0_a_a8.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire always2_a0_DATAA_routing_wire_inst (
	.datain(window_addr[0]),
	.dataout(always2_a0_DATAA_driver));

cycloneive_routing_wire always2_a0_DATAB_routing_wire_inst (
	.datain(window_addr[3]),
	.dataout(always2_a0_DATAB_driver));

cycloneive_routing_wire always2_a0_DATAC_routing_wire_inst (
	.datain(window_addr[1]),
	.dataout(always2_a0_DATAC_driver));

cycloneive_routing_wire always2_a0_DATAD_routing_wire_inst (
	.datain(window_addr[2]),
	.dataout(always2_a0_DATAD_driver));

// Location: LCCOMB_X11_Y5_N4
cycloneive_lcell_comb always2_a0(
// Equation(s):
// always2_a0_combout = (window_addr[0]) # ((window_addr[3]) # ((window_addr[1]) # (window_addr[2])))

	.dataa(always2_a0_DATAA_driver),
	.datab(always2_a0_DATAB_driver),
	.datac(always2_a0_DATAC_driver),
	.datad(always2_a0_DATAD_driver),
	.cin(gnd),
	.combout(always2_a0_combout),
	.cout());
// synopsys translate_off
defparam always2_a0.lut_mask = 16'hFFFE;
defparam always2_a0.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire always2_a1_DATAA_routing_wire_inst (
	.datain(window_addr[5]),
	.dataout(always2_a1_DATAA_driver));

cycloneive_routing_wire always2_a1_DATAB_routing_wire_inst (
	.datain(window_addr[7]),
	.dataout(always2_a1_DATAB_driver));

cycloneive_routing_wire always2_a1_DATAD_routing_wire_inst (
	.datain(window_addr[6]),
	.dataout(always2_a1_DATAD_driver));

// Location: LCCOMB_X11_Y5_N28
cycloneive_lcell_comb always2_a1(
// Equation(s):
// always2_a1_combout = (window_addr[5] & (window_addr[7] & window_addr[6])) # (!window_addr[5] & (!window_addr[7] & !window_addr[6]))

	.dataa(always2_a1_DATAA_driver),
	.datab(always2_a1_DATAB_driver),
	.datac(gnd),
	.datad(always2_a1_DATAD_driver),
	.cin(gnd),
	.combout(always2_a1_combout),
	.cout());
// synopsys translate_off
defparam always2_a1.lut_mask = 16'h8811;
defparam always2_a1.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire always2_a2_DATAA_routing_wire_inst (
	.datain(window_addr[7]),
	.dataout(always2_a2_DATAA_driver));

cycloneive_routing_wire always2_a2_DATAB_routing_wire_inst (
	.datain(window_addr[4]),
	.dataout(always2_a2_DATAB_driver));

cycloneive_routing_wire always2_a2_DATAC_routing_wire_inst (
	.datain(always2_a0_combout),
	.dataout(always2_a2_DATAC_driver));

cycloneive_routing_wire always2_a2_DATAD_routing_wire_inst (
	.datain(always2_a1_combout),
	.dataout(always2_a2_DATAD_driver));

// Location: LCCOMB_X11_Y5_N6
cycloneive_lcell_comb always2_a2(
// Equation(s):
// always2_a2_combout = ((window_addr[7] & ((!always2_a0_combout) # (!window_addr[4]))) # (!window_addr[7] & ((window_addr[4]) # (always2_a0_combout)))) # (!always2_a1_combout)

	.dataa(always2_a2_DATAA_driver),
	.datab(always2_a2_DATAB_driver),
	.datac(always2_a2_DATAC_driver),
	.datad(always2_a2_DATAD_driver),
	.cin(gnd),
	.combout(always2_a2_combout),
	.cout());
// synopsys translate_off
defparam always2_a2.lut_mask = 16'h7EFF;
defparam always2_a2.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire read_addr_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(read_addr_a0_a_CLK_driver));

cycloneive_routing_wire read_addr_a0_a_D_routing_wire_inst (
	.datain(read_addr_a0_a_a8_combout),
	.dataout(read_addr_a0_a_D_driver));

cycloneive_routing_wire read_addr_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(read_addr_a0_a_CLRN_driver));

cycloneive_routing_wire read_addr_a0_a_SCLR_routing_wire_inst (
	.datain(always2_a2_combout),
	.dataout(read_addr_a0_a_SCLR_driver));

// Location: FF_X12_Y5_N3
dffeas read_addr_a0_a(
	.clk(read_addr_a0_a_CLK_driver),
	.d(read_addr_a0_a_D_driver),
	.asdata(vcc),
	.clrn(read_addr_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(read_addr_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam read_addr_a0_a.is_wysiwyg = "true";
defparam read_addr_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire read_addr_a1_a_a10_DATAB_routing_wire_inst (
	.datain(read_addr[1]),
	.dataout(read_addr_a1_a_a10_DATAB_driver));

cycloneive_routing_wire read_addr_a1_a_a10_CIN_routing_wire_inst (
	.datain(read_addr_a0_a_a9),
	.dataout(read_addr_a1_a_a10_CIN_driver));

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb read_addr_a1_a_a10(
// Equation(s):
// read_addr_a1_a_a10_combout = (read_addr[1] & (!read_addr_a0_a_a9)) # (!read_addr[1] & ((read_addr_a0_a_a9) # (GND)))
// read_addr_a1_a_a11 = CARRY((!read_addr_a0_a_a9) # (!read_addr[1]))

	.dataa(gnd),
	.datab(read_addr_a1_a_a10_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(read_addr_a1_a_a10_CIN_driver),
	.combout(read_addr_a1_a_a10_combout),
	.cout(read_addr_a1_a_a11));
// synopsys translate_off
defparam read_addr_a1_a_a10.lut_mask = 16'h3C3F;
defparam read_addr_a1_a_a10.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire read_addr_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(read_addr_a1_a_CLK_driver));

cycloneive_routing_wire read_addr_a1_a_D_routing_wire_inst (
	.datain(read_addr_a1_a_a10_combout),
	.dataout(read_addr_a1_a_D_driver));

cycloneive_routing_wire read_addr_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(read_addr_a1_a_CLRN_driver));

cycloneive_routing_wire read_addr_a1_a_SCLR_routing_wire_inst (
	.datain(always2_a2_combout),
	.dataout(read_addr_a1_a_SCLR_driver));

// Location: FF_X12_Y5_N5
dffeas read_addr_a1_a(
	.clk(read_addr_a1_a_CLK_driver),
	.d(read_addr_a1_a_D_driver),
	.asdata(vcc),
	.clrn(read_addr_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(read_addr_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam read_addr_a1_a.is_wysiwyg = "true";
defparam read_addr_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire read_addr_a2_a_a12_DATAA_routing_wire_inst (
	.datain(read_addr[2]),
	.dataout(read_addr_a2_a_a12_DATAA_driver));

cycloneive_routing_wire read_addr_a2_a_a12_CIN_routing_wire_inst (
	.datain(read_addr_a1_a_a11),
	.dataout(read_addr_a2_a_a12_CIN_driver));

// Location: LCCOMB_X12_Y5_N6
cycloneive_lcell_comb read_addr_a2_a_a12(
// Equation(s):
// read_addr_a2_a_a12_combout = (read_addr[2] & (read_addr_a1_a_a11 $ (GND))) # (!read_addr[2] & (!read_addr_a1_a_a11 & VCC))
// read_addr_a2_a_a13 = CARRY((read_addr[2] & !read_addr_a1_a_a11))

	.dataa(read_addr_a2_a_a12_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(read_addr_a2_a_a12_CIN_driver),
	.combout(read_addr_a2_a_a12_combout),
	.cout(read_addr_a2_a_a13));
// synopsys translate_off
defparam read_addr_a2_a_a12.lut_mask = 16'hA50A;
defparam read_addr_a2_a_a12.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire read_addr_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(read_addr_a2_a_CLK_driver));

cycloneive_routing_wire read_addr_a2_a_D_routing_wire_inst (
	.datain(read_addr_a2_a_a12_combout),
	.dataout(read_addr_a2_a_D_driver));

cycloneive_routing_wire read_addr_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(read_addr_a2_a_CLRN_driver));

cycloneive_routing_wire read_addr_a2_a_SCLR_routing_wire_inst (
	.datain(always2_a2_combout),
	.dataout(read_addr_a2_a_SCLR_driver));

// Location: FF_X12_Y5_N7
dffeas read_addr_a2_a(
	.clk(read_addr_a2_a_CLK_driver),
	.d(read_addr_a2_a_D_driver),
	.asdata(vcc),
	.clrn(read_addr_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(read_addr_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam read_addr_a2_a.is_wysiwyg = "true";
defparam read_addr_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire read_addr_a3_a_a14_DATAB_routing_wire_inst (
	.datain(read_addr[3]),
	.dataout(read_addr_a3_a_a14_DATAB_driver));

cycloneive_routing_wire read_addr_a3_a_a14_CIN_routing_wire_inst (
	.datain(read_addr_a2_a_a13),
	.dataout(read_addr_a3_a_a14_CIN_driver));

// Location: LCCOMB_X12_Y5_N8
cycloneive_lcell_comb read_addr_a3_a_a14(
// Equation(s):
// read_addr_a3_a_a14_combout = (read_addr[3] & (!read_addr_a2_a_a13)) # (!read_addr[3] & ((read_addr_a2_a_a13) # (GND)))
// read_addr_a3_a_a15 = CARRY((!read_addr_a2_a_a13) # (!read_addr[3]))

	.dataa(gnd),
	.datab(read_addr_a3_a_a14_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(read_addr_a3_a_a14_CIN_driver),
	.combout(read_addr_a3_a_a14_combout),
	.cout(read_addr_a3_a_a15));
// synopsys translate_off
defparam read_addr_a3_a_a14.lut_mask = 16'h3C3F;
defparam read_addr_a3_a_a14.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire read_addr_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(read_addr_a3_a_CLK_driver));

cycloneive_routing_wire read_addr_a3_a_D_routing_wire_inst (
	.datain(read_addr_a3_a_a14_combout),
	.dataout(read_addr_a3_a_D_driver));

cycloneive_routing_wire read_addr_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(read_addr_a3_a_CLRN_driver));

cycloneive_routing_wire read_addr_a3_a_SCLR_routing_wire_inst (
	.datain(always2_a2_combout),
	.dataout(read_addr_a3_a_SCLR_driver));

// Location: FF_X12_Y5_N9
dffeas read_addr_a3_a(
	.clk(read_addr_a3_a_CLK_driver),
	.d(read_addr_a3_a_D_driver),
	.asdata(vcc),
	.clrn(read_addr_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(read_addr_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam read_addr_a3_a.is_wysiwyg = "true";
defparam read_addr_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire read_addr_a4_a_a16_DATAA_routing_wire_inst (
	.datain(read_addr[4]),
	.dataout(read_addr_a4_a_a16_DATAA_driver));

cycloneive_routing_wire read_addr_a4_a_a16_CIN_routing_wire_inst (
	.datain(read_addr_a3_a_a15),
	.dataout(read_addr_a4_a_a16_CIN_driver));

// Location: LCCOMB_X12_Y5_N10
cycloneive_lcell_comb read_addr_a4_a_a16(
// Equation(s):
// read_addr_a4_a_a16_combout = (read_addr[4] & (read_addr_a3_a_a15 $ (GND))) # (!read_addr[4] & (!read_addr_a3_a_a15 & VCC))
// read_addr_a4_a_a17 = CARRY((read_addr[4] & !read_addr_a3_a_a15))

	.dataa(read_addr_a4_a_a16_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(read_addr_a4_a_a16_CIN_driver),
	.combout(read_addr_a4_a_a16_combout),
	.cout(read_addr_a4_a_a17));
// synopsys translate_off
defparam read_addr_a4_a_a16.lut_mask = 16'hA50A;
defparam read_addr_a4_a_a16.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire read_addr_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(read_addr_a4_a_CLK_driver));

cycloneive_routing_wire read_addr_a4_a_D_routing_wire_inst (
	.datain(read_addr_a4_a_a16_combout),
	.dataout(read_addr_a4_a_D_driver));

cycloneive_routing_wire read_addr_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(read_addr_a4_a_CLRN_driver));

cycloneive_routing_wire read_addr_a4_a_SCLR_routing_wire_inst (
	.datain(always2_a2_combout),
	.dataout(read_addr_a4_a_SCLR_driver));

// Location: FF_X12_Y5_N11
dffeas read_addr_a4_a(
	.clk(read_addr_a4_a_CLK_driver),
	.d(read_addr_a4_a_D_driver),
	.asdata(vcc),
	.clrn(read_addr_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(read_addr_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam read_addr_a4_a.is_wysiwyg = "true";
defparam read_addr_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire read_addr_a5_a_a18_DATAA_routing_wire_inst (
	.datain(read_addr[5]),
	.dataout(read_addr_a5_a_a18_DATAA_driver));

cycloneive_routing_wire read_addr_a5_a_a18_CIN_routing_wire_inst (
	.datain(read_addr_a4_a_a17),
	.dataout(read_addr_a5_a_a18_CIN_driver));

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb read_addr_a5_a_a18(
// Equation(s):
// read_addr_a5_a_a18_combout = (read_addr[5] & (!read_addr_a4_a_a17)) # (!read_addr[5] & ((read_addr_a4_a_a17) # (GND)))
// read_addr_a5_a_a19 = CARRY((!read_addr_a4_a_a17) # (!read_addr[5]))

	.dataa(read_addr_a5_a_a18_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(read_addr_a5_a_a18_CIN_driver),
	.combout(read_addr_a5_a_a18_combout),
	.cout(read_addr_a5_a_a19));
// synopsys translate_off
defparam read_addr_a5_a_a18.lut_mask = 16'h5A5F;
defparam read_addr_a5_a_a18.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire read_addr_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(read_addr_a5_a_CLK_driver));

cycloneive_routing_wire read_addr_a5_a_D_routing_wire_inst (
	.datain(read_addr_a5_a_a18_combout),
	.dataout(read_addr_a5_a_D_driver));

cycloneive_routing_wire read_addr_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(read_addr_a5_a_CLRN_driver));

cycloneive_routing_wire read_addr_a5_a_SCLR_routing_wire_inst (
	.datain(always2_a2_combout),
	.dataout(read_addr_a5_a_SCLR_driver));

// Location: FF_X12_Y5_N13
dffeas read_addr_a5_a(
	.clk(read_addr_a5_a_CLK_driver),
	.d(read_addr_a5_a_D_driver),
	.asdata(vcc),
	.clrn(read_addr_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(read_addr_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam read_addr_a5_a.is_wysiwyg = "true";
defparam read_addr_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire read_addr_a6_a_a20_DATAB_routing_wire_inst (
	.datain(read_addr[6]),
	.dataout(read_addr_a6_a_a20_DATAB_driver));

cycloneive_routing_wire read_addr_a6_a_a20_CIN_routing_wire_inst (
	.datain(read_addr_a5_a_a19),
	.dataout(read_addr_a6_a_a20_CIN_driver));

// Location: LCCOMB_X12_Y5_N14
cycloneive_lcell_comb read_addr_a6_a_a20(
// Equation(s):
// read_addr_a6_a_a20_combout = (read_addr[6] & (read_addr_a5_a_a19 $ (GND))) # (!read_addr[6] & (!read_addr_a5_a_a19 & VCC))
// read_addr_a6_a_a21 = CARRY((read_addr[6] & !read_addr_a5_a_a19))

	.dataa(gnd),
	.datab(read_addr_a6_a_a20_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(read_addr_a6_a_a20_CIN_driver),
	.combout(read_addr_a6_a_a20_combout),
	.cout(read_addr_a6_a_a21));
// synopsys translate_off
defparam read_addr_a6_a_a20.lut_mask = 16'hC30C;
defparam read_addr_a6_a_a20.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire read_addr_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(read_addr_a6_a_CLK_driver));

cycloneive_routing_wire read_addr_a6_a_D_routing_wire_inst (
	.datain(read_addr_a6_a_a20_combout),
	.dataout(read_addr_a6_a_D_driver));

cycloneive_routing_wire read_addr_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(read_addr_a6_a_CLRN_driver));

cycloneive_routing_wire read_addr_a6_a_SCLR_routing_wire_inst (
	.datain(always2_a2_combout),
	.dataout(read_addr_a6_a_SCLR_driver));

// Location: FF_X12_Y5_N15
dffeas read_addr_a6_a(
	.clk(read_addr_a6_a_CLK_driver),
	.d(read_addr_a6_a_D_driver),
	.asdata(vcc),
	.clrn(read_addr_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(read_addr_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam read_addr_a6_a.is_wysiwyg = "true";
defparam read_addr_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire read_addr_a7_a_a22_DATAB_routing_wire_inst (
	.datain(read_addr[7]),
	.dataout(read_addr_a7_a_a22_DATAB_driver));

cycloneive_routing_wire read_addr_a7_a_a22_CIN_routing_wire_inst (
	.datain(read_addr_a6_a_a21),
	.dataout(read_addr_a7_a_a22_CIN_driver));

// Location: LCCOMB_X12_Y5_N16
cycloneive_lcell_comb read_addr_a7_a_a22(
// Equation(s):
// read_addr_a7_a_a22_combout = read_addr[7] $ (read_addr_a6_a_a21)

	.dataa(gnd),
	.datab(read_addr_a7_a_a22_DATAB_driver),
	.datac(gnd),
	.datad(gnd),
	.cin(read_addr_a7_a_a22_CIN_driver),
	.combout(read_addr_a7_a_a22_combout),
	.cout());
// synopsys translate_off
defparam read_addr_a7_a_a22.lut_mask = 16'h3C3C;
defparam read_addr_a7_a_a22.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire read_addr_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(read_addr_a7_a_CLK_driver));

cycloneive_routing_wire read_addr_a7_a_D_routing_wire_inst (
	.datain(read_addr_a7_a_a22_combout),
	.dataout(read_addr_a7_a_D_driver));

cycloneive_routing_wire read_addr_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(read_addr_a7_a_CLRN_driver));

cycloneive_routing_wire read_addr_a7_a_SCLR_routing_wire_inst (
	.datain(always2_a2_combout),
	.dataout(read_addr_a7_a_SCLR_driver));

// Location: FF_X12_Y5_N17
dffeas read_addr_a7_a(
	.clk(read_addr_a7_a_CLK_driver),
	.d(read_addr_a7_a_D_driver),
	.asdata(vcc),
	.clrn(read_addr_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(read_addr_a7_a_SCLR_driver),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(read_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam read_addr_a7_a.is_wysiwyg = "true";
defparam read_addr_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_DATAB_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_DATAB_driver));

// Location: LCCOMB_X14_Y3_N0
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_acombout = u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0] $ (VCC)
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT = CARRY(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0])

	.dataa(gnd),
	.datab(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_acombout),
	.cout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0.lut_mask = 16'h33CC;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0.sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N30
cycloneive_lcell_comb a_aGND(
// Equation(s):
// a_aGND_acombout = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(a_aGND_acombout),
	.cout());
// synopsys translate_off
defparam a_aGND.lut_mask = 16'h0000;
defparam a_aGND.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_DATAB_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_DATAB_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_CIN_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_CIN_driver));

// Location: LCCOMB_X14_Y3_N2
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_acombout = (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1] & (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT)) # 
// (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1] & ((u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT) # (GND)))
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT = CARRY((!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT) # (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]))

	.dataa(gnd),
	.datab(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_CIN_driver),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_acombout),
	.cout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1.lut_mask = 16'h3C3F;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_CLK_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_D_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_D_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_ASDATA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_SLOAD_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_SLOAD_driver));

// Location: FF_X14_Y3_N3
dffeas u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a(
	.clk(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_CLK_driver),
	.d(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_D_driver),
	.asdata(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.prn(vcc));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a.is_wysiwyg = "true";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_DATAB_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_DATAB_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_CIN_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_CIN_driver));

// Location: LCCOMB_X14_Y3_N4
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_acombout = (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2] & (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT $ (GND))) # 
// (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2] & (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT & VCC))
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT = CARRY((u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2] & !u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT))

	.dataa(gnd),
	.datab(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_CIN_driver),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_acombout),
	.cout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2.lut_mask = 16'hC30C;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_CLK_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_D_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_D_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_ASDATA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_SLOAD_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_SLOAD_driver));

// Location: FF_X14_Y3_N5
dffeas u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a(
	.clk(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_CLK_driver),
	.d(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_D_driver),
	.asdata(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.prn(vcc));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a.is_wysiwyg = "true";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_DATAA_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_DATAA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_CIN_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_CIN_driver));

// Location: LCCOMB_X14_Y3_N6
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_acombout = (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3] & (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT)) # 
// (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3] & ((u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT) # (GND)))
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT = CARRY((!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT) # (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]))

	.dataa(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_CIN_driver),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_acombout),
	.cout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3.lut_mask = 16'h5A5F;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_DATAB_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_DATAB_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_CIN_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_CIN_driver));

// Location: LCCOMB_X14_Y3_N8
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_acombout = (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4] & (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT $ (GND))) # 
// (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4] & (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT & VCC))
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT = CARRY((u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4] & !u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT))

	.dataa(gnd),
	.datab(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_CIN_driver),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_acombout),
	.cout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4.lut_mask = 16'hC30C;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_CLK_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_D_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_D_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_ASDATA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_SLOAD_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_SLOAD_driver));

// Location: FF_X14_Y3_N9
dffeas u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a(
	.clk(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_CLK_driver),
	.d(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_D_driver),
	.asdata(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.prn(vcc));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a.is_wysiwyg = "true";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_DATAA_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_DATAA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_CIN_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_CIN_driver));

// Location: LCCOMB_X14_Y3_N10
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_acombout = (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5] & (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT)) # 
// (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5] & ((u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT) # (GND)))
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT = CARRY((!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT) # (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]))

	.dataa(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_CIN_driver),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_acombout),
	.cout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5.lut_mask = 16'h5A5F;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_DATAA_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_DATAA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_CIN_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_CIN_driver));

// Location: LCCOMB_X14_Y3_N12
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_acombout = (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6] & (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT $ (GND))) # 
// (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6] & (!u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT & VCC))
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT = CARRY((u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6] & !u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT))

	.dataa(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_CIN_driver),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_acombout),
	.cout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6.lut_mask = 16'hA50A;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0_CIN_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0_CIN_driver));

// Location: LCCOMB_X14_Y3_N14
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0_combout = u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0_CIN_driver),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0_combout),
	.cout());
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0.lut_mask = 16'hF0F0;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_CLK_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_D_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_D_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_ASDATA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_SLOAD_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_SLOAD_driver));

// Location: FF_X14_Y3_N11
dffeas u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a(
	.clk(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_CLK_driver),
	.d(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_D_driver),
	.asdata(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.prn(vcc));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a.is_wysiwyg = "true";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_CLK_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_D_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_D_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_ASDATA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_SLOAD_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_SLOAD_driver));

// Location: FF_X14_Y3_N13
dffeas u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a(
	.clk(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_CLK_driver),
	.d(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_D_driver),
	.asdata(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.prn(vcc));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a.is_wysiwyg = "true";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAA_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAB_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAB_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAC_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAC_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAD_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAD_driver));

// Location: LCCOMB_X14_Y3_N28
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_combout = (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3] & (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5] & 
// (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4] & u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6])))

	.dataa(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAA_driver),
	.datab(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAB_driver),
	.datac(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAC_driver),
	.datad(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAD_driver),
	.cin(gnd),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_combout),
	.cout());
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0.lut_mask = 16'h8000;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAA_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_combout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAC_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0_combout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAC_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAD_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_combout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAD_driver));

// Location: LCCOMB_X14_Y3_N24
cycloneive_lcell_comb u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual(
// Equation(s):
// u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout = (u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_a0_combout) # ((u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_combout 
// & u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_combout))

	.dataa(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAA_driver),
	.datab(gnd),
	.datac(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAC_driver),
	.datad(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAD_driver),
	.cin(gnd),
	.combout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.cout());
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual.lut_mask = 16'hFAF0;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_CLK_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_D_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_D_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_ASDATA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_SLOAD_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_SLOAD_driver));

// Location: FF_X14_Y3_N1
dffeas u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a(
	.clk(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_CLK_driver),
	.d(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_D_driver),
	.asdata(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.prn(vcc));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a.is_wysiwyg = "true";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_CLK_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_D_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_D_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_ASDATA_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_SLOAD_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_SLOAD_driver));

// Location: FF_X14_Y3_N7
dffeas u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a(
	.clk(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_CLK_driver),
	.d(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_D_driver),
	.asdata(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.prn(vcc));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a.is_wysiwyg = "true";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_CLK0_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_CLK0_driver));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a0_a_routing_wire_inst (
	.datain(din_a0_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[0]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a1_a_routing_wire_inst (
	.datain(din_a1_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[1]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a2_a_routing_wire_inst (
	.datain(din_a2_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[2]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a3_a_routing_wire_inst (
	.datain(din_a3_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[3]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a4_a_routing_wire_inst (
	.datain(din_a4_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[4]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a5_a_routing_wire_inst (
	.datain(din_a5_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[5]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a6_a_routing_wire_inst (
	.datain(din_a6_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[6]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a7_a_routing_wire_inst (
	.datain(din_a7_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[7]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a8_a_routing_wire_inst (
	.datain(din_a8_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[8]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a9_a_routing_wire_inst (
	.datain(din_a9_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[9]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a10_a_routing_wire_inst (
	.datain(din_a10_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[10]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a11_a_routing_wire_inst (
	.datain(din_a11_a_ainput_o),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[11]));
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[12] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[13] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[14] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[15] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[16] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[17] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[18] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[19] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[20] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[21] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[22] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[23] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[24] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[25] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[26] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[27] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[28] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[29] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[30] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[31] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[32] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[33] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[34] = 1'b0;
assign u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[35] = 1'b0;

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a0_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[0]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a1_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[1]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a2_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[2]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a3_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[3]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a4_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[4]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a5_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[5]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a6_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[6]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a0_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[0]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a1_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[1]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a2_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[2]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a3_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[3]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a4_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[4]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a5_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[5]));

cycloneive_routing_wire u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a6_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[6]));

// Location: M9K_X13_Y3_N0
cycloneive_ram_block u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0(
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_CLK0_driver),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus),
	.portaaddr(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus));
// synopsys translate_off
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.data_interleave_offset_in_bits = 1;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.data_interleave_width_in_bits = 1;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.logical_ram_name = "shifter12_128:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_llv:auto_generated|altsyncram_lla1:altsyncram2|ALTSYNCRAM";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.mixed_port_feed_through_mode = "old";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.operation_mode = "dual_port";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_address_clear = "none";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_address_width = 7;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_byte_enable_clock = "none";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_data_out_clear = "none";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_data_out_clock = "none";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_data_width = 36;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_first_address = 0;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_first_bit_number = 0;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_last_address = 127;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_logical_ram_depth = 126;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_logical_ram_width = 12;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_address_clear = "none";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_address_clock = "clock0";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_address_width = 7;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_data_out_clear = "none";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_data_out_clock = "clock0";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_data_width = 36;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_first_address = 0;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_first_bit_number = 0;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_last_address = 127;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_logical_ram_depth = 126;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_logical_ram_width = 12;
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_read_enable_clock = "clock0";
defparam u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.ram_block_type = "M9K";
// synopsys translate_on

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_CLK_driver));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[0]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[1]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[2]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[3]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[4]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[5]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a6_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[0]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[6]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a7_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[1]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[7]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a8_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[2]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[8]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a9_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[3]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[9]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a10_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[4]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[10]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a11_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[5]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[11]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a12_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[6]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[12]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a13_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[7]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[13]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a14_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[8]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[14]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a15_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[9]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[15]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a16_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[10]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[16]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a17_a_routing_wire_inst (
	.datain(u0_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[11]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[17]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[0]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[1]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[2]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[3]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[4]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[5]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a6_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[0]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[6]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a7_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[1]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[7]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a8_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[2]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[8]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a9_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[3]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[9]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a10_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[4]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[10]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a11_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[5]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[11]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a12_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[6]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[12]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a13_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[7]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[13]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a14_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[8]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[14]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a15_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[9]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[15]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a16_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[10]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[16]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a17_a_routing_wire_inst (
	.datain(u1_aaltsyncram_component_aauto_generated_aq_a[11]),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[17]));

// Location: DSPMULT_X18_Y4_N0
cycloneive_mac_mult u3_alpm_mult_component_aauto_generated_amac_mult1(
	.signa(vcc),
	.signb(vcc),
	.clk(u3_alpm_mult_component_aauto_generated_amac_mult1_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus),
	.datab(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus));
// synopsys translate_off
defparam u3_alpm_mult_component_aauto_generated_amac_mult1.dataa_clock = "0";
defparam u3_alpm_mult_component_aauto_generated_amac_mult1.dataa_width = 18;
defparam u3_alpm_mult_component_aauto_generated_amac_mult1.datab_clock = "0";
defparam u3_alpm_mult_component_aauto_generated_amac_mult1.datab_width = 18;
defparam u3_alpm_mult_component_aauto_generated_amac_mult1.signa_clock = "none";
defparam u3_alpm_mult_component_aauto_generated_amac_mult1.signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_CLK_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_CLK_driver));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a0_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a12),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[0]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a1_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a13),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[1]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a2_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a14),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[2]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a3_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a15),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[3]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a4_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a16),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[4]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a5_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a17),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[5]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a6_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a18),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[6]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a7_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a19),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[7]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a8_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a20),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[8]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a9_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a21),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[9]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a10_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a22),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[10]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a11_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_a23),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[11]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a12_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_adataout),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[12]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a13_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[13]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a14_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[14]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a15_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[15]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a16_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[16]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a17_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[17]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a18_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[18]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a19_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[19]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a20_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[20]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a21_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[21]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a22_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[22]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a23_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[23]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a24_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[24]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a25_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[25]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a26_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[26]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a27_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[27]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a28_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[28]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a29_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[29]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a30_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[30]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a31_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[31]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a32_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[32]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a33_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[33]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a34_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[34]));

cycloneive_routing_wire u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a35_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[35]));

// Location: DSPOUT_X18_Y4_N2
cycloneive_mac_out u3_alpm_mult_component_aauto_generated_amac_out2(
	.clk(u3_alpm_mult_component_aauto_generated_amac_out2_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(u3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(u3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus));
// synopsys translate_off
defparam u3_alpm_mult_component_aauto_generated_amac_out2.dataa_width = 36;
defparam u3_alpm_mult_component_aauto_generated_amac_out2.output_clock = "0";
// synopsys translate_on

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_CLK0_routing_wire_inst (
	.datain(clk16dv_aclkctrl_outclk),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_CLK0_driver));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_CLK1_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_CLK1_driver));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a0_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[7]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[0]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a1_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[8]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[1]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a2_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[9]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[2]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a3_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[10]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[3]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a4_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[11]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[4]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a5_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[12]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[5]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a6_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[13]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[6]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a7_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[14]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[7]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a8_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[15]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[8]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a9_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[16]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[9]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a10_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[17]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[10]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a11_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[18]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[11]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a12_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[19]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[12]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a13_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[20]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[13]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a14_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[21]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[14]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a15_a_routing_wire_inst (
	.datain(u2_alpm_mult_component_aauto_generated_aresult[22]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[15]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a16_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[7]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[16]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a17_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[8]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[17]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a18_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[9]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[18]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a19_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[10]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[19]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a20_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[11]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[20]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a21_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[12]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[21]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a22_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[13]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[22]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a23_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[14]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[23]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a24_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[15]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[24]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a25_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[16]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[25]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a26_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[17]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[26]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a27_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[18]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[27]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a28_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[19]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[28]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a29_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[20]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[29]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a30_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[21]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[30]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_a31_a_routing_wire_inst (
	.datain(u3_alpm_mult_component_aauto_generated_aresult[22]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[31]));
assign u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[32] = 1'b0;
assign u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[33] = 1'b0;
assign u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[34] = 1'b0;
assign u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus[35] = 1'b0;

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a0_a_routing_wire_inst (
	.datain(window_addr[0]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[0]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a1_a_routing_wire_inst (
	.datain(window_addr[1]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[1]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a2_a_routing_wire_inst (
	.datain(window_addr[2]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[2]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a3_a_routing_wire_inst (
	.datain(window_addr[3]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[3]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a4_a_routing_wire_inst (
	.datain(window_addr[4]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[4]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a5_a_routing_wire_inst (
	.datain(window_addr[5]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[5]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a6_a_routing_wire_inst (
	.datain(window_addr[6]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[6]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_a7_a_routing_wire_inst (
	.datain(window_addr[7]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus[7]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_a0_a_routing_wire_inst (
	.datain(read_addr[0]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_bus[0]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_a1_a_routing_wire_inst (
	.datain(read_addr[1]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_bus[1]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_a2_a_routing_wire_inst (
	.datain(read_addr[2]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_bus[2]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_a3_a_routing_wire_inst (
	.datain(read_addr[3]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_bus[3]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_a4_a_routing_wire_inst (
	.datain(read_addr[4]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_bus[4]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_a5_a_routing_wire_inst (
	.datain(read_addr[5]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_bus[5]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_a6_a_routing_wire_inst (
	.datain(read_addr[6]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_bus[6]));

cycloneive_routing_wire u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_a7_a_routing_wire_inst (
	.datain(read_addr[7]),
	.dataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_bus[7]));

// Location: M9K_X13_Y4_N0
cycloneive_ram_block u4_aaltsyncram_component_aauto_generated_aram_block1a0(
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(u4_aaltsyncram_component_aauto_generated_aram_block1a0_CLK0_driver),
	.clk1(u4_aaltsyncram_component_aauto_generated_aram_block1a0_CLK1_driver),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTADATAIN_bus),
	.portaaddr(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTAADDR_bus),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBADDR_bus),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(u4_aaltsyncram_component_aauto_generated_aram_block1a0_PORTBDATAOUT_bus));
// synopsys translate_off
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.data_interleave_offset_in_bits = 1;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.data_interleave_width_in_bits = 1;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.logical_ram_name = "dram16_256:u4|altsyncram:altsyncram_component|altsyncram_09k1:auto_generated|ALTSYNCRAM";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.mixed_port_feed_through_mode = "dont_care";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.operation_mode = "dual_port";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_address_clear = "none";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_address_width = 8;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_byte_enable_clock = "none";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_data_out_clear = "none";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_data_out_clock = "none";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_data_width = 36;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_first_address = 0;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_first_bit_number = 0;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_last_address = 255;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_logical_ram_depth = 256;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_logical_ram_width = 16;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_address_clear = "none";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_address_clock = "clock1";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_address_width = 8;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_data_out_clear = "none";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_data_out_clock = "none";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_data_width = 36;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_first_address = 0;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_first_bit_number = 0;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_last_address = 255;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_logical_ram_depth = 256;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_logical_ram_width = 16;
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.port_b_read_enable_clock = "clock1";
defparam u4_aaltsyncram_component_aauto_generated_aram_block1a0.ram_block_type = "M9K";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_DATAA_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_DATAA_driver));

// Location: LCCOMB_X14_Y2_N12
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_acombout = u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0] $ (VCC)
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT = CARRY(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0])

	.dataa(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_acombout),
	.cout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0.lut_mask = 16'h55AA;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_DATAB_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_CIN_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_CIN_driver));

// Location: LCCOMB_X14_Y2_N14
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_acombout = (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1] & (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT)) # 
// (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1] & ((u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT) # (GND)))
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT = CARRY((!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_aCOUT) # (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]))

	.dataa(gnd),
	.datab(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_CIN_driver),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_acombout),
	.cout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1.lut_mask = 16'h3C3F;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_CLK_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_D_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_D_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_ASDATA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_SLOAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_SLOAD_driver));

// Location: FF_X14_Y2_N15
dffeas u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a(
	.clk(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_CLK_driver),
	.d(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_D_driver),
	.asdata(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.prn(vcc));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a.is_wysiwyg = "true";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_DATAB_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_CIN_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_CIN_driver));

// Location: LCCOMB_X14_Y2_N16
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_acombout = (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2] & (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT $ (GND))) # 
// (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2] & (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT & VCC))
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT = CARRY((u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2] & !u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita1_aCOUT))

	.dataa(gnd),
	.datab(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_CIN_driver),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_acombout),
	.cout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2.lut_mask = 16'hC30C;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_CLK_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_D_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_D_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_ASDATA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_SLOAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_SLOAD_driver));

// Location: FF_X14_Y2_N17
dffeas u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a(
	.clk(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_CLK_driver),
	.d(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_D_driver),
	.asdata(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.prn(vcc));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a.is_wysiwyg = "true";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_DATAB_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_CIN_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_CIN_driver));

// Location: LCCOMB_X14_Y2_N18
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_acombout = (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3] & (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT)) # 
// (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3] & ((u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT) # (GND)))
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT = CARRY((!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita2_aCOUT) # (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]))

	.dataa(gnd),
	.datab(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_CIN_driver),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_acombout),
	.cout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3.lut_mask = 16'h3C3F;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_CLK_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_D_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_D_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_ASDATA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_SLOAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_SLOAD_driver));

// Location: FF_X14_Y2_N19
dffeas u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a(
	.clk(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_CLK_driver),
	.d(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_D_driver),
	.asdata(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.prn(vcc));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a.is_wysiwyg = "true";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_DATAB_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_CIN_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_CIN_driver));

// Location: LCCOMB_X14_Y2_N20
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_acombout = (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4] & (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT $ (GND))) # 
// (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4] & (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT & VCC))
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT = CARRY((u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4] & !u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita3_aCOUT))

	.dataa(gnd),
	.datab(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_CIN_driver),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_acombout),
	.cout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4.lut_mask = 16'hC30C;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_CLK_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_D_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_D_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_ASDATA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_SLOAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_SLOAD_driver));

// Location: FF_X14_Y2_N21
dffeas u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a(
	.clk(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_CLK_driver),
	.d(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_D_driver),
	.asdata(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.prn(vcc));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a.is_wysiwyg = "true";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_DATAA_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_DATAA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_CIN_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_CIN_driver));

// Location: LCCOMB_X14_Y2_N22
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_acombout = (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5] & (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT)) # 
// (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5] & ((u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT) # (GND)))
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT = CARRY((!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita4_aCOUT) # (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]))

	.dataa(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_CIN_driver),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_acombout),
	.cout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5.lut_mask = 16'h5A5F;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_CLK_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_D_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_D_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_ASDATA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_SLOAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_SLOAD_driver));

// Location: FF_X14_Y2_N23
dffeas u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a(
	.clk(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_CLK_driver),
	.d(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_D_driver),
	.asdata(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.prn(vcc));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a.is_wysiwyg = "true";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_DATAB_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_CIN_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_CIN_driver));

// Location: LCCOMB_X14_Y2_N24
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_acombout = (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6] & (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT $ (GND))) # 
// (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6] & (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT & VCC))
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT = CARRY((u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6] & !u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita5_aCOUT))

	.dataa(gnd),
	.datab(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_CIN_driver),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_acombout),
	.cout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6.lut_mask = 16'hC30C;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_CLK_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_D_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_D_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_ASDATA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_SLOAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_SLOAD_driver));

// Location: FF_X14_Y2_N25
dffeas u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a(
	.clk(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_CLK_driver),
	.d(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_D_driver),
	.asdata(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.prn(vcc));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a.is_wysiwyg = "true";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAA_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAB_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAC_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAD_driver));

// Location: LCCOMB_X14_Y2_N0
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_combout = (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7] & (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4] & 
// (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5] & u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6])))

	.dataa(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAA_driver),
	.datab(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAB_driver),
	.datac(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAC_driver),
	.datad(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_DATAD_driver),
	.cin(gnd),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_combout),
	.cout());
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0.lut_mask = 16'h8000;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_DATAA_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_DATAA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_CIN_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_CIN_driver));

// Location: LCCOMB_X14_Y2_N26
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_acombout = (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7] & (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT)) # 
// (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7] & ((u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT) # (GND)))
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_aCOUT = CARRY((!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita6_aCOUT) # (!u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]))

	.dataa(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_CIN_driver),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_acombout),
	.cout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_aCOUT));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7.lut_mask = 16'h5A5F;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0_CIN_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_aCOUT),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0_CIN_driver));

// Location: LCCOMB_X14_Y2_N28
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0_combout = !u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_aCOUT

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0_CIN_driver),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0_combout),
	.cout());
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0.lut_mask = 16'h0F0F;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAA_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_combout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_combout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAB_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0_combout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAD_driver));

// Location: LCCOMB_X14_Y2_N8
cycloneive_lcell_comb u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual(
// Equation(s):
// u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout = (u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_a0_combout) # ((u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a1_combout 
// & u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acmpr4_aaneb_result_wire_a0_a_a0_combout))

	.dataa(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAA_driver),
	.datab(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAB_driver),
	.datac(gnd),
	.datad(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_DATAD_driver),
	.cin(gnd),
	.combout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.cout());
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual.lut_mask = 16'hFF88;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_CLK_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_D_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita0_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_D_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_ASDATA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_SLOAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_SLOAD_driver));

// Location: FF_X14_Y2_N13
dffeas u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a(
	.clk(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_CLK_driver),
	.d(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_D_driver),
	.asdata(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.prn(vcc));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a.is_wysiwyg = "true";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_CLK_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_D_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_comb_bita7_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_D_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_ASDATA_routing_wire_inst (
	.datain(a_aGND_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_ASDATA_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_SLOAD_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acout_actual_acombout),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_SLOAD_driver));

// Location: FF_X14_Y2_N27
dffeas u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a(
	.clk(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_CLK_driver),
	.d(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_D_driver),
	.asdata(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a_SLOAD_driver),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.prn(vcc));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a.is_wysiwyg = "true";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_CLK0_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_CLK0_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a0_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a1_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a2_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a3_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a4_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a5_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a6_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a7_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[7]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a8_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[8]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[8]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a9_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[9]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[9]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a10_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[10]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[10]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a11_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[11]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[11]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a12_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[12]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[12]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a13_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[13]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[13]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a14_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[14]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[14]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a15_a_routing_wire_inst (
	.datain(u4_aaltsyncram_component_aauto_generated_aq_b[15]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[15]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a16_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[12]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[16]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a17_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[13]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[17]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a18_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[14]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[18]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_a19_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[15]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[19]));
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[20] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[21] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[22] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[23] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[24] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[25] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[26] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[27] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[28] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[29] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[30] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[31] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[32] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[33] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[34] = 1'b0;
assign u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus[35] = 1'b0;

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus[7]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus[7]));

// Location: M9K_X13_Y7_N0
cycloneive_ram_block u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0(
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_CLK0_driver),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTADATAIN_bus),
	.portaaddr(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTAADDR_bus),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBADDR_bus),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0_PORTBDATAOUT_bus));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.data_interleave_offset_in_bits = 1;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.data_interleave_width_in_bits = 1;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.logical_ram_name = "shifter16_2048:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2mv:auto_generated|altsyncram_bpa1:altsyncram2|ALTSYNCRAM";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.mixed_port_feed_through_mode = "old";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.operation_mode = "dual_port";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_address_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_address_width = 8;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_byte_enable_clock = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_data_out_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_data_out_clock = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_data_width = 36;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_first_address = 0;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_first_bit_number = 0;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_last_address = 255;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_logical_ram_depth = 254;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_logical_ram_width = 128;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_address_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_address_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_address_width = 8;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_data_out_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_data_out_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_data_width = 36;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_first_address = 0;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_first_bit_number = 0;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_last_address = 255;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_logical_ram_depth = 254;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_logical_ram_width = 128;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.port_b_read_enable_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a0.ram_block_type = "M9K";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_CLK0_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_CLK0_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[7]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a8_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[8]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[8]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a9_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[9]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[9]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a10_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[10]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[10]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a11_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[11]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[11]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a12_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[16]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[12]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a13_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[17]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[13]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a14_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[18]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[14]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a15_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[19]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[15]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a16_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[20]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[16]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a17_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[21]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[17]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a18_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[22]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[18]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a19_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[23]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[19]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a20_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[24]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[20]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a21_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[25]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[21]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a22_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[26]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[22]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a23_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[27]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[23]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a24_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[28]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[24]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a25_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[29]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[25]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a26_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[30]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[26]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a27_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[31]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[27]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a28_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[40]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[28]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a29_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[41]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[29]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a30_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[42]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[30]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a31_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[43]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[31]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a32_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[44]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[32]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a33_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[45]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[33]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a34_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[46]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[34]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_a35_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[47]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus[35]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_bus[7]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_bus[7]));

// Location: M9K_X13_Y6_N0
cycloneive_ram_block u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16(
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_CLK0_driver),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTADATAIN_bus),
	.portaaddr(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTAADDR_bus),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBADDR_bus),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16_PORTBDATAOUT_bus));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.data_interleave_offset_in_bits = 1;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.data_interleave_width_in_bits = 1;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.logical_ram_name = "shifter16_2048:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2mv:auto_generated|altsyncram_bpa1:altsyncram2|ALTSYNCRAM";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.mixed_port_feed_through_mode = "old";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.operation_mode = "dual_port";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_address_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_address_width = 8;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_byte_enable_clock = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_data_out_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_data_out_clock = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_data_width = 36;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_first_address = 0;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_first_bit_number = 16;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_last_address = 255;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_logical_ram_depth = 254;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_logical_ram_width = 128;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_address_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_address_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_address_width = 8;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_data_out_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_data_out_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_data_width = 36;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_first_address = 0;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_first_bit_number = 16;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_last_address = 255;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_logical_ram_depth = 254;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_logical_ram_width = 128;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.port_b_read_enable_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a16.ram_block_type = "M9K";
// synopsys translate_on

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_CLK0_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_CLK0_driver));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[32]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[33]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[34]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[35]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[36]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[37]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[38]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[39]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[7]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a8_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[48]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[8]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a9_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[49]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[9]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a10_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[50]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[10]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a11_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[51]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[11]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a12_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[52]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[12]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a13_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[53]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[13]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a14_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[54]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[14]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a15_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[55]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[15]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a16_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[56]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[16]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a17_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[57]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[17]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a18_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[58]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[18]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a19_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[59]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[19]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a20_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[60]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[20]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a21_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[61]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[21]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a22_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[62]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[22]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a23_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[63]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[23]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a24_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[68]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[24]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a25_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[69]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[25]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a26_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[70]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[26]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a27_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[71]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[27]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a28_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[72]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[28]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a29_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[73]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[29]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a30_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[74]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[30]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a31_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[75]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[31]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a32_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[76]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[32]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a33_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[77]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[33]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a34_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[78]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[34]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_a35_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[79]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus[35]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_bus[7]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_a0_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[0]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_bus[0]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_a1_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[1]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_bus[1]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_a2_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[2]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_bus[2]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_a3_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[3]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_bus[3]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_a4_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[4]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_bus[4]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_a5_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[5]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_bus[5]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_a6_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[6]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_bus[6]));

cycloneive_routing_wire u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_a7_a_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_acntr1_acounter_reg_bit[7]),
	.dataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_bus[7]));

// Location: M9K_X13_Y2_N0
cycloneive_ram_block u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48(
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_CLK0_driver),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTADATAIN_bus),
	.portaaddr(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTAADDR_bus),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBADDR_bus),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48_PORTBDATAOUT_bus));
// synopsys translate_off
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.data_interleave_offset_in_bits = 1;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.data_interleave_width_in_bits = 1;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.logical_ram_name = "shifter16_2048:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_2mv:auto_generated|altsyncram_bpa1:altsyncram2|ALTSYNCRAM";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.mixed_port_feed_through_mode = "old";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.operation_mode = "dual_port";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_address_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_address_width = 8;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_byte_enable_clock = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_data_out_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_data_out_clock = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_data_width = 36;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_first_address = 0;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_first_bit_number = 48;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_last_address = 255;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_logical_ram_depth = 254;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_logical_ram_width = 128;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_address_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_address_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_address_width = 8;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_data_out_clear = "none";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_data_out_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_data_width = 36;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_first_address = 0;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_first_bit_number = 48;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_last_address = 255;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_logical_ram_depth = 254;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_logical_ram_width = 128;
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.port_b_read_enable_clock = "clock0";
defparam u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aram_block3a48.ram_block_type = "M9K";
// synopsys translate_on

cycloneive_routing_wire dout_a0_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a0_DATAA_driver));

cycloneive_routing_wire dout_a0_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[112]),
	.dataout(dout_a0_DATAC_driver));

cycloneive_routing_wire dout_a0_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[0]),
	.dataout(dout_a0_DATAD_driver));

// Location: LCCOMB_X12_Y4_N4
cycloneive_lcell_comb dout_a0(
// Equation(s):
// dout_a0_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[112])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[0])))

	.dataa(dout_a0_DATAA_driver),
	.datab(gnd),
	.datac(dout_a0_DATAC_driver),
	.datad(dout_a0_DATAD_driver),
	.cin(gnd),
	.combout(dout_a0_combout),
	.cout());
// synopsys translate_off
defparam dout_a0.lut_mask = 16'hF5A0;
defparam dout_a0.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a0_a_CLK_driver));

cycloneive_routing_wire dout_a0_a_D_routing_wire_inst (
	.datain(dout_a0_combout),
	.dataout(dout_a0_a_D_driver));

cycloneive_routing_wire dout_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a0_a_CLRN_driver));

// Location: FF_X12_Y4_N5
dffeas dout_a0_a(
	.clk(dout_a0_a_CLK_driver),
	.d(dout_a0_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[0]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a0_a.is_wysiwyg = "true";
defparam dout_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a1_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a1_DATAA_driver));

cycloneive_routing_wire dout_a1_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[113]),
	.dataout(dout_a1_DATAB_driver));

cycloneive_routing_wire dout_a1_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[1]),
	.dataout(dout_a1_DATAD_driver));

// Location: LCCOMB_X12_Y4_N10
cycloneive_lcell_comb dout_a1(
// Equation(s):
// dout_a1_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[113])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[1])))

	.dataa(dout_a1_DATAA_driver),
	.datab(dout_a1_DATAB_driver),
	.datac(gnd),
	.datad(dout_a1_DATAD_driver),
	.cin(gnd),
	.combout(dout_a1_combout),
	.cout());
// synopsys translate_off
defparam dout_a1.lut_mask = 16'hDD88;
defparam dout_a1.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a1_a_CLK_driver));

cycloneive_routing_wire dout_a1_a_D_routing_wire_inst (
	.datain(dout_a1_combout),
	.dataout(dout_a1_a_D_driver));

cycloneive_routing_wire dout_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a1_a_CLRN_driver));

// Location: FF_X12_Y4_N11
dffeas dout_a1_a(
	.clk(dout_a1_a_CLK_driver),
	.d(dout_a1_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[1]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a1_a.is_wysiwyg = "true";
defparam dout_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a2_DATAA_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[114]),
	.dataout(dout_a2_DATAA_driver));

cycloneive_routing_wire dout_a2_DATAC_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a2_DATAC_driver));

cycloneive_routing_wire dout_a2_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[2]),
	.dataout(dout_a2_DATAD_driver));

// Location: LCCOMB_X12_Y4_N28
cycloneive_lcell_comb dout_a2(
// Equation(s):
// dout_a2_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[114])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[2])))

	.dataa(dout_a2_DATAA_driver),
	.datab(gnd),
	.datac(dout_a2_DATAC_driver),
	.datad(dout_a2_DATAD_driver),
	.cin(gnd),
	.combout(dout_a2_combout),
	.cout());
// synopsys translate_off
defparam dout_a2.lut_mask = 16'hAFA0;
defparam dout_a2.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a2_a_CLK_driver));

cycloneive_routing_wire dout_a2_a_D_routing_wire_inst (
	.datain(dout_a2_combout),
	.dataout(dout_a2_a_D_driver));

cycloneive_routing_wire dout_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a2_a_CLRN_driver));

// Location: FF_X12_Y4_N29
dffeas dout_a2_a(
	.clk(dout_a2_a_CLK_driver),
	.d(dout_a2_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[2]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a2_a.is_wysiwyg = "true";
defparam dout_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a3_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a3_DATAA_driver));

cycloneive_routing_wire dout_a3_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[115]),
	.dataout(dout_a3_DATAC_driver));

cycloneive_routing_wire dout_a3_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[3]),
	.dataout(dout_a3_DATAD_driver));

// Location: LCCOMB_X12_Y4_N14
cycloneive_lcell_comb dout_a3(
// Equation(s):
// dout_a3_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[115])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[3])))

	.dataa(dout_a3_DATAA_driver),
	.datab(gnd),
	.datac(dout_a3_DATAC_driver),
	.datad(dout_a3_DATAD_driver),
	.cin(gnd),
	.combout(dout_a3_combout),
	.cout());
// synopsys translate_off
defparam dout_a3.lut_mask = 16'hF5A0;
defparam dout_a3.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a3_a_CLK_driver));

cycloneive_routing_wire dout_a3_a_D_routing_wire_inst (
	.datain(dout_a3_combout),
	.dataout(dout_a3_a_D_driver));

cycloneive_routing_wire dout_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a3_a_CLRN_driver));

// Location: FF_X12_Y4_N15
dffeas dout_a3_a(
	.clk(dout_a3_a_CLK_driver),
	.d(dout_a3_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[3]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a3_a.is_wysiwyg = "true";
defparam dout_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a4_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a4_DATAA_driver));

cycloneive_routing_wire dout_a4_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[116]),
	.dataout(dout_a4_DATAB_driver));

cycloneive_routing_wire dout_a4_DATAC_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[4]),
	.dataout(dout_a4_DATAC_driver));

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb dout_a4(
// Equation(s):
// dout_a4_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[116])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[4])))

	.dataa(dout_a4_DATAA_driver),
	.datab(dout_a4_DATAB_driver),
	.datac(dout_a4_DATAC_driver),
	.datad(gnd),
	.cin(gnd),
	.combout(dout_a4_combout),
	.cout());
// synopsys translate_off
defparam dout_a4.lut_mask = 16'hD8D8;
defparam dout_a4.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a4_a_CLK_driver));

cycloneive_routing_wire dout_a4_a_D_routing_wire_inst (
	.datain(dout_a4_combout),
	.dataout(dout_a4_a_D_driver));

cycloneive_routing_wire dout_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a4_a_CLRN_driver));

// Location: FF_X12_Y4_N13
dffeas dout_a4_a(
	.clk(dout_a4_a_CLK_driver),
	.d(dout_a4_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[4]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a4_a.is_wysiwyg = "true";
defparam dout_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a5_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a5_DATAA_driver));

cycloneive_routing_wire dout_a5_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[117]),
	.dataout(dout_a5_DATAC_driver));

cycloneive_routing_wire dout_a5_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[5]),
	.dataout(dout_a5_DATAD_driver));

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb dout_a5(
// Equation(s):
// dout_a5_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[117])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[5])))

	.dataa(dout_a5_DATAA_driver),
	.datab(gnd),
	.datac(dout_a5_DATAC_driver),
	.datad(dout_a5_DATAD_driver),
	.cin(gnd),
	.combout(dout_a5_combout),
	.cout());
// synopsys translate_off
defparam dout_a5.lut_mask = 16'hF5A0;
defparam dout_a5.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a5_a_CLK_driver));

cycloneive_routing_wire dout_a5_a_D_routing_wire_inst (
	.datain(dout_a5_combout),
	.dataout(dout_a5_a_D_driver));

cycloneive_routing_wire dout_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a5_a_CLRN_driver));

// Location: FF_X12_Y4_N31
dffeas dout_a5_a(
	.clk(dout_a5_a_CLK_driver),
	.d(dout_a5_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[5]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a5_a.is_wysiwyg = "true";
defparam dout_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a6_DATAA_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[118]),
	.dataout(dout_a6_DATAA_driver));

cycloneive_routing_wire dout_a6_DATAC_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a6_DATAC_driver));

cycloneive_routing_wire dout_a6_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[6]),
	.dataout(dout_a6_DATAD_driver));

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb dout_a6(
// Equation(s):
// dout_a6_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[118])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[6])))

	.dataa(dout_a6_DATAA_driver),
	.datab(gnd),
	.datac(dout_a6_DATAC_driver),
	.datad(dout_a6_DATAD_driver),
	.cin(gnd),
	.combout(dout_a6_combout),
	.cout());
// synopsys translate_off
defparam dout_a6.lut_mask = 16'hAFA0;
defparam dout_a6.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a6_a_CLK_driver));

cycloneive_routing_wire dout_a6_a_D_routing_wire_inst (
	.datain(dout_a6_combout),
	.dataout(dout_a6_a_D_driver));

cycloneive_routing_wire dout_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a6_a_CLRN_driver));

// Location: FF_X14_Y4_N31
dffeas dout_a6_a(
	.clk(dout_a6_a_CLK_driver),
	.d(dout_a6_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[6]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a6_a.is_wysiwyg = "true";
defparam dout_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a7_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a7_DATAA_driver));

cycloneive_routing_wire dout_a7_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[119]),
	.dataout(dout_a7_DATAC_driver));

cycloneive_routing_wire dout_a7_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[7]),
	.dataout(dout_a7_DATAD_driver));

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb dout_a7(
// Equation(s):
// dout_a7_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[119])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[7])))

	.dataa(dout_a7_DATAA_driver),
	.datab(gnd),
	.datac(dout_a7_DATAC_driver),
	.datad(dout_a7_DATAD_driver),
	.cin(gnd),
	.combout(dout_a7_combout),
	.cout());
// synopsys translate_off
defparam dout_a7.lut_mask = 16'hF5A0;
defparam dout_a7.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a7_a_CLK_driver));

cycloneive_routing_wire dout_a7_a_D_routing_wire_inst (
	.datain(dout_a7_combout),
	.dataout(dout_a7_a_D_driver));

cycloneive_routing_wire dout_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a7_a_CLRN_driver));

// Location: FF_X12_Y4_N1
dffeas dout_a7_a(
	.clk(dout_a7_a_CLK_driver),
	.d(dout_a7_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[7]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a7_a.is_wysiwyg = "true";
defparam dout_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a8_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a8_DATAA_driver));

cycloneive_routing_wire dout_a8_DATAB_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[120]),
	.dataout(dout_a8_DATAB_driver));

cycloneive_routing_wire dout_a8_DATAC_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[8]),
	.dataout(dout_a8_DATAC_driver));

// Location: LCCOMB_X12_Y4_N18
cycloneive_lcell_comb dout_a8(
// Equation(s):
// dout_a8_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[120])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[8])))

	.dataa(dout_a8_DATAA_driver),
	.datab(dout_a8_DATAB_driver),
	.datac(dout_a8_DATAC_driver),
	.datad(gnd),
	.cin(gnd),
	.combout(dout_a8_combout),
	.cout());
// synopsys translate_off
defparam dout_a8.lut_mask = 16'hD8D8;
defparam dout_a8.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a8_a_CLK_driver));

cycloneive_routing_wire dout_a8_a_D_routing_wire_inst (
	.datain(dout_a8_combout),
	.dataout(dout_a8_a_D_driver));

cycloneive_routing_wire dout_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a8_a_CLRN_driver));

// Location: FF_X12_Y4_N19
dffeas dout_a8_a(
	.clk(dout_a8_a_CLK_driver),
	.d(dout_a8_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[8]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a8_a.is_wysiwyg = "true";
defparam dout_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a9_DATAA_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[121]),
	.dataout(dout_a9_DATAA_driver));

cycloneive_routing_wire dout_a9_DATAC_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a9_DATAC_driver));

cycloneive_routing_wire dout_a9_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[9]),
	.dataout(dout_a9_DATAD_driver));

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb dout_a9(
// Equation(s):
// dout_a9_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[121])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[9])))

	.dataa(dout_a9_DATAA_driver),
	.datab(gnd),
	.datac(dout_a9_DATAC_driver),
	.datad(dout_a9_DATAD_driver),
	.cin(gnd),
	.combout(dout_a9_combout),
	.cout());
// synopsys translate_off
defparam dout_a9.lut_mask = 16'hAFA0;
defparam dout_a9.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a9_a_CLK_driver));

cycloneive_routing_wire dout_a9_a_D_routing_wire_inst (
	.datain(dout_a9_combout),
	.dataout(dout_a9_a_D_driver));

cycloneive_routing_wire dout_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a9_a_CLRN_driver));

// Location: FF_X14_Y4_N29
dffeas dout_a9_a(
	.clk(dout_a9_a_CLK_driver),
	.d(dout_a9_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[9]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a9_a.is_wysiwyg = "true";
defparam dout_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a10_DATAA_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[122]),
	.dataout(dout_a10_DATAA_driver));

cycloneive_routing_wire dout_a10_DATAC_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a10_DATAC_driver));

cycloneive_routing_wire dout_a10_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[10]),
	.dataout(dout_a10_DATAD_driver));

// Location: LCCOMB_X12_Y4_N8
cycloneive_lcell_comb dout_a10(
// Equation(s):
// dout_a10_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[122])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[10])))

	.dataa(dout_a10_DATAA_driver),
	.datab(gnd),
	.datac(dout_a10_DATAC_driver),
	.datad(dout_a10_DATAD_driver),
	.cin(gnd),
	.combout(dout_a10_combout),
	.cout());
// synopsys translate_off
defparam dout_a10.lut_mask = 16'hAFA0;
defparam dout_a10.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a10_a_CLK_driver));

cycloneive_routing_wire dout_a10_a_D_routing_wire_inst (
	.datain(dout_a10_combout),
	.dataout(dout_a10_a_D_driver));

cycloneive_routing_wire dout_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a10_a_CLRN_driver));

// Location: FF_X12_Y4_N9
dffeas dout_a10_a(
	.clk(dout_a10_a_CLK_driver),
	.d(dout_a10_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[10]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a10_a.is_wysiwyg = "true";
defparam dout_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a11_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a11_DATAA_driver));

cycloneive_routing_wire dout_a11_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[123]),
	.dataout(dout_a11_DATAC_driver));

cycloneive_routing_wire dout_a11_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[11]),
	.dataout(dout_a11_DATAD_driver));

// Location: LCCOMB_X12_Y4_N26
cycloneive_lcell_comb dout_a11(
// Equation(s):
// dout_a11_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[123])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[11])))

	.dataa(dout_a11_DATAA_driver),
	.datab(gnd),
	.datac(dout_a11_DATAC_driver),
	.datad(dout_a11_DATAD_driver),
	.cin(gnd),
	.combout(dout_a11_combout),
	.cout());
// synopsys translate_off
defparam dout_a11.lut_mask = 16'hF5A0;
defparam dout_a11.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a11_a_CLK_driver));

cycloneive_routing_wire dout_a11_a_D_routing_wire_inst (
	.datain(dout_a11_combout),
	.dataout(dout_a11_a_D_driver));

cycloneive_routing_wire dout_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a11_a_CLRN_driver));

// Location: FF_X12_Y4_N27
dffeas dout_a11_a(
	.clk(dout_a11_a_CLK_driver),
	.d(dout_a11_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[11]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a11_a.is_wysiwyg = "true";
defparam dout_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a12_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a12_DATAA_driver));

cycloneive_routing_wire dout_a12_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[124]),
	.dataout(dout_a12_DATAC_driver));

cycloneive_routing_wire dout_a12_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[12]),
	.dataout(dout_a12_DATAD_driver));

// Location: LCCOMB_X12_Y4_N16
cycloneive_lcell_comb dout_a12(
// Equation(s):
// dout_a12_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[124])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[12])))

	.dataa(dout_a12_DATAA_driver),
	.datab(gnd),
	.datac(dout_a12_DATAC_driver),
	.datad(dout_a12_DATAD_driver),
	.cin(gnd),
	.combout(dout_a12_combout),
	.cout());
// synopsys translate_off
defparam dout_a12.lut_mask = 16'hF5A0;
defparam dout_a12.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a12_a_CLK_driver));

cycloneive_routing_wire dout_a12_a_D_routing_wire_inst (
	.datain(dout_a12_combout),
	.dataout(dout_a12_a_D_driver));

cycloneive_routing_wire dout_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a12_a_CLRN_driver));

// Location: FF_X12_Y4_N17
dffeas dout_a12_a(
	.clk(dout_a12_a_CLK_driver),
	.d(dout_a12_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[12]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a12_a.is_wysiwyg = "true";
defparam dout_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a13_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a13_DATAA_driver));

cycloneive_routing_wire dout_a13_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[125]),
	.dataout(dout_a13_DATAC_driver));

cycloneive_routing_wire dout_a13_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[13]),
	.dataout(dout_a13_DATAD_driver));

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb dout_a13(
// Equation(s):
// dout_a13_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[125])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[13])))

	.dataa(dout_a13_DATAA_driver),
	.datab(gnd),
	.datac(dout_a13_DATAC_driver),
	.datad(dout_a13_DATAD_driver),
	.cin(gnd),
	.combout(dout_a13_combout),
	.cout());
// synopsys translate_off
defparam dout_a13.lut_mask = 16'hF5A0;
defparam dout_a13.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a13_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a13_a_CLK_driver));

cycloneive_routing_wire dout_a13_a_D_routing_wire_inst (
	.datain(dout_a13_combout),
	.dataout(dout_a13_a_D_driver));

cycloneive_routing_wire dout_a13_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a13_a_CLRN_driver));

// Location: FF_X12_Y4_N23
dffeas dout_a13_a(
	.clk(dout_a13_a_CLK_driver),
	.d(dout_a13_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a13_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[13]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a13_a.is_wysiwyg = "true";
defparam dout_a13_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a14_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a14_DATAA_driver));

cycloneive_routing_wire dout_a14_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[126]),
	.dataout(dout_a14_DATAC_driver));

cycloneive_routing_wire dout_a14_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[14]),
	.dataout(dout_a14_DATAD_driver));

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb dout_a14(
// Equation(s):
// dout_a14_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[126])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[14])))

	.dataa(dout_a14_DATAA_driver),
	.datab(gnd),
	.datac(dout_a14_DATAC_driver),
	.datad(dout_a14_DATAD_driver),
	.cin(gnd),
	.combout(dout_a14_combout),
	.cout());
// synopsys translate_off
defparam dout_a14.lut_mask = 16'hF5A0;
defparam dout_a14.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a14_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a14_a_CLK_driver));

cycloneive_routing_wire dout_a14_a_D_routing_wire_inst (
	.datain(dout_a14_combout),
	.dataout(dout_a14_a_D_driver));

cycloneive_routing_wire dout_a14_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a14_a_CLRN_driver));

// Location: FF_X12_Y4_N25
dffeas dout_a14_a(
	.clk(dout_a14_a_CLK_driver),
	.d(dout_a14_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a14_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[14]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a14_a.is_wysiwyg = "true";
defparam dout_a14_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire dout_a15_DATAA_routing_wire_inst (
	.datain(count_addr[11]),
	.dataout(dout_a15_DATAA_driver));

cycloneive_routing_wire dout_a15_DATAC_routing_wire_inst (
	.datain(u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[127]),
	.dataout(dout_a15_DATAC_driver));

cycloneive_routing_wire dout_a15_DATAD_routing_wire_inst (
	.datain(u5_aaltsyncram_component_aauto_generated_aq_b[15]),
	.dataout(dout_a15_DATAD_driver));

// Location: LCCOMB_X12_Y4_N2
cycloneive_lcell_comb dout_a15(
// Equation(s):
// dout_a15_combout = (count_addr[11] & (u6_aALTSHIFT_TAPS_component_aauto_generated_aaltsyncram2_aq_b[127])) # (!count_addr[11] & ((u5_aaltsyncram_component_aauto_generated_aq_b[15])))

	.dataa(dout_a15_DATAA_driver),
	.datab(gnd),
	.datac(dout_a15_DATAC_driver),
	.datad(dout_a15_DATAD_driver),
	.cin(gnd),
	.combout(dout_a15_combout),
	.cout());
// synopsys translate_off
defparam dout_a15.lut_mask = 16'hF5A0;
defparam dout_a15.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire dout_a15_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(dout_a15_a_CLK_driver));

cycloneive_routing_wire dout_a15_a_D_routing_wire_inst (
	.datain(dout_a15_combout),
	.dataout(dout_a15_a_D_driver));

cycloneive_routing_wire dout_a15_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(dout_a15_a_CLRN_driver));

// Location: FF_X12_Y4_N3
dffeas dout_a15_a(
	.clk(dout_a15_a_CLK_driver),
	.d(dout_a15_a_D_driver),
	.asdata(vcc),
	.clrn(dout_a15_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dout[15]),
	.prn(vcc));
// synopsys translate_off
defparam dout_a15_a.is_wysiwyg = "true";
defparam dout_a15_a.power_up = "low";
// synopsys translate_on

assign clkdv = clkdv_aoutput_o;

assign count16_256[0] = count16_256_a0_a_aoutput_o;

assign count16_256[1] = count16_256_a1_a_aoutput_o;

assign count16_256[2] = count16_256_a2_a_aoutput_o;

assign count16_256[3] = count16_256_a3_a_aoutput_o;

assign count16_256[4] = count16_256_a4_a_aoutput_o;

assign count16_256[5] = count16_256_a5_a_aoutput_o;

assign count16_256[6] = count16_256_a6_a_aoutput_o;

assign count16_256[7] = count16_256_a7_a_aoutput_o;

assign count16_256[8] = count16_256_a8_a_aoutput_o;

assign count16_256[9] = count16_256_a9_a_aoutput_o;

assign count16_256[10] = count16_256_a10_a_aoutput_o;

assign count16_256[11] = count16_256_a11_a_aoutput_o;

assign dout_interlaced[0] = dout_interlaced_a0_a_aoutput_o;

assign dout_interlaced[1] = dout_interlaced_a1_a_aoutput_o;

assign dout_interlaced[2] = dout_interlaced_a2_a_aoutput_o;

assign dout_interlaced[3] = dout_interlaced_a3_a_aoutput_o;

assign dout_interlaced[4] = dout_interlaced_a4_a_aoutput_o;

assign dout_interlaced[5] = dout_interlaced_a5_a_aoutput_o;

assign dout_interlaced[6] = dout_interlaced_a6_a_aoutput_o;

assign dout_interlaced[7] = dout_interlaced_a7_a_aoutput_o;

assign dout_interlaced[8] = dout_interlaced_a8_a_aoutput_o;

assign dout_interlaced[9] = dout_interlaced_a9_a_aoutput_o;

assign dout_interlaced[10] = dout_interlaced_a10_a_aoutput_o;

assign dout_interlaced[11] = dout_interlaced_a11_a_aoutput_o;

assign dout_interlaced[12] = dout_interlaced_a12_a_aoutput_o;

assign dout_interlaced[13] = dout_interlaced_a13_a_aoutput_o;

assign dout_interlaced[14] = dout_interlaced_a14_a_aoutput_o;

assign dout_interlaced[15] = dout_interlaced_a15_a_aoutput_o;

endmodule
