Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: calc_2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "calc_2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "calc_2"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : calc_2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "MUX_2_1.v" in library work
Compiling verilog file "FSM.v" in library work
Module <div_mux> compiled
Compiling verilog file "d_flip_flop.v" in library work
Module <FSM> compiled
Compiling verilog file "CNTR.v" in library work
Module <d_flip_flop> compiled
Compiling verilog file "CMP.v" in library work
Module <CNTR> compiled
Compiling verilog file "a_sub_b.v" in library work
Module <CMP> compiled
Compiling verilog file "multiply.v" in library work
Module <a_sub_b> compiled
Compiling verilog file "MPX.v" in library work
Module <multiply> compiled
Compiling verilog file "divider.v" in library work
Module <MPX> compiled
Compiling verilog file "add.v" in library work
Module <div_N> compiled
Compiling verilog file "../calc_1_2_top.v" in library work
Module <add> compiled
Module <calc_2> compiled
No errors in compilation
Analysis of file <"calc_2.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <calc_2> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <add> in library <work>.

Analyzing hierarchy for module <a_sub_b> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <multiply> in library <work>.

Analyzing hierarchy for module <CNTR> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <div_N> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <MPX> in library <work>.

Analyzing hierarchy for module <div_mux> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <a_sub_b> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <d_flip_flop> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <CMP> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <CNTR> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <FSM> in library <work> with parameters.
	IDLE = "0"
	WORK = "1"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <calc_2>.
	bits = 32'sb00000000000000000000000000001000
Module <calc_2> is correct for synthesis.
 
Analyzing module <add> in library <work>.
Module <add> is correct for synthesis.
 
Analyzing module <a_sub_b> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <a_sub_b> is correct for synthesis.
 
Analyzing module <multiply> in library <work>.
Module <multiply> is correct for synthesis.
 
Analyzing module <CNTR> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <CNTR> is correct for synthesis.
 
Analyzing module <div_N> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <div_N> is correct for synthesis.
 
Analyzing module <div_mux> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <div_mux> is correct for synthesis.
 
Analyzing module <d_flip_flop> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <d_flip_flop> is correct for synthesis.
 
Analyzing module <CMP> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <CMP> is correct for synthesis.
 
Analyzing module <FSM> in library <work>.
	IDLE = 1'b0
	WORK = 1'b1
Module <FSM> is correct for synthesis.
 
Analyzing module <MPX> in library <work>.
Module <MPX> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <add>.
    Related source file is "add.v".
    Found 4-bit adder carry out for signal <out$addsub0000> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add> synthesized.


Synthesizing Unit <a_sub_b>.
    Related source file is "a_sub_b.v".
    Found 8-bit comparator less for signal <sub_err>.
    Found 8-bit subtractor for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <a_sub_b> synthesized.


Synthesizing Unit <multiply>.
    Related source file is "multiply.v".
    Found 4x4-bit multiplier for signal <out>.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiply> synthesized.


Synthesizing Unit <CNTR>.
    Related source file is "CNTR.v".
    Found 8-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <CNTR> synthesized.


Synthesizing Unit <MPX>.
    Related source file is "MPX.v".
Unit <MPX> synthesized.


Synthesizing Unit <div_mux>.
    Related source file is "MUX_2_1.v".
    Found 8-bit register for signal <out>.
    Found 8-bit 4-to-1 multiplexer for signal <out$mux0000> created at line 36.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <div_mux> synthesized.


Synthesizing Unit <d_flip_flop>.
    Related source file is "d_flip_flop.v".
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <d_flip_flop> synthesized.


Synthesizing Unit <CMP>.
    Related source file is "CMP.v".
    Found 8-bit comparator less for signal <a_lower_than_b$cmp_lt0000> created at line 26.
    Summary:
	inferred   1 Comparator(s).
Unit <CMP> synthesized.


Synthesizing Unit <FSM>.
    Related source file is "FSM.v".
    Found 1-bit register for signal <curr_state>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FSM> synthesized.


Synthesizing Unit <div_N>.
    Related source file is "divider.v".
Unit <div_N> synthesized.


Synthesizing Unit <calc_2>.
    Related source file is "../calc_1_2_top.v".
    Found 4-bit register for signal <a>.
    Found 4-bit register for signal <b>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <calc_2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 4-bit adder carry out                                 : 1
 8-bit subtractor                                      : 2
# Counters                                             : 2
 8-bit up counter                                      : 2
# Registers                                            : 9
 1-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 6
# Comparators                                          : 3
 8-bit comparator less                                 : 3
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <reg6> is unconnected in block <div>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <reg8> is unconnected in block <div>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <out_4> has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <out_5> has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <out_6> has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <out_7> has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <reg7>.
WARNING:Xst:2677 - Node <out_2> of sequential type is unconnected in block <reg7>.
WARNING:Xst:2677 - Node <out_3> of sequential type is unconnected in block <reg7>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <reg7>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <reg7>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <reg7>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <reg7>.

Synthesizing (advanced) Unit <calc_2>.
	Found pipelined multiplier on signal <I<2>>:
		- 1 pipeline level(s) found in a register on signal <a>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <b>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier multiply/Mmult_out by adding 1 register level(s).
Unit <calc_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 4x4-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 3
 4-bit adder carry out                                 : 1
 8-bit subtractor                                      : 2
# Counters                                             : 2
 8-bit up counter                                      : 2
# Registers                                            : 57
 Flip-Flops                                            : 57
# Comparators                                          : 3
 8-bit comparator less                                 : 3
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <calc_2> ...

Optimizing unit <div_mux> ...

Optimizing unit <d_flip_flop> ...

Optimizing unit <div_N> ...
WARNING:Xst:1293 - FF/Latch <div/reg4/out_4> has a constant value of 0 in block <calc_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <div/reg4/out_5> has a constant value of 0 in block <calc_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <div/reg4/out_6> has a constant value of 0 in block <calc_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <div/reg4/out_7> has a constant value of 0 in block <calc_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <div/reg6/out_0> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg6/out_1> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg6/out_2> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg6/out_3> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg6/out_4> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg6/out_5> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg6/out_6> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg6/out_7> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg7/out_1> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg7/out_2> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg7/out_3> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg7/out_4> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg7/out_5> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg7/out_6> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg7/out_7> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg8/out_0> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg8/out_1> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg8/out_2> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg8/out_3> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg8/out_4> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg8/out_5> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg8/out_6> of sequential type is unconnected in block <calc_2>.
WARNING:Xst:2677 - Node <div/reg8/out_7> of sequential type is unconnected in block <calc_2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block calc_2, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : calc_2.ngr
Top Level Output File Name         : calc_2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 156
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 14
#      LUT2                        : 12
#      LUT3                        : 13
#      LUT3_L                      : 1
#      LUT4                        : 43
#      LUT4_D                      : 2
#      MUXCY                       : 29
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 46
#      FD                          : 8
#      FDR                         : 8
#      FDRE                        : 29
#      FDRSE                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 13
#      OBUF                        : 8
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                       51  out of   2448     2%  
 Number of Slice Flip Flops:             46  out of   4896     0%  
 Number of 4 input LUTs:                 96  out of   4896     1%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    108    20%  
 Number of MULT18X18SIOs:                 1  out of     12     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 47    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.285ns (Maximum Frequency: 159.109MHz)
   Minimum input arrival time before clock: 5.027ns
   Maximum output required time after clock: 12.621ns
   Maximum combinational path delay: 10.582ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.285ns (frequency: 159.109MHz)
  Total number of paths / destination ports: 1022 / 68
-------------------------------------------------------------------------
Delay:               6.285ns (Levels of Logic = 10)
  Source:            div/reg3/out_0 (FF)
  Destination:       div/reg5/out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: div/reg3/out_0 to div/reg5/out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  div/reg3/out_0 (div/reg3/out_0)
     LUT2:I0->O            1   0.704   0.000  div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_lut<0> (div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<0> (div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<1> (div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<2> (div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<3> (div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<4> (div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<5> (div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<6> (div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<6>)
     MUXCY:CI->O          11   0.459   1.012  div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<7> (div/CMP/Mcompar_a_lower_than_b_cmp_lt0000_cy<7>)
     LUT3:I1->O            9   0.704   0.820  div/FSM/ready2 (div/FSM_ready)
     FDRE:CE                   0.555          div/reg7/out_0
    ----------------------------------------
    Total                      6.285ns (3.831ns logic, 2.454ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              5.027ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       div/CNT/counter_7 (FF)
  Destination Clock: clk rising

  Data Path: rst to div/CNT/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.218   1.437  rst_IBUF (rst_IBUF)
     LUT4:I0->O            8   0.704   0.757  div/_or00001 (div/_or0000)
     FDRE:R                    0.911          div/CNT/counter_0
    ----------------------------------------
    Total                      5.027ns (2.833ns logic, 2.194ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 243 / 8
-------------------------------------------------------------------------
Offset:              12.621ns (Levels of Logic = 7)
  Source:            a_3 (FF)
  Destination:       ld<4> (PAD)
  Source Clock:      clk rising

  Data Path: a_3 to ld<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.995  a_3 (a_3)
     LUT2:I0->O            1   0.704   0.595  ld_or00006 (ld_or00006)
     LUT4:I0->O            1   0.704   0.595  ld_or000023 (ld_or000023)
     LUT3:I0->O            1   0.704   0.455  ld_or000051_SW0 (N29)
     LUT4:I2->O            7   0.704   0.712  ld_or000051 (ld_or0000)
     LUT4:I3->O            4   0.704   0.762  ld<4>2 (N5)
     LUT3:I0->O            1   0.704   0.420  ld<4>28 (ld_4_OBUF)
     OBUF:I->O                 3.272          ld_4_OBUF (ld<4>)
    ----------------------------------------
    Total                     12.621ns (8.087ns logic, 4.534ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 172 / 8
-------------------------------------------------------------------------
Delay:               10.582ns (Levels of Logic = 6)
  Source:            bt<0> (PAD)
  Destination:       ld<4> (PAD)

  Data Path: bt<0> to ld<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  bt_0_IBUF (bt_0_IBUF)
     LUT4:I0->O            7   0.704   0.712  MPX/out_cmp_eq00011 (MPX/out_cmp_eq0001)
     LUT4:I3->O            1   0.704   0.499  ld<4>2_SW0 (N4)
     LUT4:I1->O            4   0.704   0.762  ld<4>2 (N5)
     LUT3:I0->O            1   0.704   0.420  ld<4>28 (ld_4_OBUF)
     OBUF:I->O                 3.272          ld_4_OBUF (ld<4>)
    ----------------------------------------
    Total                     10.582ns (7.306ns logic, 3.276ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.49 secs
 
--> 

Total memory usage is 4513388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   47 (   0 filtered)
Number of infos    :    1 (   0 filtered)

