Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 24 10:38:21 2017
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ex3_control_sets_placed.rpt
| Design       : ex3
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              71 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+---------------------------+------------------+------------------+----------------+
|  div2/divided_clk2   |                           |                  |                1 |              1 |
|  clk_IBUF_BUFG       | sorter/MyAr[0][3]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG       | sorter/MyAr[1][3]_i_1_n_0 |                  |                3 |              4 |
|  clk_IBUF_BUFG       | sorter/MyAr[2][3]_i_1_n_0 |                  |                3 |              4 |
|  clk_IBUF_BUFG       | sorter/MyAr[3][3]_i_1_n_0 |                  |                3 |              4 |
|  clk_IBUF_BUFG       | sorter/MyAr[4][3]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG       | sorter/MyAr[5][3]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG       | sorter/MyAr[6][3]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG       | sorter/MyAr[7][3]_i_1_n_0 |                  |                1 |              4 |
|  div1/address_reg[8] |                           |                  |                2 |              9 |
|  clk_IBUF_BUFG       |                           |                  |               18 |             61 |
+----------------------+---------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     8 |
| 9      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


